Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Apr  9 20:30:05 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
HPDR-2     Warning           Port pin INOUT inconsistency                                      1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
SYNTH-9    Warning           Small multiplier                                                  10          
TIMING-16  Warning           Large setup violation                                             26          
TIMING-38  Warning           Bus skew constraint applied on multiple clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (3885)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3885)
---------------------------------
 There are 3885 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.501     -127.158                    143                 8324       -0.806       -1.573                      2                 8308        3.000        0.000                       0                  4378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk100M                                                                                     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen                                                                          {0.000 25.000}       50.000          20.000          
  core_clk_clk_gen                                                                          {0.000 100.000}      200.000         5.000           
  ila_clk_clk_gen                                                                           {0.000 4.839}        9.677           103.333         
  mem_clk_clk_gen                                                                           {0.000 25.000}       50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_1                                                                        {0.000 25.000}       50.000          20.000          
  core_clk_clk_gen_1                                                                        {0.000 100.000}      200.000         5.000           
  ila_clk_clk_gen_1                                                                         {0.000 4.839}        9.677           103.333         
  mem_clk_clk_gen_1                                                                         {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_clk_gen                                                                                                                                                                                                                           47.845        0.000                       0                     3  
  core_clk_clk_gen                                                                               87.035        0.000                      0                 1308        0.370        0.000                      0                 1308       13.360        0.000                       0                   964  
  ila_clk_clk_gen                                                                                 2.790        0.000                      0                 4810        0.215        0.000                      0                 4810        3.589        0.000                       0                  2821  
  mem_clk_clk_gen                                                                                47.719        0.000                      0                    8        0.301        0.000                      0                    8       24.500        0.000                       0                   106  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.986        0.000                      0                  928        0.055        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_gen_1                                                                                                                                                                                                                         47.845        0.000                       0                     3  
  core_clk_clk_gen_1                                                                             87.063        0.000                      0                 1308        0.370        0.000                      0                 1308       13.360        0.000                       0                   964  
  ila_clk_clk_gen_1                                                                               2.795        0.000                      0                 4810        0.215        0.000                      0                 4810        3.589        0.000                       0                  2821  
  mem_clk_clk_gen_1                                                                              47.736        0.000                      0                    8        0.301        0.000                      0                    8       24.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mem_clk_clk_gen                                                                             core_clk_clk_gen                                                                                 38.520        0.000                      0                   58        0.072        0.000                      0                   58  
core_clk_clk_gen_1                                                                          core_clk_clk_gen                                                                                 87.035        0.000                      0                 1308        0.048        0.000                      0                 1308  
mem_clk_clk_gen_1                                                                           core_clk_clk_gen                                                                                 38.520        0.000                      0                   58        0.072        0.000                      0                   58  
core_clk_clk_gen                                                                            ila_clk_clk_gen                                                                                  -3.628      -43.401                    121                  136       -0.806       -1.573                      2                  136  
mem_clk_clk_gen                                                                             ila_clk_clk_gen                                                                                  -4.501      -83.756                     22                   22        0.109        0.000                      0                   22  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  ila_clk_clk_gen                                                                                  31.681        0.000                      0                    8                                                                        
core_clk_clk_gen_1                                                                          ila_clk_clk_gen                                                                                  -3.601      -40.098                    118                  136       -0.779       -1.518                      2                  136  
ila_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                   2.790        0.000                      0                 4810        0.030        0.000                      0                 4810  
mem_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                  -4.483      -83.363                     22                   22        0.127        0.000                      0                   22  
core_clk_clk_gen                                                                            mem_clk_clk_gen                                                                                  35.829        0.000                      0                  893        0.115        0.000                      0                  893  
core_clk_clk_gen_1                                                                          mem_clk_clk_gen                                                                                  35.856        0.000                      0                  893        0.142        0.000                      0                  893  
mem_clk_clk_gen_1                                                                           mem_clk_clk_gen                                                                                  47.719        0.000                      0                    8        0.048        0.000                      0                    8  
ila_clk_clk_gen                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.388        0.000                      0                    8                                                                        
ila_clk_clk_gen_1                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.388        0.000                      0                    8                                                                        
core_clk_clk_gen                                                                            core_clk_clk_gen_1                                                                               87.035        0.000                      0                 1308        0.048        0.000                      0                 1308  
mem_clk_clk_gen                                                                             core_clk_clk_gen_1                                                                               38.547        0.000                      0                   58        0.099        0.000                      0                   58  
mem_clk_clk_gen_1                                                                           core_clk_clk_gen_1                                                                               38.547        0.000                      0                   58        0.099        0.000                      0                   58  
core_clk_clk_gen                                                                            ila_clk_clk_gen_1                                                                                -3.628      -43.401                    121                  136       -0.806       -1.573                      2                  136  
ila_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                 2.790        0.000                      0                 4810        0.030        0.000                      0                 4810  
mem_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                -4.501      -83.756                     22                   22        0.109        0.000                      0                   22  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  ila_clk_clk_gen_1                                                                                31.681        0.000                      0                    8                                                                        
core_clk_clk_gen_1                                                                          ila_clk_clk_gen_1                                                                                -3.601      -40.098                    118                  136       -0.779       -1.518                      2                  136  
mem_clk_clk_gen_1                                                                           ila_clk_clk_gen_1                                                                                -4.483      -83.363                     22                   22        0.127        0.000                      0                   22  
core_clk_clk_gen                                                                            mem_clk_clk_gen_1                                                                                35.829        0.000                      0                  893        0.115        0.000                      0                  893  
mem_clk_clk_gen                                                                             mem_clk_clk_gen_1                                                                                47.719        0.000                      0                    8        0.048        0.000                      0                    8  
core_clk_clk_gen_1                                                                          mem_clk_clk_gen_1                                                                                35.856        0.000                      0                  893        0.142        0.000                      0                  893  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.929        0.000                      0                  100        0.349        0.000                      0                  100  
**async_default**                                                                           ila_clk_clk_gen                                                                             ila_clk_clk_gen                                                                                   6.465        0.000                      0                  105        0.377        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                   6.465        0.000                      0                  105        0.193        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                 6.465        0.000                      0                  105        0.193        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen_1                                                                           ila_clk_clk_gen_1                                                                                 6.470        0.000                      0                  105        0.377        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       87.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.035ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 1.523ns (12.056%)  route 11.110ns (87.944%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.707    10.389    hazard_unit/dec_stl_req
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.438    10.951    hazard_unit/state[2]_i_2_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.075 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.075    hazard_unit/state[2]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.034    98.111    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.111    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 87.035    

Slack (MET) :             87.216ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 1.523ns (12.237%)  route 10.923ns (87.763%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 97.861 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.797    10.479    hazard_unit/dec_stl_req
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    10.765    hazard_unit/state[1]_i_2_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.889    hazard_unit/next_state[1]
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.430    97.861    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.394    
                         clock uncertainty           -0.322    98.073    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032    98.105    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.105    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 87.216    

Slack (MET) :             90.389ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.958ns (21.111%)  route 7.317ns (78.889%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           2.538     6.607    hazard_unit/take_branch_target
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.867     7.598    hazard_unit/state[0]_i_2_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.722 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.722    hazard_unit/next_state[0]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.035    98.112    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.112    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 90.389    

Slack (MET) :             92.517ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.834ns (25.670%)  route 5.311ns (74.330%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           1.399     5.468    hazard_unit/take_branch_target
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     5.592 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    hazard_unit/next_state[3]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.032    98.109    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.109    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                 92.517    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.973ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.961ns  (logic 0.611ns (10.250%)  route 5.350ns (89.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 197.879 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.271   104.392    pipeline/id_ex_register/stall
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.448   197.879    pipeline/id_ex_register/clock
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/C
                         clock pessimism              0.533   198.412    
                         clock uncertainty           -0.322   198.091    
    SLICE_X52Y12         FDRE (Setup_fdre_C_R)       -0.726   197.365    pipeline/id_ex_register/alu_bot_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.365    
                         arrival time                        -104.392    
  -------------------------------------------------------------------
                         slack                                 92.973    

Slack (MET) :             92.998ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/instruction_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.936ns  (logic 0.611ns (10.294%)  route 5.325ns (89.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.246   104.366    pipeline/id_ex_register/stall
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.366    
  -------------------------------------------------------------------
                         slack                                 92.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.247ns (49.909%)  route 0.248ns (50.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.248    -0.133    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.099    -0.034 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.034    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.432    -0.495    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.404    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.731%)  route 0.322ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X38Y22         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.322    -0.049    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/id_ex_register/clock
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.413    -0.511    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.441    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[22][0]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[22][0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.296%)  route 0.314ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.167    99.633 r  pipeline/reg_file/reg_file_reg[22][0]/Q
                         net (fo=3, routed)           0.314    99.947    pipeline/reg_file/reg_file_reg_n_0_[22][0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.045    99.992 r  pipeline/reg_file/reg_file[22][0]_i_1/O
                         net (fo=1, routed)           0.000    99.992    pipeline/reg_file/reg_file[22][0]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.821    99.067    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism              0.399    99.466    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.125    99.591    pipeline/reg_file/reg_file_reg[22][0]
  -------------------------------------------------------------------
                         required time                        -99.591    
                         arrival time                          99.992    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[28][7]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[28][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.115%)  route 0.310ns (61.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 99.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.555    99.467    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.146    99.613 r  pipeline/reg_file/reg_file_reg[28][7]/Q
                         net (fo=3, routed)           0.310    99.923    pipeline/reg_file/reg_file_reg_n_0_[28][7]
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.045    99.968 r  pipeline/reg_file/reg_file[28][7]_i_1/O
                         net (fo=1, routed)           0.000    99.968    pipeline/reg_file/reg_file[28][7]_i_1_n_0
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.823    99.069    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.467    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.099    99.566    pipeline/reg_file/reg_file_reg[28][7]
  -------------------------------------------------------------------
                         required time                        -99.566    
                         arrival time                          99.968    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.207ns (31.695%)  route 0.446ns (68.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.563    -0.525    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X38Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/Q
                         net (fo=6, routed)           0.177    -0.185    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[5]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.043    -0.142 r  pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1/O
                         net (fo=1, routed)           0.269     0.128    pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/C
                         clock pessimism              0.661    -0.261    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)        -0.018    -0.279    pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.491%)  route 0.369ns (66.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X31Y12         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/Q
                         net (fo=4, routed)           0.369    -0.018    pipeline/memory_stage/sf_reg_file/z_intermediate[13]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.027 r  pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.027    pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1_n_0
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/C
                         clock pessimism              0.413    -0.511    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.131    -0.380    pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][5]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.620%)  route 0.317ns (62.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 99.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 99.468 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.556    99.468    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.146    99.614 r  pipeline/reg_file/reg_file_reg[7][5]/Q
                         net (fo=3, routed)           0.317    99.930    pipeline/reg_file/reg_file_reg_n_0_[7][5]
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.045    99.975 r  pipeline/reg_file/reg_file[7][5]_i_1/O
                         net (fo=1, routed)           0.000    99.975    pipeline/reg_file/reg_file[7][5]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.824    99.070    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.468    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.099    99.567    pipeline/reg_file/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                          99.975    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.963%)  route 0.327ns (61.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/mem_wb_register/clock
    SLICE_X50Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  pipeline/mem_wb_register/ret_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.327    -0.036    pipeline/fetch_stage/input_mux/ret_addr[8]
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.009 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.009    pipeline/fetch_stage/prog_cntr/load_value[8]
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                         clock pessimism              0.432    -0.495    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092    -0.403    pipeline/fetch_stage/prog_cntr/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.497%)  route 0.281ns (52.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/Q
                         net (fo=6, routed)           0.155    -0.208    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[4]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2/O
                         net (fo=2, routed)           0.126    -0.036    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.009 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                         clock pessimism              0.397    -0.526    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.121    -0.405    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.254ns (47.559%)  route 0.280ns (52.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/Q
                         net (fo=6, routed)           0.106    -0.256    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2/O
                         net (fo=2, routed)           0.174    -0.037    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.008    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                         clock pessimism              0.397    -0.526    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.406    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         200.000     197.845    BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X40Y25     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y25     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y25     int_controller/ioeint_t_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.528    
    SLICE_X38Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.398    -0.528    
    SLICE_X38Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
                         clock pessimism              0.400    -0.536    
    SLICE_X34Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.419    <hidden>
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
                         clock pessimism              0.400    -0.536    
    SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.419    <hidden>
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=1, routed)           0.000    -0.195    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X34Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.562    -0.526    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.194 r  <hidden>
                         net (fo=1, routed)           0.000    -0.194    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.831    -0.923    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.526    
    SLICE_X38Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.409    <hidden>
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen
Waveform(ns):       { 0.000 4.839 }
Period(ns):         9.677
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y13     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.677       203.683    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       47.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.719ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.285%)  route 0.874ns (65.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.874    -1.422    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.253    46.455    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.296    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.296    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                 47.719    

Slack (MET) :             48.206ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.419ns (32.123%)  route 0.885ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.885    -1.448    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237    46.758    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.758    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                 48.206    

Slack (MET) :             48.207ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.450%)  route 1.042ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.042    -1.255    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043    46.952    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         46.952    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                 48.207    

Slack (MET) :             48.270ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.719%)  route 0.982ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.982    -1.315    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040    46.955    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         46.955    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 48.270    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.211%)  route 0.960ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.337    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047    46.948    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         46.948    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.321ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.131%)  route 0.741ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.741    -1.593    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267    46.728    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.728    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 48.321    

Slack (MET) :             48.577ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265    46.730    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.730    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 48.577    

Slack (MET) :             48.580ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266    46.729    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.729    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                 48.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.943%)  route 0.286ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.286    -0.527    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.676%)  route 0.318ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.494    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.668%)  route 0.369ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.369    -0.431    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.773%)  route 0.367ns (72.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.433    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.807%)  route 0.332ns (70.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.332    -0.468    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.088%)  route 0.380ns (72.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.420    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y15     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 2.091ns (29.724%)  route 4.944ns (70.276%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.225    10.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X60Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.081    36.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.609    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 25.986    

Slack (MET) :             26.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 2.091ns (30.684%)  route 4.724ns (69.316%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.005    10.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.029    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.557    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 26.154    

Slack (MET) :             26.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 2.091ns (31.504%)  route 4.546ns (68.496%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.828     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I2_O)        0.332    10.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.385    36.588    
                         clock uncertainty           -0.035    36.553    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.031    36.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 26.358    

Slack (MET) :             26.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 2.091ns (31.671%)  route 4.511ns (68.329%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.793     9.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.032    36.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.560    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 26.369    

Slack (MET) :             26.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.091ns (31.686%)  route 4.508ns (68.314%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.790     9.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.031    36.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                 26.371    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.091ns (31.940%)  route 4.456ns (68.060%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.737     9.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X60Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.077    36.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                 26.470    

Slack (MET) :             26.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.091ns (33.084%)  route 4.229ns (66.916%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.312     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.511     9.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.332     9.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.031    36.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 26.650    

Slack (MET) :             27.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.855ns (33.375%)  route 3.703ns (66.625%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.665     9.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.385    36.588    
                         clock uncertainty           -0.035    36.553    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.029    36.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                 27.436    

Slack (MET) :             27.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.731ns (31.777%)  route 3.716ns (68.223%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.815     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.324     6.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.592     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X63Y46         LUT6 (Prop_lut6_I4_O)        0.332     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.310     8.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.124     9.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.029    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.557    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                 27.521    

Slack (MET) :             27.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.890ns (17.176%)  route 4.292ns (82.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 36.137 - 33.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.572     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X56Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     4.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.871     4.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X56Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.114     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.988     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X55Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.318     8.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X52Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452    36.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.346    36.483    
                         clock uncertainty           -0.035    36.448    
    SLICE_X52Y43         FDRE (Setup_fdre_C_CE)      -0.169    36.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.279    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 27.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.889%)  route 0.258ns (58.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/Q
                         net (fo=1, routed)           0.258     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[9]
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[8]_i_1/O
                         net (fo=1, routed)           0.000     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[8]_i_1_n_0
    SLICE_X60Y50         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y50         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                         clock pessimism             -0.119     1.630    
    SLICE_X60Y50         FDSE (Hold_fdse_C_D)         0.121     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.113     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X60Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.373     1.370    
    SLICE_X60Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.476%)  route 0.274ns (59.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/Q
                         net (fo=1, routed)           0.274     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[12]
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1/O
                         net (fo=1, routed)           0.000     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
                         clock pessimism             -0.119     1.632    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.091     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X63Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.388     1.353    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.076     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.354    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.075     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.355    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X61Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.386     1.351    
    SLICE_X61Y27         FDPE (Hold_fdpe_C_D)         0.075     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.389     1.361    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.075     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.568     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X57Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     1.335    
    SLICE_X57Y45         FDPE (Hold_fdpe_C_D)         0.075     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X57Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.388     1.333    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.075     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X55Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       87.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.063ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 1.523ns (12.056%)  route 11.110ns (87.944%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.707    10.389    hazard_unit/dec_stl_req
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.438    10.951    hazard_unit/state[2]_i_2_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.075 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.075    hazard_unit/state[2]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.295    98.104    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.034    98.138    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.138    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 87.063    

Slack (MET) :             87.243ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 1.523ns (12.237%)  route 10.923ns (87.763%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 97.861 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.797    10.479    hazard_unit/dec_stl_req
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    10.765    hazard_unit/state[1]_i_2_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.889    hazard_unit/next_state[1]
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.430    97.861    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.394    
                         clock uncertainty           -0.295    98.100    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032    98.132    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.132    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 87.243    

Slack (MET) :             90.417ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.958ns (21.111%)  route 7.317ns (78.889%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           2.538     6.607    hazard_unit/take_branch_target
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.867     7.598    hazard_unit/state[0]_i_2_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.722 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.722    hazard_unit/next_state[0]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.295    98.104    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.035    98.139    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.139    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 90.417    

Slack (MET) :             92.544ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.834ns (25.670%)  route 5.311ns (74.330%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           1.399     5.468    hazard_unit/take_branch_target
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     5.592 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    hazard_unit/next_state[3]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.295    98.104    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.032    98.136    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.136    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                 92.544    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.295   198.117    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.391    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.391    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.295   198.117    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.391    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.391    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.295   198.117    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.391    pipeline/id_ex_register/alu_top_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.391    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             92.803ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.295   198.117    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.391    pipeline/id_ex_register/alu_top_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.391    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.803    

Slack (MET) :             93.000ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.961ns  (logic 0.611ns (10.250%)  route 5.350ns (89.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 197.879 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.271   104.392    pipeline/id_ex_register/stall
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.448   197.879    pipeline/id_ex_register/clock
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/C
                         clock pessimism              0.533   198.412    
                         clock uncertainty           -0.295   198.118    
    SLICE_X52Y12         FDRE (Setup_fdre_C_R)       -0.726   197.392    pipeline/id_ex_register/alu_bot_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.392    
                         arrival time                        -104.392    
  -------------------------------------------------------------------
                         slack                                 93.000    

Slack (MET) :             93.025ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/instruction_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.936ns  (logic 0.611ns (10.294%)  route 5.325ns (89.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.246   104.366    pipeline/id_ex_register/stall
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.295   198.117    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.726   197.391    pipeline/id_ex_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                        197.391    
                         arrival time                        -104.366    
  -------------------------------------------------------------------
                         slack                                 93.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.247ns (49.909%)  route 0.248ns (50.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.248    -0.133    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.099    -0.034 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.034    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.432    -0.495    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.404    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.731%)  route 0.322ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X38Y22         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.322    -0.049    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/id_ex_register/clock
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.413    -0.511    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.441    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[22][0]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[22][0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.296%)  route 0.314ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.167    99.633 r  pipeline/reg_file/reg_file_reg[22][0]/Q
                         net (fo=3, routed)           0.314    99.947    pipeline/reg_file/reg_file_reg_n_0_[22][0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.045    99.992 r  pipeline/reg_file/reg_file[22][0]_i_1/O
                         net (fo=1, routed)           0.000    99.992    pipeline/reg_file/reg_file[22][0]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.821    99.067    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism              0.399    99.466    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.125    99.591    pipeline/reg_file/reg_file_reg[22][0]
  -------------------------------------------------------------------
                         required time                        -99.591    
                         arrival time                          99.992    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[28][7]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[28][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.115%)  route 0.310ns (61.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 99.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.555    99.467    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.146    99.613 r  pipeline/reg_file/reg_file_reg[28][7]/Q
                         net (fo=3, routed)           0.310    99.923    pipeline/reg_file/reg_file_reg_n_0_[28][7]
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.045    99.968 r  pipeline/reg_file/reg_file[28][7]_i_1/O
                         net (fo=1, routed)           0.000    99.968    pipeline/reg_file/reg_file[28][7]_i_1_n_0
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.823    99.069    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.467    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.099    99.566    pipeline/reg_file/reg_file_reg[28][7]
  -------------------------------------------------------------------
                         required time                        -99.566    
                         arrival time                          99.968    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.207ns (31.695%)  route 0.446ns (68.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.563    -0.525    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X38Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/Q
                         net (fo=6, routed)           0.177    -0.185    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[5]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.043    -0.142 r  pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1/O
                         net (fo=1, routed)           0.269     0.128    pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/C
                         clock pessimism              0.661    -0.261    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)        -0.018    -0.279    pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.491%)  route 0.369ns (66.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X31Y12         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/Q
                         net (fo=4, routed)           0.369    -0.018    pipeline/memory_stage/sf_reg_file/z_intermediate[13]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.027 r  pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.027    pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1_n_0
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/C
                         clock pessimism              0.413    -0.511    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.131    -0.380    pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][5]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.620%)  route 0.317ns (62.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 99.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 99.468 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.556    99.468    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.146    99.614 r  pipeline/reg_file/reg_file_reg[7][5]/Q
                         net (fo=3, routed)           0.317    99.930    pipeline/reg_file/reg_file_reg_n_0_[7][5]
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.045    99.975 r  pipeline/reg_file/reg_file[7][5]_i_1/O
                         net (fo=1, routed)           0.000    99.975    pipeline/reg_file/reg_file[7][5]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.824    99.070    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.468    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.099    99.567    pipeline/reg_file/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                        -99.567    
                         arrival time                          99.975    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.963%)  route 0.327ns (61.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/mem_wb_register/clock
    SLICE_X50Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  pipeline/mem_wb_register/ret_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.327    -0.036    pipeline/fetch_stage/input_mux/ret_addr[8]
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.009 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.009    pipeline/fetch_stage/prog_cntr/load_value[8]
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                         clock pessimism              0.432    -0.495    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092    -0.403    pipeline/fetch_stage/prog_cntr/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.497%)  route 0.281ns (52.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/Q
                         net (fo=6, routed)           0.155    -0.208    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[4]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2/O
                         net (fo=2, routed)           0.126    -0.036    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.009 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                         clock pessimism              0.397    -0.526    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.121    -0.405    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.254ns (47.559%)  route 0.280ns (52.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/Q
                         net (fo=6, routed)           0.106    -0.256    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2/O
                         net (fo=2, routed)           0.174    -0.037    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.008    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                         clock pessimism              0.397    -0.526    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.406    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         200.000     197.845    BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X40Y25     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y27     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y25     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y25     int_controller/ioeint_t_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y25     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y27     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y25     int_controller/int_vec_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.180     7.910    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.502    <hidden>
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.180     7.910    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.502    <hidden>
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.180     7.910    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.502    <hidden>
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.180     7.910    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.502    <hidden>
  -------------------------------------------------------------------
                         required time                          7.502    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.180     7.819    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.411    <hidden>
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.528    
    SLICE_X38Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.398    -0.528    
    SLICE_X38Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
                         clock pessimism              0.400    -0.536    
    SLICE_X34Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.419    <hidden>
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
                         clock pessimism              0.400    -0.536    
    SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.419    <hidden>
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=1, routed)           0.000    -0.195    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X34Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.562    -0.526    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.194 r  <hidden>
                         net (fo=1, routed)           0.000    -0.194    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.831    -0.923    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.526    
    SLICE_X38Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.409    <hidden>
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen_1
Waveform(ns):       { 0.000 4.839 }
Period(ns):         9.677
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y13     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.677       203.683    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X52Y41     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       47.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.736ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.285%)  route 0.874ns (65.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.874    -1.422    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.235    46.473    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.314    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.314    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                 47.736    

Slack (MET) :             48.224ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.419ns (32.123%)  route 0.885ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.885    -1.448    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237    46.776    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.776    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                 48.224    

Slack (MET) :             48.225ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.450%)  route 1.042ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.042    -1.255    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043    46.970    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         46.970    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                 48.225    

Slack (MET) :             48.288ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.719%)  route 0.982ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.982    -1.315    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040    46.973    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         46.973    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 48.288    

Slack (MET) :             48.303ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.211%)  route 0.960ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.337    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047    46.966    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         46.966    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 48.303    

Slack (MET) :             48.339ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.131%)  route 0.741ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.741    -1.593    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267    46.746    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.746    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 48.339    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265    46.748    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.748    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.597ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.235    47.013    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266    46.747    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.747    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                 48.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.943%)  route 0.286ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.286    -0.527    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.676%)  route 0.318ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.494    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.668%)  route 0.369ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.369    -0.431    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.773%)  route 0.367ns (72.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.433    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.807%)  route 0.332ns (70.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.332    -0.468    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.088%)  route 0.380ns (72.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.420    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y15     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y28     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y33     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y19     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y21     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       38.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        10.647ns  (logic 3.669ns (34.459%)  route 6.978ns (65.541%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.333ns = ( 148.667 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.783   148.667    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.539 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.604    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   152.029 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.184   156.213    mem_buffer/main_mem_dout[7]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124   156.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           1.462   157.799    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X37Y14         LUT6 (Prop_lut6_I3_O)        0.124   157.923 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.268   159.190    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   159.314 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   159.314    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.031   197.834    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                        -159.314    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             39.727ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.624ns  (logic 3.669ns (38.125%)  route 5.955ns (61.875%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.201   155.045    mem_buffer/main_mem_dout[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.169 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.147   156.316    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124   156.440 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.542   157.981    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   158.105 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   158.105    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.029   197.832    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.832    
                         arrival time                        -158.105    
  -------------------------------------------------------------------
                         slack                                 39.727    

Slack (MET) :             39.950ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.397ns  (logic 2.950ns (31.392%)  route 6.447ns (68.608%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.245   154.176    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.300 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.903   155.203    mem_buffer/frame_buf_douta[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124   155.327 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.765   156.092    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.216 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.534   157.750    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.874    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.874    
  -------------------------------------------------------------------
                         slack                                 39.950    

Slack (MET) :             40.226ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.150ns  (logic 3.484ns (38.078%)  route 5.666ns (61.922%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.273   153.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124   153.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   153.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   153.690 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.419   155.109    mem_buffer/prog_mem_doutb[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.316   155.425 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.844   156.269    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.393 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.130   157.523    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.647 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   157.647    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.077   197.872    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.872    
                         arrival time                        -157.647    
  -------------------------------------------------------------------
                         slack                                 40.226    

Slack (MET) :             40.510ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.869ns  (logic 3.484ns (39.281%)  route 5.385ns (60.719%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.988   152.939    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[6]
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.124   153.063 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.063    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y16         MUXF7 (Prop_muxf7_I0_O)      0.241   153.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X50Y16         MUXF8 (Prop_muxf8_I0_O)      0.098   153.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.374   154.776    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.319   155.095 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.983   156.078    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.202 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.040   157.242    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.366 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   157.366    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.081   197.876    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.876    
                         arrival time                        -157.366    
  -------------------------------------------------------------------
                         slack                                 40.510    

Slack (MET) :             40.578ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.754ns  (logic 3.453ns (39.443%)  route 5.301ns (60.557%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.027   152.973    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[109]
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.124   153.097 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   153.097    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   153.314 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   153.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.446   154.854    mem_buffer/prog_mem_doutb[5]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.316   155.170 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.149   156.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.679   157.122    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.246 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   157.246    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.246    
  -------------------------------------------------------------------
                         slack                                 40.578    

Slack (MET) :             40.724ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.626ns  (logic 2.950ns (34.200%)  route 5.676ns (65.800%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.995   153.926    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][3]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.050 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.895   154.945    mem_buffer/frame_buf_douta[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124   155.069 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.834   155.903    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.027 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951   156.978    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.102 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   157.102    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.031   197.826    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -157.102    
  -------------------------------------------------------------------
                         slack                                 40.724    

Slack (MET) :             40.725ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.630ns  (logic 3.669ns (42.516%)  route 4.961ns (57.484%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.068   154.900    mem_buffer/main_mem_dout[4]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.024 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.022   156.046    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.170 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.805   156.975    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.099 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.099    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.099    
  -------------------------------------------------------------------
                         slack                                 40.725    

Slack (MET) :             41.336ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.949ns  (logic 2.826ns (35.552%)  route 5.123ns (64.448%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.950   152.875    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   152.999 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.426   154.425    mem_buffer/frame_buf_douta[8]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.124   154.549 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.854   155.403    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.124   155.527 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.893   156.420    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.047   197.756    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.756    
                         arrival time                        -156.420    
  -------------------------------------------------------------------
                         slack                                 41.336    

Slack (MET) :             41.430ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.927ns  (logic 3.056ns (38.550%)  route 4.871ns (61.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.614   153.540    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   153.664 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.284   154.948    mem_buffer/frame_buf_douta[9]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.152   155.100 r  mem_buffer/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.973   156.073    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[1]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.326   156.399 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[1]_INST_0/O
                         net (fo=1, routed)           0.000   156.399    pipeline/mem_wb_register/data_top_in[1]
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.031   197.829    pipeline/mem_wb_register/data_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.829    
                         arrival time                        -156.399    
  -------------------------------------------------------------------
                         slack                                 41.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.271     0.376    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.072     0.304    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.271     0.374    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.066     0.298    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.585ns (67.211%)  route 0.285ns (32.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.285     0.391    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.072     0.301    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.585ns (66.076%)  route 0.300ns (33.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.300     0.404    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.063     0.291    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.585ns (64.275%)  route 0.325ns (35.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.325     0.430    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.070     0.302    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.585ns (64.701%)  route 0.319ns (35.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.319     0.422    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     0.293    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.766%)  route 0.332ns (36.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.332     0.436    pipeline/mem_wb_register/ret_addr_in[9]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.076     0.305    pipeline/mem_wb_register/ret_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.806%)  route 0.332ns (36.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.332     0.437    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.075     0.304    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.585ns (64.539%)  route 0.321ns (35.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.321     0.427    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.053     0.281    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.585ns (63.304%)  route 0.339ns (36.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.339     0.442    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     0.290    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       87.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.035ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 1.523ns (12.056%)  route 11.110ns (87.944%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.707    10.389    hazard_unit/dec_stl_req
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.438    10.951    hazard_unit/state[2]_i_2_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.075 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.075    hazard_unit/state[2]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.034    98.111    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.111    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 87.035    

Slack (MET) :             87.216ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 1.523ns (12.237%)  route 10.923ns (87.763%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 97.861 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.797    10.479    hazard_unit/dec_stl_req
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    10.765    hazard_unit/state[1]_i_2_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.889    hazard_unit/next_state[1]
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.430    97.861    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.394    
                         clock uncertainty           -0.322    98.073    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032    98.105    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.105    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 87.216    

Slack (MET) :             90.389ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.958ns (21.111%)  route 7.317ns (78.889%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           2.538     6.607    hazard_unit/take_branch_target
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.867     7.598    hazard_unit/state[0]_i_2_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.722 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.722    hazard_unit/next_state[0]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.035    98.112    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.112    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 90.389    

Slack (MET) :             92.517ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.834ns (25.670%)  route 5.311ns (74.330%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           1.399     5.468    hazard_unit/take_branch_target
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     5.592 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    hazard_unit/next_state[3]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.032    98.109    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.109    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                 92.517    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.973ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.961ns  (logic 0.611ns (10.250%)  route 5.350ns (89.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 197.879 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.271   104.392    pipeline/id_ex_register/stall
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.448   197.879    pipeline/id_ex_register/clock
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/C
                         clock pessimism              0.533   198.412    
                         clock uncertainty           -0.322   198.091    
    SLICE_X52Y12         FDRE (Setup_fdre_C_R)       -0.726   197.365    pipeline/id_ex_register/alu_bot_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.365    
                         arrival time                        -104.392    
  -------------------------------------------------------------------
                         slack                                 92.973    

Slack (MET) :             92.998ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/instruction_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.936ns  (logic 0.611ns (10.294%)  route 5.325ns (89.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.246   104.366    pipeline/id_ex_register/stall
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.366    
  -------------------------------------------------------------------
                         slack                                 92.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.247ns (49.909%)  route 0.248ns (50.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.248    -0.133    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.099    -0.034 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.034    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.432    -0.495    
                         clock uncertainty            0.322    -0.173    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.082    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.731%)  route 0.322ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X38Y22         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.322    -0.049    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/id_ex_register/clock
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.413    -0.511    
                         clock uncertainty            0.322    -0.189    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.119    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[22][0]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[22][0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.296%)  route 0.314ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.167    99.633 r  pipeline/reg_file/reg_file_reg[22][0]/Q
                         net (fo=3, routed)           0.314    99.947    pipeline/reg_file/reg_file_reg_n_0_[22][0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.045    99.992 r  pipeline/reg_file/reg_file[22][0]_i_1/O
                         net (fo=1, routed)           0.000    99.992    pipeline/reg_file/reg_file[22][0]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.821    99.067    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism              0.399    99.466    
                         clock uncertainty            0.322    99.788    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.125    99.913    pipeline/reg_file/reg_file_reg[22][0]
  -------------------------------------------------------------------
                         required time                        -99.913    
                         arrival time                          99.992    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[28][7]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[28][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.115%)  route 0.310ns (61.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 99.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.555    99.467    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.146    99.613 r  pipeline/reg_file/reg_file_reg[28][7]/Q
                         net (fo=3, routed)           0.310    99.923    pipeline/reg_file/reg_file_reg_n_0_[28][7]
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.045    99.968 r  pipeline/reg_file/reg_file[28][7]_i_1/O
                         net (fo=1, routed)           0.000    99.968    pipeline/reg_file/reg_file[28][7]_i_1_n_0
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.823    99.069    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.467    
                         clock uncertainty            0.322    99.789    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.099    99.888    pipeline/reg_file/reg_file_reg[28][7]
  -------------------------------------------------------------------
                         required time                        -99.888    
                         arrival time                          99.968    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.207ns (31.695%)  route 0.446ns (68.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.563    -0.525    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X38Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/Q
                         net (fo=6, routed)           0.177    -0.185    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[5]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.043    -0.142 r  pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1/O
                         net (fo=1, routed)           0.269     0.128    pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/C
                         clock pessimism              0.661    -0.261    
                         clock uncertainty            0.322     0.061    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)        -0.018     0.043    pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.491%)  route 0.369ns (66.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X31Y12         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/Q
                         net (fo=4, routed)           0.369    -0.018    pipeline/memory_stage/sf_reg_file/z_intermediate[13]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.027 r  pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.027    pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1_n_0
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/C
                         clock pessimism              0.413    -0.511    
                         clock uncertainty            0.322    -0.189    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.131    -0.058    pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][5]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.620%)  route 0.317ns (62.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 99.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 99.468 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.556    99.468    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.146    99.614 r  pipeline/reg_file/reg_file_reg[7][5]/Q
                         net (fo=3, routed)           0.317    99.930    pipeline/reg_file/reg_file_reg_n_0_[7][5]
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.045    99.975 r  pipeline/reg_file/reg_file[7][5]_i_1/O
                         net (fo=1, routed)           0.000    99.975    pipeline/reg_file/reg_file[7][5]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.824    99.070    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.468    
                         clock uncertainty            0.322    99.790    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.099    99.889    pipeline/reg_file/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                        -99.889    
                         arrival time                          99.975    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.963%)  route 0.327ns (61.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/mem_wb_register/clock
    SLICE_X50Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  pipeline/mem_wb_register/ret_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.327    -0.036    pipeline/fetch_stage/input_mux/ret_addr[8]
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.009 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.009    pipeline/fetch_stage/prog_cntr/load_value[8]
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                         clock pessimism              0.432    -0.495    
                         clock uncertainty            0.322    -0.173    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092    -0.081    pipeline/fetch_stage/prog_cntr/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.497%)  route 0.281ns (52.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/Q
                         net (fo=6, routed)           0.155    -0.208    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[4]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2/O
                         net (fo=2, routed)           0.126    -0.036    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.009 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.322    -0.204    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.121    -0.083    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.254ns (47.559%)  route 0.280ns (52.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/Q
                         net (fo=6, routed)           0.106    -0.256    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2/O
                         net (fo=2, routed)           0.174    -0.037    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.008    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.322    -0.204    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.084    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       38.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        10.647ns  (logic 3.669ns (34.459%)  route 6.978ns (65.541%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.333ns = ( 148.667 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.783   148.667    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.539 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.604    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   152.029 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.184   156.213    mem_buffer/main_mem_dout[7]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124   156.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           1.462   157.799    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X37Y14         LUT6 (Prop_lut6_I3_O)        0.124   157.923 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.268   159.190    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   159.314 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   159.314    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.031   197.834    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                        -159.314    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             39.727ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.624ns  (logic 3.669ns (38.125%)  route 5.955ns (61.875%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.201   155.045    mem_buffer/main_mem_dout[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.169 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.147   156.316    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124   156.440 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.542   157.981    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   158.105 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   158.105    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.029   197.832    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.832    
                         arrival time                        -158.105    
  -------------------------------------------------------------------
                         slack                                 39.727    

Slack (MET) :             39.950ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.397ns  (logic 2.950ns (31.392%)  route 6.447ns (68.608%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.245   154.176    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.300 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.903   155.203    mem_buffer/frame_buf_douta[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124   155.327 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.765   156.092    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.216 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.534   157.750    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.874    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.874    
  -------------------------------------------------------------------
                         slack                                 39.950    

Slack (MET) :             40.226ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.150ns  (logic 3.484ns (38.078%)  route 5.666ns (61.922%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.273   153.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124   153.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   153.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   153.690 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.419   155.109    mem_buffer/prog_mem_doutb[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.316   155.425 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.844   156.269    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.393 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.130   157.523    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.647 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   157.647    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.077   197.872    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.872    
                         arrival time                        -157.647    
  -------------------------------------------------------------------
                         slack                                 40.226    

Slack (MET) :             40.510ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.869ns  (logic 3.484ns (39.281%)  route 5.385ns (60.719%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.988   152.939    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[6]
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.124   153.063 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.063    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y16         MUXF7 (Prop_muxf7_I0_O)      0.241   153.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X50Y16         MUXF8 (Prop_muxf8_I0_O)      0.098   153.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.374   154.776    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.319   155.095 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.983   156.078    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.202 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.040   157.242    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.366 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   157.366    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.081   197.876    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.876    
                         arrival time                        -157.366    
  -------------------------------------------------------------------
                         slack                                 40.510    

Slack (MET) :             40.578ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.754ns  (logic 3.453ns (39.443%)  route 5.301ns (60.557%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.027   152.973    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[109]
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.124   153.097 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   153.097    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   153.314 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   153.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.446   154.854    mem_buffer/prog_mem_doutb[5]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.316   155.170 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.149   156.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.679   157.122    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.246 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   157.246    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.246    
  -------------------------------------------------------------------
                         slack                                 40.578    

Slack (MET) :             40.724ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.626ns  (logic 2.950ns (34.200%)  route 5.676ns (65.800%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.995   153.926    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][3]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.050 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.895   154.945    mem_buffer/frame_buf_douta[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124   155.069 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.834   155.903    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.027 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951   156.978    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.102 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   157.102    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.031   197.826    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -157.102    
  -------------------------------------------------------------------
                         slack                                 40.724    

Slack (MET) :             40.725ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.630ns  (logic 3.669ns (42.516%)  route 4.961ns (57.484%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.068   154.900    mem_buffer/main_mem_dout[4]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.024 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.022   156.046    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.170 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.805   156.975    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.099 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.099    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.442   197.795    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029   197.824    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.824    
                         arrival time                        -157.099    
  -------------------------------------------------------------------
                         slack                                 40.725    

Slack (MET) :             41.336ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.949ns  (logic 2.826ns (35.552%)  route 5.123ns (64.448%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.950   152.875    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   152.999 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.426   154.425    mem_buffer/frame_buf_douta[8]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.124   154.549 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.854   155.403    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.124   155.527 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.893   156.420    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.442   197.803    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.047   197.756    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.756    
                         arrival time                        -156.420    
  -------------------------------------------------------------------
                         slack                                 41.336    

Slack (MET) :             41.430ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.927ns  (logic 3.056ns (38.550%)  route 4.871ns (61.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.614   153.540    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   153.664 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.284   154.948    mem_buffer/frame_buf_douta[9]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.152   155.100 r  mem_buffer/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.973   156.073    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[1]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.326   156.399 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[1]_INST_0/O
                         net (fo=1, routed)           0.000   156.399    pipeline/mem_wb_register/data_top_in[1]
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.031   197.829    pipeline/mem_wb_register/data_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.829    
                         arrival time                        -156.399    
  -------------------------------------------------------------------
                         slack                                 41.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.271     0.376    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.072     0.304    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.271     0.374    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.066     0.298    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.585ns (67.211%)  route 0.285ns (32.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.285     0.391    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.072     0.301    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.585ns (66.076%)  route 0.300ns (33.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.300     0.404    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.063     0.291    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.585ns (64.275%)  route 0.325ns (35.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.325     0.430    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.070     0.302    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.585ns (64.701%)  route 0.319ns (35.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.319     0.422    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     0.293    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.766%)  route 0.332ns (36.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.332     0.436    pipeline/mem_wb_register/ret_addr_in[9]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.076     0.305    pipeline/mem_wb_register/ret_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.806%)  route 0.332ns (36.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.332     0.437    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.075     0.304    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.585ns (64.539%)  route 0.321ns (35.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.321     0.427    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.053     0.281    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.585ns (63.304%)  route 0.339ns (36.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.339     0.442    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     0.290    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :          121  Failing Endpoints,  Worst Slack       -3.628ns,  Total Violation      -43.401ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.806ns,  Total Violation       -1.573ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        6.236ns  (logic 1.710ns (27.424%)  route 4.526ns (72.576%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 201.169 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.614   204.683    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512   201.169    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.537    
                         clock uncertainty           -0.442   201.095    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)       -0.040   201.055    <hidden>
  -------------------------------------------------------------------
                         required time                        201.055    
                         arrival time                        -204.683    
  -------------------------------------------------------------------
                         slack                                 -3.628    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        5.622ns  (logic 1.710ns (30.417%)  route 3.912ns (69.583%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 201.170 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000   204.069    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.513   201.170    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.538    
                         clock uncertainty           -0.442   201.096    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.032   201.128    <hidden>
  -------------------------------------------------------------------
                         required time                        201.128    
                         arrival time                        -204.069    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.565ns  (logic 0.518ns (14.532%)  route 3.047ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560   198.444    pipeline/if_id_register/clock
    SLICE_X54Y18         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518   198.962 r  pipeline/if_id_register/instruction_out_reg[0]/Q
                         net (fo=33, routed)          3.047   202.009    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.442   201.011    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.067   200.944    <hidden>
  -------------------------------------------------------------------
                         required time                        200.944    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.560ns  (logic 0.456ns (12.810%)  route 3.104ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 201.101 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           3.104   202.009    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.444   201.101    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.469    
                         clock uncertainty           -0.442   201.027    
    SLICE_X14Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.975    <hidden>
  -------------------------------------------------------------------
                         required time                        200.975    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.432ns  (logic 0.518ns (15.094%)  route 2.914ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/if_id_register/clock
    SLICE_X54Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518   198.964 r  pipeline/if_id_register/instruction_out_reg[1]/Q
                         net (fo=27, routed)          2.914   201.878    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.442   201.011    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.081   200.930    <hidden>
  -------------------------------------------------------------------
                         required time                        200.930    
                         arrival time                        -201.878    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@503.226ns - core_clk_clk_gen fall@500.000ns)
  Data Path Delay:        3.411ns  (logic 0.935ns (27.408%)  route 2.476ns (72.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 501.098 - 503.226 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( 498.434 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    500.000   500.000 f  
    R2                                                0.000   500.000 f  clk100M (IN)
                         net (fo=0)                   0.000   500.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   500.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   495.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   496.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   496.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.550   498.434    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.459   498.893 f  hazard_unit/state_reg[2]/Q
                         net (fo=15, routed)          1.219   500.113    hazard_unit/control_state[2]
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.150   500.263 r  hazard_unit/new_inst_word[1]_INST_0/O
                         net (fo=6, routed)           1.257   501.520    <hidden>
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.326   501.846 r  <hidden>
                         net (fo=1, routed)           0.000   501.846    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    503.226   503.226 r  
    R2                                                0.000   503.226 r  clk100M (IN)
                         net (fo=0)                   0.000   503.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   504.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   505.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   497.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   499.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   499.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   501.098    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   501.466    
                         clock uncertainty           -0.442   501.024    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031   501.055    <hidden>
  -------------------------------------------------------------------
                         required time                        501.055    
                         arrival time                        -501.846    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.213ns  (logic 0.456ns (14.192%)  route 2.757ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 201.088 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           2.757   201.663    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.431   201.088    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.456    
                         clock uncertainty           -0.442   201.014    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.061   200.953    <hidden>
  -------------------------------------------------------------------
                         required time                        200.953    
                         arrival time                        -201.663    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.206ns  (logic 0.456ns (14.222%)  route 2.750ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 201.100 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[3]/Q
                         net (fo=42, routed)          2.750   201.650    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.443   201.100    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.468    
                         clock uncertainty           -0.442   201.026    
    SLICE_X56Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   200.979    <hidden>
  -------------------------------------------------------------------
                         required time                        200.979    
                         arrival time                        -201.650    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.299ns  (logic 0.610ns (18.492%)  route 2.689ns (81.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X51Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456   198.902 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          2.689   201.591    <hidden>
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.154   201.745 r  <hidden>
                         net (fo=1, routed)           0.000   201.745    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   201.099    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.075   201.100    <hidden>
  -------------------------------------------------------------------
                         required time                        201.100    
                         arrival time                        -201.745    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.460%)  route 2.932ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 201.106 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[2]/Q
                         net (fo=42, routed)          2.932   201.831    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.449   201.106    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.474    
                         clock uncertainty           -0.442   201.032    
    SLICE_X52Y38         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.191    <hidden>
  -------------------------------------------------------------------
                         required time                        201.191    
                         arrival time                        -201.831    
  -------------------------------------------------------------------
                         slack                                 -0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.806ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.619    -0.469    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X56Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.337    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.767ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.026ns (2.315%)  route 1.097ns (97.685%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.611    -0.477    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.820    -0.934    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.222    
                         clock uncertainty            0.442     0.220    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.272ns (28.395%)  route 0.686ns (71.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/if_id_register/clock
    SLICE_X57Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  pipeline/if_id_register/instruction_out_reg[8]/Q
                         net (fo=72, routed)          0.435     0.034    pipeline/decode_stage/branch_resolver/operation[8]
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.099     0.133 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.251     0.385    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000     0.430    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.859    -0.895    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.183    
                         clock uncertainty            0.442     0.259    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.092     0.351    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.128ns (14.201%)  route 0.773ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.773     0.370    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.442     0.222    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.035     0.257    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.992%)  route 0.777ns (84.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/if_id_register/instruction_out_reg[11]/Q
                         net (fo=23, routed)          0.777     0.396    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.277    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.437%)  route 0.814ns (81.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.814     0.426    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.043     0.469 r  <hidden>
                         net (fo=1, routed)           0.000     0.469    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.442     0.226    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.107     0.333    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  pipeline/if_id_register/instruction_out_reg[17]/Q
                         net (fo=15, routed)          0.786     0.388    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.819    -0.935    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.223    
                         clock uncertainty            0.442     0.219    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.016     0.235    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.063%)  route 0.852ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[30]/Q
                         net (fo=4, routed)           0.852     0.449    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.442     0.222    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.037     0.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.128ns (12.776%)  route 0.874ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/if_id_register/clock
    SLICE_X47Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  pipeline/if_id_register/instruction_out_reg[14]/Q
                         net (fo=71, routed)          0.874     0.472    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.282    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.128ns (12.573%)  route 0.890ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.890     0.487    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X30Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.291    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :           22  Failing Endpoints,  Worst Slack       -4.501ns,  Total Violation      -83.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.256ns  (logic 2.875ns (54.703%)  route 2.381ns (45.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.844   253.746    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.235   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.746    
  -------------------------------------------------------------------
                         slack                                 -4.501    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.096ns  (logic 2.875ns (56.416%)  route 2.221ns (43.584%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.685   253.586    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.242   249.238    <hidden>
  -------------------------------------------------------------------
                         required time                        249.238    
                         arrival time                        -253.586    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.308ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.080ns  (logic 2.917ns (57.419%)  route 2.163ns (42.581%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.825   252.777    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.901    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241   253.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   253.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098   253.240 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.338   253.578    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)       -0.211   249.271    <hidden>
  -------------------------------------------------------------------
                         required time                        249.271    
                         arrival time                        -253.578    
  -------------------------------------------------------------------
                         slack                                 -4.308    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.863ns  (logic 2.927ns (60.183%)  route 1.936ns (39.817%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I1_O)      0.245   252.920 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.920    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.104   253.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.337   253.360    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.235   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.360    
  -------------------------------------------------------------------
                         slack                                 -4.116    

Slack (VIOLATED) :        -4.099ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.844ns  (logic 2.875ns (59.349%)  route 1.969ns (40.651%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 249.482 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.631   252.575    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[5]
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.699 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.699    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I0_O)      0.209   252.908 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.908    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   252.996 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.338   253.334    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438   249.482    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.850    
                         clock uncertainty           -0.373   249.478    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.242   249.236    <hidden>
  -------------------------------------------------------------------
                         required time                        249.236    
                         arrival time                        -253.334    
  -------------------------------------------------------------------
                         slack                                 -4.099    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.820ns  (logic 2.880ns (59.748%)  route 1.940ns (40.252%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.506ns = ( 248.494 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.610   248.494    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454   250.948 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.594   252.542    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[8]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.666 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.214   252.880 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.347   253.314    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.235   249.247    <hidden>
  -------------------------------------------------------------------
                         required time                        249.247    
                         arrival time                        -253.314    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.787ns  (logic 2.884ns (60.244%)  route 1.903ns (39.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.689   252.641    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[7]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124   252.765 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.765    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212   252.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   253.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.214   253.285    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.437   249.481    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)       -0.232   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.285    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.767ns  (logic 2.927ns (61.397%)  route 1.840ns (38.603%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.493   252.444    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[3]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.568 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   252.917 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.347   253.264    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)       -0.205   249.275    <hidden>
  -------------------------------------------------------------------
                         required time                        249.275    
                         arrival time                        -253.264    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.732ns  (logic 2.923ns (61.765%)  route 1.809ns (38.235%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[4]
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I1_O)      0.247   252.922 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.922    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.210   253.229    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)       -0.235   249.247    <hidden>
  -------------------------------------------------------------------
                         required time                        249.247    
                         arrival time                        -253.229    
  -------------------------------------------------------------------
                         slack                                 -3.983    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.735ns  (logic 2.927ns (61.816%)  route 1.808ns (38.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.596   252.547    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[10]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.671 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.671    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.916 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.916    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=3, routed)           0.212   253.232    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.205   249.276    <hidden>
  -------------------------------------------------------------------
                         required time                        249.276    
                         arrival time                        -253.232    
  -------------------------------------------------------------------
                         slack                                 -3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.281ns (30.249%)  route 0.648ns (69.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.648     0.259    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.377 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.399 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.000     0.399    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.221ns (24.568%)  route 0.679ns (75.432%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.679     0.288    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y19         MUXF8 (Prop_muxf8_S_O)       0.080     0.368 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.000     0.368    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.827    -0.927    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.373     0.158    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.100     0.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.221ns (24.074%)  route 0.697ns (75.926%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.697     0.307    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y22         MUXF8 (Prop_muxf8_S_O)       0.080     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.000     0.387    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.373     0.154    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.100     0.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.273ns (28.475%)  route 0.686ns (71.525%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.686     0.318    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y20         MUXF7 (Prop_muxf7_S_O)       0.090     0.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.408    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.427 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.000     0.427    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.373     0.157    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.130     0.287    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.267ns (27.445%)  route 0.706ns (72.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.706     0.317    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.362    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.424    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I1_O)      0.019     0.443 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.000     0.443    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.222ns (26.114%)  route 0.628ns (73.886%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.375    -0.015    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y20         MUXF8 (Prop_muxf8_S_O)       0.081     0.066 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.253     0.319    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.007     0.163    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.545%)  route 0.708ns (72.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.708     0.316    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.361    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.064     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.425    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.444 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.000     0.444    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.130     0.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.267ns (28.032%)  route 0.685ns (71.968%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.296    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.341    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     0.403 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.403    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.019     0.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.000     0.422    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.281ns (28.487%)  route 0.705ns (71.513%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.705     0.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.359    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.073     0.432 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.432    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.022     0.454 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.000     0.454    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.373     0.159    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.130     0.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.280ns (29.399%)  route 0.672ns (70.601%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.672     0.305    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X51Y21         MUXF7 (Prop_muxf7_S_O)       0.093     0.398 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.398    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.000     0.421    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       31.681ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.437%)  route 0.622ns (56.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.622     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 31.681    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.486%)  route 0.591ns (58.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y31         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.093%)  route 0.631ns (54.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.631     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 31.806    

Slack (MET) :             31.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.760%)  route 0.610ns (57.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y31         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.841    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.885%)  route 0.494ns (54.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.494     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y30         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 31.906    

Slack (MET) :             31.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y42         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 31.988    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.684%)  route 0.444ns (49.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.005    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :          118  Failing Endpoints,  Worst Slack       -3.601ns,  Total Violation      -40.098ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.779ns,  Total Violation       -1.518ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        6.236ns  (logic 1.710ns (27.424%)  route 4.526ns (72.576%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 201.169 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.614   204.683    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512   201.169    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.537    
                         clock uncertainty           -0.415   201.122    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)       -0.040   201.082    <hidden>
  -------------------------------------------------------------------
                         required time                        201.082    
                         arrival time                        -204.683    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        5.622ns  (logic 1.710ns (30.417%)  route 3.912ns (69.583%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 201.170 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000   204.069    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.513   201.170    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.538    
                         clock uncertainty           -0.415   201.123    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.032   201.155    <hidden>
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                        -204.069    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.565ns  (logic 0.518ns (14.532%)  route 3.047ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560   198.444    pipeline/if_id_register/clock
    SLICE_X54Y18         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518   198.962 r  pipeline/if_id_register/instruction_out_reg[0]/Q
                         net (fo=33, routed)          3.047   202.009    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.415   201.038    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.067   200.971    <hidden>
  -------------------------------------------------------------------
                         required time                        200.971    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.560ns  (logic 0.456ns (12.810%)  route 3.104ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 201.101 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           3.104   202.009    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.444   201.101    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.469    
                         clock uncertainty           -0.415   201.054    
    SLICE_X14Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   201.002    <hidden>
  -------------------------------------------------------------------
                         required time                        201.002    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.432ns  (logic 0.518ns (15.094%)  route 2.914ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/if_id_register/clock
    SLICE_X54Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518   198.964 r  pipeline/if_id_register/instruction_out_reg[1]/Q
                         net (fo=27, routed)          2.914   201.878    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.415   201.038    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.081   200.957    <hidden>
  -------------------------------------------------------------------
                         required time                        200.957    
                         arrival time                        -201.878    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@503.226ns - core_clk_clk_gen_1 fall@500.000ns)
  Data Path Delay:        3.411ns  (logic 0.935ns (27.408%)  route 2.476ns (72.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 501.098 - 503.226 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( 498.434 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    500.000   500.000 f  
    R2                                                0.000   500.000 f  clk100M (IN)
                         net (fo=0)                   0.000   500.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   500.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   495.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   496.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   496.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.550   498.434    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.459   498.893 f  hazard_unit/state_reg[2]/Q
                         net (fo=15, routed)          1.219   500.113    hazard_unit/control_state[2]
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.150   500.263 r  hazard_unit/new_inst_word[1]_INST_0/O
                         net (fo=6, routed)           1.257   501.520    <hidden>
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.326   501.846 r  <hidden>
                         net (fo=1, routed)           0.000   501.846    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    503.226   503.226 r  
    R2                                                0.000   503.226 r  clk100M (IN)
                         net (fo=0)                   0.000   503.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   504.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   505.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   497.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   499.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   499.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   501.098    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   501.466    
                         clock uncertainty           -0.415   501.051    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031   501.082    <hidden>
  -------------------------------------------------------------------
                         required time                        501.082    
                         arrival time                        -501.846    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.213ns  (logic 0.456ns (14.192%)  route 2.757ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 201.088 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           2.757   201.663    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.431   201.088    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.456    
                         clock uncertainty           -0.415   201.041    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.061   200.980    <hidden>
  -------------------------------------------------------------------
                         required time                        200.980    
                         arrival time                        -201.663    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.206ns  (logic 0.456ns (14.222%)  route 2.750ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 201.100 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[3]/Q
                         net (fo=42, routed)          2.750   201.650    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.443   201.100    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.468    
                         clock uncertainty           -0.415   201.053    
    SLICE_X56Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   201.006    <hidden>
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -201.650    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.299ns  (logic 0.610ns (18.492%)  route 2.689ns (81.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X51Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456   198.902 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          2.689   201.591    <hidden>
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.154   201.745 r  <hidden>
                         net (fo=1, routed)           0.000   201.745    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   201.099    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.075   201.127    <hidden>
  -------------------------------------------------------------------
                         required time                        201.127    
                         arrival time                        -201.745    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.460%)  route 2.932ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 201.106 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[2]/Q
                         net (fo=42, routed)          2.932   201.831    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.449   201.106    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.474    
                         clock uncertainty           -0.415   201.059    
    SLICE_X52Y38         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.218    <hidden>
  -------------------------------------------------------------------
                         required time                        201.218    
                         arrival time                        -201.831    
  -------------------------------------------------------------------
                         slack                                 -0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.779ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.619    -0.469    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X56Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.310    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.740ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.026ns (2.315%)  route 1.097ns (97.685%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.611    -0.477    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.820    -0.934    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.222    
                         clock uncertainty            0.415     0.193    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     0.263    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.272ns (28.395%)  route 0.686ns (71.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/if_id_register/clock
    SLICE_X57Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  pipeline/if_id_register/instruction_out_reg[8]/Q
                         net (fo=72, routed)          0.435     0.034    pipeline/decode_stage/branch_resolver/operation[8]
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.099     0.133 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.251     0.385    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000     0.430    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.859    -0.895    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.183    
                         clock uncertainty            0.415     0.232    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.092     0.324    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.128ns (14.201%)  route 0.773ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.773     0.370    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.415     0.195    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.035     0.230    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.992%)  route 0.777ns (84.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/if_id_register/instruction_out_reg[11]/Q
                         net (fo=23, routed)          0.777     0.396    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.250    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.437%)  route 0.814ns (81.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.814     0.426    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.043     0.469 r  <hidden>
                         net (fo=1, routed)           0.000     0.469    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.415     0.199    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.107     0.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  pipeline/if_id_register/instruction_out_reg[17]/Q
                         net (fo=15, routed)          0.786     0.388    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.819    -0.935    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.223    
                         clock uncertainty            0.415     0.192    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.016     0.208    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.063%)  route 0.852ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[30]/Q
                         net (fo=4, routed)           0.852     0.449    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.415     0.195    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.037     0.232    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.128ns (12.776%)  route 0.874ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/if_id_register/clock
    SLICE_X47Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  pipeline/if_id_register/instruction_out_reg[14]/Q
                         net (fo=71, routed)          0.874     0.472    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.255    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.128ns (12.573%)  route 0.890ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.890     0.487    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X30Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.528    
                         clock uncertainty            0.185    -0.343    
    SLICE_X38Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.398    -0.528    
                         clock uncertainty            0.185    -0.343    
    SLICE_X38Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
                         clock pessimism              0.400    -0.536    
                         clock uncertainty            0.185    -0.351    
    SLICE_X34Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.234    <hidden>
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
                         clock pessimism              0.400    -0.536    
                         clock uncertainty            0.185    -0.351    
    SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.234    <hidden>
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=1, routed)           0.000    -0.195    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X34Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.562    -0.526    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.194 r  <hidden>
                         net (fo=1, routed)           0.000    -0.194    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.831    -0.923    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.185    -0.341    
    SLICE_X38Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.224    <hidden>
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :           22  Failing Endpoints,  Worst Slack       -4.483ns,  Total Violation      -83.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.256ns  (logic 2.875ns (54.703%)  route 2.381ns (45.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.844   253.746    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.235   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.746    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.331ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.096ns  (logic 2.875ns (56.416%)  route 2.221ns (43.584%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.685   253.586    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.242   249.255    <hidden>
  -------------------------------------------------------------------
                         required time                        249.255    
                         arrival time                        -253.586    
  -------------------------------------------------------------------
                         slack                                 -4.331    

Slack (VIOLATED) :        -4.290ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.080ns  (logic 2.917ns (57.419%)  route 2.163ns (42.581%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.825   252.777    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.901    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241   253.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   253.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098   253.240 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.338   253.578    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)       -0.211   249.288    <hidden>
  -------------------------------------------------------------------
                         required time                        249.288    
                         arrival time                        -253.578    
  -------------------------------------------------------------------
                         slack                                 -4.290    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.863ns  (logic 2.927ns (60.183%)  route 1.936ns (39.817%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I1_O)      0.245   252.920 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.920    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.104   253.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.337   253.360    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.235   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.360    
  -------------------------------------------------------------------
                         slack                                 -4.098    

Slack (VIOLATED) :        -4.081ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.844ns  (logic 2.875ns (59.349%)  route 1.969ns (40.651%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 249.482 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.631   252.575    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[5]
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.699 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.699    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I0_O)      0.209   252.908 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.908    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   252.996 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.338   253.334    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438   249.482    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.850    
                         clock uncertainty           -0.355   249.495    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.242   249.253    <hidden>
  -------------------------------------------------------------------
                         required time                        249.253    
                         arrival time                        -253.334    
  -------------------------------------------------------------------
                         slack                                 -4.081    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.820ns  (logic 2.880ns (59.748%)  route 1.940ns (40.252%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.506ns = ( 248.494 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.610   248.494    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454   250.948 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.594   252.542    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[8]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.666 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.214   252.880 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.347   253.314    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.235   249.264    <hidden>
  -------------------------------------------------------------------
                         required time                        249.264    
                         arrival time                        -253.314    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.023ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.787ns  (logic 2.884ns (60.244%)  route 1.903ns (39.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.689   252.641    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[7]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124   252.765 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.765    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212   252.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   253.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.214   253.285    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.437   249.481    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)       -0.232   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.285    
  -------------------------------------------------------------------
                         slack                                 -4.023    

Slack (VIOLATED) :        -3.972ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.767ns  (logic 2.927ns (61.397%)  route 1.840ns (38.603%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.493   252.444    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[3]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.568 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   252.917 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.347   253.264    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)       -0.205   249.292    <hidden>
  -------------------------------------------------------------------
                         required time                        249.292    
                         arrival time                        -253.264    
  -------------------------------------------------------------------
                         slack                                 -3.972    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.732ns  (logic 2.923ns (61.765%)  route 1.809ns (38.235%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[4]
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I1_O)      0.247   252.922 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.922    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.210   253.229    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)       -0.235   249.264    <hidden>
  -------------------------------------------------------------------
                         required time                        249.264    
                         arrival time                        -253.229    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.735ns  (logic 2.927ns (61.816%)  route 1.808ns (38.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.596   252.547    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[10]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.671 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.671    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.916 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.916    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=3, routed)           0.212   253.232    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.205   249.293    <hidden>
  -------------------------------------------------------------------
                         required time                        249.293    
                         arrival time                        -253.232    
  -------------------------------------------------------------------
                         slack                                 -3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.281ns (30.249%)  route 0.648ns (69.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.648     0.259    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.377 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.399 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.000     0.399    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.221ns (24.568%)  route 0.679ns (75.432%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.679     0.288    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y19         MUXF8 (Prop_muxf8_S_O)       0.080     0.368 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.000     0.368    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.827    -0.927    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.355     0.140    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.100     0.240    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.221ns (24.074%)  route 0.697ns (75.926%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.697     0.307    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y22         MUXF8 (Prop_muxf8_S_O)       0.080     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.000     0.387    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.355     0.136    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.100     0.236    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.273ns (28.475%)  route 0.686ns (71.525%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.686     0.318    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y20         MUXF7 (Prop_muxf7_S_O)       0.090     0.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.408    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.427 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.000     0.427    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.355     0.139    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.130     0.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.267ns (27.445%)  route 0.706ns (72.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.706     0.317    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.362    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.424    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I1_O)      0.019     0.443 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.000     0.443    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.222ns (26.114%)  route 0.628ns (73.886%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.375    -0.015    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y20         MUXF8 (Prop_muxf8_S_O)       0.081     0.066 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.253     0.319    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.007     0.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.545%)  route 0.708ns (72.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.708     0.316    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.361    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.064     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.425    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.444 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.000     0.444    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.130     0.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.267ns (28.032%)  route 0.685ns (71.968%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.296    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.341    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     0.403 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.403    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.019     0.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.000     0.422    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.281ns (28.487%)  route 0.705ns (71.513%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.705     0.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.359    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.073     0.432 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.432    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.022     0.454 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.000     0.454    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.355     0.141    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.130     0.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.280ns (29.399%)  route 0.672ns (70.601%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.672     0.305    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X51Y21         MUXF7 (Prop_muxf7_S_O)       0.093     0.398 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.398    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.000     0.421    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       35.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 0.580ns (4.403%)  route 12.594ns (95.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.602    11.619    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.580ns (4.482%)  route 12.360ns (95.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.651    11.384    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 0.580ns (4.488%)  route 12.344ns (95.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.905    11.368    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 36.079    

Slack (MET) :             36.168ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 0.580ns (4.519%)  route 12.256ns (95.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.264    11.281    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 36.168    

Slack (MET) :             36.319ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 0.580ns (4.641%)  route 11.918ns (95.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.926    10.943    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.442    47.827    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.261    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.261    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 36.319    

Slack (MET) :             36.402ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 0.580ns (4.603%)  route 12.022ns (95.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.313    11.046    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 36.402    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 0.580ns (4.608%)  route 12.006ns (95.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.567    11.030    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 36.418    

Slack (MET) :             36.662ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.442    47.832    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.266    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.662    

Slack (MET) :             36.669ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.442    47.839    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.273    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.273    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.669    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.580ns (4.767%)  route 11.586ns (95.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.844     1.745    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.869 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[6]_INST_0/O
                         net (fo=41, routed)          8.742    10.611    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 36.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.624%)  route 1.072ns (88.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           1.072     0.686    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.454%)  route 1.090ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           1.090     0.704    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.636%)  route 0.975ns (87.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          0.975     0.587    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.864    -0.889    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.177    
                         clock uncertainty            0.442     0.265    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.448    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.020     0.637    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.461    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.141ns (11.024%)  route 1.138ns (88.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.138     0.751    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.574    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.156%)  route 1.019ns (87.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.019     0.636    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.458    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.141ns (11.878%)  route 1.046ns (88.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X47Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.046     0.657    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.879    -0.874    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.162    
                         clock uncertainty            0.442     0.280    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.463    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.141ns (10.867%)  route 1.157ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           1.157     0.770    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.834%)  route 1.050ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y20         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           1.050     0.662    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.461    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.830%)  route 1.161ns (89.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           1.161     0.776    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.574    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       35.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.856ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 0.580ns (4.403%)  route 12.594ns (95.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.602    11.619    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 35.856    

Slack (MET) :             36.091ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.580ns (4.482%)  route 12.360ns (95.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.651    11.384    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 36.091    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 0.580ns (4.488%)  route 12.344ns (95.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.905    11.368    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.195ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 0.580ns (4.519%)  route 12.256ns (95.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.264    11.281    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 36.195    

Slack (MET) :             36.346ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 0.580ns (4.641%)  route 11.918ns (95.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.926    10.943    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.415    47.854    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.288    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.288    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 36.346    

Slack (MET) :             36.430ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 0.580ns (4.603%)  route 12.022ns (95.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.313    11.046    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 36.430    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 0.580ns (4.608%)  route 12.006ns (95.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.567    11.030    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.689ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.415    47.859    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.293    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.293    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.689    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.415    47.866    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.300    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.300    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.696    

Slack (MET) :             36.864ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.580ns (4.767%)  route 11.586ns (95.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.844     1.745    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.869 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[6]_INST_0/O
                         net (fo=41, routed)          8.742    10.611    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 36.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.624%)  route 1.072ns (88.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           1.072     0.686    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.454%)  route 1.090ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           1.090     0.704    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.636%)  route 0.975ns (87.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          0.975     0.587    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.864    -0.889    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.177    
                         clock uncertainty            0.415     0.237    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.420    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.020     0.637    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.433    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.141ns (11.024%)  route 1.138ns (88.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.138     0.751    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.546    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.156%)  route 1.019ns (87.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.019     0.636    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.141ns (11.878%)  route 1.046ns (88.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X47Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.046     0.657    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.879    -0.874    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.162    
                         clock uncertainty            0.415     0.252    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.141ns (10.867%)  route 1.157ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           1.157     0.770    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.834%)  route 1.050ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y20         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           1.050     0.662    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.433    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.830%)  route 1.161ns (89.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           1.161     0.776    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.546    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       47.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.719ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.285%)  route 0.874ns (65.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.874    -1.422    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.253    46.455    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.296    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.296    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                 47.719    

Slack (MET) :             48.206ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.419ns (32.123%)  route 0.885ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.885    -1.448    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237    46.758    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.758    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                 48.206    

Slack (MET) :             48.207ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.450%)  route 1.042ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.042    -1.255    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043    46.952    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         46.952    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                 48.207    

Slack (MET) :             48.270ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.719%)  route 0.982ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.982    -1.315    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040    46.955    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         46.955    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 48.270    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.211%)  route 0.960ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.337    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047    46.948    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         46.948    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.321ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.131%)  route 0.741ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.741    -1.593    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267    46.728    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.728    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 48.321    

Slack (MET) :             48.577ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265    46.730    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.730    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 48.577    

Slack (MET) :             48.580ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266    46.729    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.729    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                 48.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.943%)  route 0.286ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.286    -0.527    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.676%)  route 0.318ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.494    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.671    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.668%)  route 0.369ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.369    -0.431    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.610    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.773%)  route 0.367ns (72.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.433    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.613    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.807%)  route 0.332ns (70.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.332    -0.468    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.253    -0.818    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.659    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.088%)  route 0.380ns (72.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.420    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.612    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.706%)  route 0.591ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.220     9.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.771%)  route 0.590ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.215     9.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.670%)  route 0.587ns (58.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)       -0.267     9.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.186ns  (logic 0.518ns (43.693%)  route 0.668ns (56.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.668     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.067%)  route 0.603ns (56.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.603     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)       -0.093     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.449     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.268     9.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.610ns  (logic 0.456ns (74.760%)  route 0.154ns (25.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.154     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.093     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  8.974    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.706%)  route 0.591ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.220     9.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.771%)  route 0.590ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.215     9.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.670%)  route 0.587ns (58.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)       -0.267     9.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.186ns  (logic 0.518ns (43.693%)  route 0.668ns (56.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.668     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.067%)  route 0.603ns (56.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.603     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)       -0.093     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.525    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.449     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X54Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.268     9.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.610ns  (logic 0.456ns (74.760%)  route 0.154ns (25.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.154     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X63Y31         FDCE (Setup_fdce_C_D)       -0.093     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  8.974    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       87.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.035ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 1.523ns (12.056%)  route 11.110ns (87.944%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.707    10.389    hazard_unit/dec_stl_req
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.438    10.951    hazard_unit/state[2]_i_2_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.075 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.075    hazard_unit/state[2]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.034    98.111    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.111    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 87.035    

Slack (MET) :             87.216ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 1.523ns (12.237%)  route 10.923ns (87.763%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 97.861 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.558    -1.558    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.478    -1.080 r  pipeline/if_id_register/instruction_out_reg[9]/Q
                         net (fo=72, routed)          5.093     4.013    pipeline/decode_stage/forward_alu/instruction[9]
    SLICE_X40Y14         LUT6 (Prop_lut6_I2_O)        0.301     4.314 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.304     4.618    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_13_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.742 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6/O
                         net (fo=11, routed)          1.578     6.320    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_6_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5/O
                         net (fo=1, routed)           1.040     7.483    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_5_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.607 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.950     8.558    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.682 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.797    10.479    hazard_unit/dec_stl_req
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    10.765    hazard_unit/state[1]_i_2_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.889    hazard_unit/next_state[1]
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.430    97.861    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.394    
                         clock uncertainty           -0.322    98.073    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.032    98.105    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.105    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 87.216    

Slack (MET) :             90.389ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 1.958ns (21.111%)  route 7.317ns (78.889%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           2.538     6.607    hazard_unit/take_branch_target
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.731 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.867     7.598    hazard_unit/state[0]_i_2_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.722 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.722    hazard_unit/next_state[0]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.035    98.112    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.112    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 90.389    

Slack (MET) :             92.517ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.834ns (25.670%)  route 5.311ns (74.330%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.134 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975    -0.158    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299     0.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320     0.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303     0.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440     1.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124     1.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292     2.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149     2.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378     3.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762     3.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           1.399     5.468    hazard_unit/take_branch_target
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.124     5.592 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.592    hazard_unit/next_state[3]
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.434    97.865    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    98.398    
                         clock uncertainty           -0.322    98.077    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.032    98.109    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         98.109    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                 92.517    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[3]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.775ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.158ns  (logic 0.611ns (9.922%)  route 5.547ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.468   104.588    pipeline/id_ex_register/stall
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X54Y14         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/alu_top_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.588    
  -------------------------------------------------------------------
                         slack                                 92.775    

Slack (MET) :             92.973ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.961ns  (logic 0.611ns (10.250%)  route 5.350ns (89.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 197.879 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.271   104.392    pipeline/id_ex_register/stall
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.448   197.879    pipeline/id_ex_register/clock
    SLICE_X52Y12         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[3]/C
                         clock pessimism              0.533   198.412    
                         clock uncertainty           -0.322   198.091    
    SLICE_X52Y12         FDRE (Setup_fdre_C_R)       -0.726   197.365    pipeline/id_ex_register/alu_bot_select_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.365    
                         arrival time                        -104.392    
  -------------------------------------------------------------------
                         slack                                 92.973    

Slack (MET) :             92.998ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/instruction_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.936ns  (logic 0.611ns (10.294%)  route 5.325ns (89.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 197.878 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 98.430 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.546    98.430    hazard_unit/clock
    SLICE_X40Y25         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459    98.889 f  hazard_unit/state_reg[1]/Q
                         net (fo=14, routed)          2.079   100.968    hazard_unit/control_state[1]
    SLICE_X47Y29         LUT4 (Prop_lut4_I3_O)        0.152   101.120 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=87, routed)          3.246   104.366    pipeline/id_ex_register/stall
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.447   197.878    pipeline/id_ex_register/clock
    SLICE_X56Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[18]/C
                         clock pessimism              0.533   198.411    
                         clock uncertainty           -0.322   198.090    
    SLICE_X56Y15         FDRE (Setup_fdre_C_R)       -0.726   197.364    pipeline/id_ex_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                        197.364    
                         arrival time                        -104.366    
  -------------------------------------------------------------------
                         slack                                 92.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.247ns (49.909%)  route 0.248ns (50.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.248    -0.133    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.099    -0.034 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.034    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.432    -0.495    
                         clock uncertainty            0.322    -0.173    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091    -0.082    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.731%)  route 0.322ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X38Y22         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.322    -0.049    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/id_ex_register/clock
    SLICE_X39Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.413    -0.511    
                         clock uncertainty            0.322    -0.189    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.070    -0.119    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[22][0]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[22][0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.296%)  route 0.314ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.167    99.633 r  pipeline/reg_file/reg_file_reg[22][0]/Q
                         net (fo=3, routed)           0.314    99.947    pipeline/reg_file/reg_file_reg_n_0_[22][0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.045    99.992 r  pipeline/reg_file/reg_file[22][0]_i_1/O
                         net (fo=1, routed)           0.000    99.992    pipeline/reg_file/reg_file[22][0]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.821    99.067    pipeline/reg_file/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism              0.399    99.466    
                         clock uncertainty            0.322    99.788    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.125    99.913    pipeline/reg_file/reg_file_reg[22][0]
  -------------------------------------------------------------------
                         required time                        -99.913    
                         arrival time                          99.992    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[28][7]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[28][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.115%)  route 0.310ns (61.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 99.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.555    99.467    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.146    99.613 r  pipeline/reg_file/reg_file_reg[28][7]/Q
                         net (fo=3, routed)           0.310    99.923    pipeline/reg_file/reg_file_reg_n_0_[28][7]
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.045    99.968 r  pipeline/reg_file/reg_file[28][7]_i_1/O
                         net (fo=1, routed)           0.000    99.968    pipeline/reg_file/reg_file[28][7]_i_1_n_0
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.823    99.069    pipeline/reg_file/clock
    SLICE_X29Y19         FDRE                                         r  pipeline/reg_file/reg_file_reg[28][7]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.467    
                         clock uncertainty            0.322    99.789    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.099    99.888    pipeline/reg_file/reg_file_reg[28][7]
  -------------------------------------------------------------------
                         required time                        -99.888    
                         arrival time                          99.968    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.207ns (31.695%)  route 0.446ns (68.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.563    -0.525    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X38Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][5]/Q
                         net (fo=6, routed)           0.177    -0.185    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[5]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.043    -0.142 r  pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1/O
                         net (fo=1, routed)           0.269     0.128    pipeline/memory_stage/sf_reg_file/stack_ptr[5]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y5          FDRE                                         r  pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]/C
                         clock pessimism              0.661    -0.261    
                         clock uncertainty            0.322     0.061    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)        -0.018     0.043    pipeline/memory_stage/sf_reg_file/stack_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.491%)  route 0.369ns (66.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X31Y12         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[7][5]/Q
                         net (fo=4, routed)           0.369    -0.018    pipeline/memory_stage/sf_reg_file/z_intermediate[13]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.027 r  pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.027    pipeline/memory_stage/sf_reg_file/z_ptr[13]_i_1_n_0
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X30Y11         FDRE                                         r  pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]/C
                         clock pessimism              0.413    -0.511    
                         clock uncertainty            0.322    -0.189    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.131    -0.058    pipeline/memory_stage/sf_reg_file/z_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][5]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.620%)  route 0.317ns (62.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 99.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 99.468 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.556    99.468    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.146    99.614 r  pipeline/reg_file/reg_file_reg[7][5]/Q
                         net (fo=3, routed)           0.317    99.930    pipeline/reg_file/reg_file_reg_n_0_[7][5]
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.045    99.975 r  pipeline/reg_file/reg_file[7][5]_i_1/O
                         net (fo=1, routed)           0.000    99.975    pipeline/reg_file/reg_file[7][5]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.824    99.070    pipeline/reg_file/clock
    SLICE_X41Y18         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.468    
                         clock uncertainty            0.322    99.790    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.099    99.889    pipeline/reg_file/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                        -99.889    
                         arrival time                          99.975    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.963%)  route 0.327ns (61.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/mem_wb_register/clock
    SLICE_X50Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  pipeline/mem_wb_register/ret_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.327    -0.036    pipeline/fetch_stage/input_mux/ret_addr[8]
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.009 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.009    pipeline/fetch_stage/prog_cntr/load_value[8]
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.827    -0.927    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                         clock pessimism              0.432    -0.495    
                         clock uncertainty            0.322    -0.173    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.092    -0.081    pipeline/fetch_stage/prog_cntr/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.497%)  route 0.281ns (52.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/Q
                         net (fo=6, routed)           0.155    -0.208    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[4]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.163 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2/O
                         net (fo=2, routed)           0.126    -0.036    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.009 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    pipeline/memory_stage/sf_reg_file/sfr_array[0][4]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]/C
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.322    -0.204    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.121    -0.083    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.254ns (47.559%)  route 0.280ns (52.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/Q
                         net (fo=6, routed)           0.106    -0.256    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.211 f  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2/O
                         net (fo=2, routed)           0.174    -0.037    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_2_n_0
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.008    pipeline/memory_stage/sf_reg_file/sfr_array[0][2]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X34Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]/C
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.322    -0.204    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120    -0.084    pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       38.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.547ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        10.647ns  (logic 3.669ns (34.459%)  route 6.978ns (65.541%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.333ns = ( 148.667 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.783   148.667    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.539 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.604    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   152.029 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.184   156.213    mem_buffer/main_mem_dout[7]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124   156.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           1.462   157.799    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X37Y14         LUT6 (Prop_lut6_I3_O)        0.124   157.923 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.268   159.190    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   159.314 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   159.314    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.031   197.862    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.862    
                         arrival time                        -159.314    
  -------------------------------------------------------------------
                         slack                                 38.547    

Slack (MET) :             39.755ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.624ns  (logic 3.669ns (38.125%)  route 5.955ns (61.875%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.201   155.045    mem_buffer/main_mem_dout[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.169 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.147   156.316    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124   156.440 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.542   157.981    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   158.105 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   158.105    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.029   197.860    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.860    
                         arrival time                        -158.105    
  -------------------------------------------------------------------
                         slack                                 39.755    

Slack (MET) :             39.978ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.397ns  (logic 2.950ns (31.392%)  route 6.447ns (68.608%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.245   154.176    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.300 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.903   155.203    mem_buffer/frame_buf_douta[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124   155.327 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.765   156.092    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.216 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.534   157.750    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.874    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.874    
  -------------------------------------------------------------------
                         slack                                 39.978    

Slack (MET) :             40.253ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        9.150ns  (logic 3.484ns (38.078%)  route 5.666ns (61.922%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.273   153.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124   153.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   153.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   153.690 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.419   155.109    mem_buffer/prog_mem_doutb[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.316   155.425 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.844   156.269    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.393 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.130   157.523    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.647 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   157.647    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.077   197.900    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.900    
                         arrival time                        -157.647    
  -------------------------------------------------------------------
                         slack                                 40.253    

Slack (MET) :             40.537ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.869ns  (logic 3.484ns (39.281%)  route 5.385ns (60.719%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.988   152.939    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[6]
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.124   153.063 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.063    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y16         MUXF7 (Prop_muxf7_I0_O)      0.241   153.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X50Y16         MUXF8 (Prop_muxf8_I0_O)      0.098   153.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.374   154.776    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.319   155.095 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.983   156.078    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.202 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.040   157.242    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.366 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   157.366    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.081   197.904    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.904    
                         arrival time                        -157.366    
  -------------------------------------------------------------------
                         slack                                 40.537    

Slack (MET) :             40.605ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.754ns  (logic 3.453ns (39.443%)  route 5.301ns (60.557%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.027   152.973    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[109]
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.124   153.097 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   153.097    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   153.314 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   153.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.446   154.854    mem_buffer/prog_mem_doutb[5]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.316   155.170 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.149   156.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.679   157.122    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.246 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   157.246    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.246    
  -------------------------------------------------------------------
                         slack                                 40.605    

Slack (MET) :             40.751ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.626ns  (logic 2.950ns (34.200%)  route 5.676ns (65.800%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.995   153.926    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][3]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.050 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.895   154.945    mem_buffer/frame_buf_douta[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124   155.069 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.834   155.903    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.027 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951   156.978    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.102 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   157.102    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.031   197.854    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -157.102    
  -------------------------------------------------------------------
                         slack                                 40.751    

Slack (MET) :             40.752ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.630ns  (logic 3.669ns (42.516%)  route 4.961ns (57.484%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.068   154.900    mem_buffer/main_mem_dout[4]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.024 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.022   156.046    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.170 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.805   156.975    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.099 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.099    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.099    
  -------------------------------------------------------------------
                         slack                                 40.752    

Slack (MET) :             41.363ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.949ns  (logic 2.826ns (35.552%)  route 5.123ns (64.448%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.950   152.875    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   152.999 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.426   154.425    mem_buffer/frame_buf_douta[8]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.124   154.549 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.854   155.403    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.124   155.527 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.893   156.420    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.047   197.784    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.784    
                         arrival time                        -156.420    
  -------------------------------------------------------------------
                         slack                                 41.363    

Slack (MET) :             41.458ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.927ns  (logic 3.056ns (38.550%)  route 4.871ns (61.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.614   153.540    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   153.664 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.284   154.948    mem_buffer/frame_buf_douta[9]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.152   155.100 r  mem_buffer/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.973   156.073    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[1]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.326   156.399 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[1]_INST_0/O
                         net (fo=1, routed)           0.000   156.399    pipeline/mem_wb_register/data_top_in[1]
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.031   197.857    pipeline/mem_wb_register/data_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.857    
                         arrival time                        -156.399    
  -------------------------------------------------------------------
                         slack                                 41.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.271     0.376    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.072     0.277    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.271     0.374    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.066     0.271    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.585ns (67.211%)  route 0.285ns (32.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.285     0.391    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.072     0.274    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.585ns (66.076%)  route 0.300ns (33.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.300     0.404    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.063     0.264    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.585ns (64.275%)  route 0.325ns (35.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.325     0.430    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.070     0.275    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.585ns (64.701%)  route 0.319ns (35.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.319     0.422    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     0.266    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.766%)  route 0.332ns (36.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.332     0.436    pipeline/mem_wb_register/ret_addr_in[9]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.076     0.278    pipeline/mem_wb_register/ret_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.806%)  route 0.332ns (36.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.332     0.437    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.075     0.277    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.585ns (64.539%)  route 0.321ns (35.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.321     0.427    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.053     0.254    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.585ns (63.304%)  route 0.339ns (36.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.339     0.442    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     0.263    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       38.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.547ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        10.647ns  (logic 3.669ns (34.459%)  route 6.978ns (65.541%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.333ns = ( 148.667 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.783   148.667    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.539 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.604    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   152.029 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           4.184   156.213    mem_buffer/main_mem_dout[7]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124   156.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           1.462   157.799    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X37Y14         LUT6 (Prop_lut6_I3_O)        0.124   157.923 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.268   159.190    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   159.314 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   159.314    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.031   197.862    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.862    
                         arrival time                        -159.314    
  -------------------------------------------------------------------
                         slack                                 38.547    

Slack (MET) :             39.755ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.624ns  (logic 3.669ns (38.125%)  route 5.955ns (61.875%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.201   155.045    mem_buffer/main_mem_dout[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.169 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.147   156.316    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124   156.440 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.542   157.981    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.124   158.105 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   158.105    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)        0.029   197.860    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.860    
                         arrival time                        -158.105    
  -------------------------------------------------------------------
                         slack                                 39.755    

Slack (MET) :             39.978ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.397ns  (logic 2.950ns (31.392%)  route 6.447ns (68.608%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.245   154.176    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.300 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.903   155.203    mem_buffer/frame_buf_douta[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124   155.327 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.765   156.092    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.216 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.534   157.750    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.874    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.874    
  -------------------------------------------------------------------
                         slack                                 39.978    

Slack (MET) :             40.253ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        9.150ns  (logic 3.484ns (38.078%)  route 5.666ns (61.922%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.273   153.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124   153.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   153.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   153.690 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.419   155.109    mem_buffer/prog_mem_doutb[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I2_O)        0.316   155.425 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.844   156.269    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.393 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.130   157.523    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.647 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   157.647    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.077   197.900    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.900    
                         arrival time                        -157.647    
  -------------------------------------------------------------------
                         slack                                 40.253    

Slack (MET) :             40.537ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.869ns  (logic 3.484ns (39.281%)  route 5.385ns (60.719%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.988   152.939    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[6]
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.124   153.063 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   153.063    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y16         MUXF7 (Prop_muxf7_I0_O)      0.241   153.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X50Y16         MUXF8 (Prop_muxf8_I0_O)      0.098   153.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.374   154.776    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.319   155.095 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.983   156.078    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.202 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.040   157.242    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.366 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   157.366    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X30Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.081   197.904    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.904    
                         arrival time                        -157.366    
  -------------------------------------------------------------------
                         slack                                 40.537    

Slack (MET) :             40.605ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.754ns  (logic 3.453ns (39.443%)  route 5.301ns (60.557%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.027   152.973    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[109]
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.124   153.097 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   153.097    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   153.314 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   153.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.446   154.854    mem_buffer/prog_mem_doutb[5]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.316   155.170 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.149   156.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.679   157.122    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.246 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   157.246    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X31Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.246    
  -------------------------------------------------------------------
                         slack                                 40.605    

Slack (MET) :             40.751ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.626ns  (logic 2.950ns (34.200%)  route 5.676ns (65.800%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.523ns = ( 148.477 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.592   148.477    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.931 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.995   153.926    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][3]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124   154.050 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.895   154.945    mem_buffer/frame_buf_douta[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124   155.069 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.834   155.903    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.027 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951   156.978    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.102 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   157.102    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X33Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.031   197.854    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -157.102    
  -------------------------------------------------------------------
                         slack                                 40.751    

Slack (MET) :             40.752ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.630ns  (logic 3.669ns (42.516%)  route 4.961ns (57.484%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 197.869 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.068   154.900    mem_buffer/main_mem_dout[4]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124   155.024 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.022   156.046    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124   156.170 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.805   156.975    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.124   157.099 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.099    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.438   197.869    pipeline/mem_wb_register/clock
    SLICE_X32Y16         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.237    
                         clock uncertainty           -0.415   197.823    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029   197.852    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.852    
                         arrival time                        -157.099    
  -------------------------------------------------------------------
                         slack                                 40.752    

Slack (MET) :             41.363ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.949ns  (logic 2.826ns (35.552%)  route 5.123ns (64.448%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 197.877 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.950   152.875    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   152.999 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.426   154.425    mem_buffer/frame_buf_douta[8]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.124   154.549 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.854   155.403    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.124   155.527 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.893   156.420    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.446   197.877    pipeline/mem_wb_register/clock
    SLICE_X55Y15         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.368   198.245    
                         clock uncertainty           -0.415   197.831    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.047   197.784    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.784    
                         arrival time                        -156.420    
  -------------------------------------------------------------------
                         slack                                 41.363    

Slack (MET) :             41.458ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.927ns  (logic 3.056ns (38.550%)  route 4.871ns (61.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   150.926 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.614   153.540    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_1[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124   153.664 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.284   154.948    mem_buffer/frame_buf_douta[9]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.152   155.100 r  mem_buffer/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.973   156.073    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[1]
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.326   156.399 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[1]_INST_0/O
                         net (fo=1, routed)           0.000   156.399    pipeline/mem_wb_register/data_top_in[1]
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.031   197.857    pipeline/mem_wb_register/data_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.857    
                         arrival time                        -156.399    
  -------------------------------------------------------------------
                         slack                                 41.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.271     0.376    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.072     0.277    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.585ns (68.329%)  route 0.271ns (31.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.271     0.374    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.066     0.271    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.585ns (67.211%)  route 0.285ns (32.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.285     0.391    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.072     0.274    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.585ns (66.076%)  route 0.300ns (33.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.300     0.404    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.063     0.264    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.585ns (64.275%)  route 0.325ns (35.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.325     0.430    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.070     0.275    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.585ns (64.701%)  route 0.319ns (35.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.319     0.422    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     0.266    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.766%)  route 0.332ns (36.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.332     0.436    pipeline/mem_wb_register/ret_addr_in[9]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[9]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.076     0.278    pipeline/mem_wb_register/ret_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.585ns (63.806%)  route 0.332ns (36.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.332     0.437    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.829    -0.925    pipeline/mem_wb_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.075     0.277    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.585ns (64.539%)  route 0.321ns (35.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.321     0.427    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.828    -0.926    pipeline/mem_wb_register/clock
    SLICE_X54Y31         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.053     0.254    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.585ns (63.304%)  route 0.339ns (36.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.339     0.442    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.830    -0.924    pipeline/mem_wb_register/clock
    SLICE_X52Y33         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     0.263    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :          121  Failing Endpoints,  Worst Slack       -3.628ns,  Total Violation      -43.401ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.806ns,  Total Violation       -1.573ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        6.236ns  (logic 1.710ns (27.424%)  route 4.526ns (72.576%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 201.169 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.614   204.683    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512   201.169    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.537    
                         clock uncertainty           -0.442   201.095    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)       -0.040   201.055    <hidden>
  -------------------------------------------------------------------
                         required time                        201.055    
                         arrival time                        -204.683    
  -------------------------------------------------------------------
                         slack                                 -3.628    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        5.622ns  (logic 1.710ns (30.417%)  route 3.912ns (69.583%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 201.170 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000   204.069    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.513   201.170    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.538    
                         clock uncertainty           -0.442   201.096    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.032   201.128    <hidden>
  -------------------------------------------------------------------
                         required time                        201.128    
                         arrival time                        -204.069    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.565ns  (logic 0.518ns (14.532%)  route 3.047ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560   198.444    pipeline/if_id_register/clock
    SLICE_X54Y18         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518   198.962 r  pipeline/if_id_register/instruction_out_reg[0]/Q
                         net (fo=33, routed)          3.047   202.009    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.442   201.011    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.067   200.944    <hidden>
  -------------------------------------------------------------------
                         required time                        200.944    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.560ns  (logic 0.456ns (12.810%)  route 3.104ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 201.101 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           3.104   202.009    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.444   201.101    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.469    
                         clock uncertainty           -0.442   201.027    
    SLICE_X14Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.975    <hidden>
  -------------------------------------------------------------------
                         required time                        200.975    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.432ns  (logic 0.518ns (15.094%)  route 2.914ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/if_id_register/clock
    SLICE_X54Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518   198.964 r  pipeline/if_id_register/instruction_out_reg[1]/Q
                         net (fo=27, routed)          2.914   201.878    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.442   201.011    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.081   200.930    <hidden>
  -------------------------------------------------------------------
                         required time                        200.930    
                         arrival time                        -201.878    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.791ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@503.226ns - core_clk_clk_gen fall@500.000ns)
  Data Path Delay:        3.411ns  (logic 0.935ns (27.408%)  route 2.476ns (72.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 501.098 - 503.226 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( 498.434 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    500.000   500.000 f  
    R2                                                0.000   500.000 f  clk100M (IN)
                         net (fo=0)                   0.000   500.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   500.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   495.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   496.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   496.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.550   498.434    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.459   498.893 f  hazard_unit/state_reg[2]/Q
                         net (fo=15, routed)          1.219   500.113    hazard_unit/control_state[2]
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.150   500.263 r  hazard_unit/new_inst_word[1]_INST_0/O
                         net (fo=6, routed)           1.257   501.520    <hidden>
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.326   501.846 r  <hidden>
                         net (fo=1, routed)           0.000   501.846    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    503.226   503.226 r  
    R2                                                0.000   503.226 r  clk100M (IN)
                         net (fo=0)                   0.000   503.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   504.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   505.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   497.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   499.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   499.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   501.098    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   501.466    
                         clock uncertainty           -0.442   501.024    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031   501.055    <hidden>
  -------------------------------------------------------------------
                         required time                        501.055    
                         arrival time                        -501.846    
  -------------------------------------------------------------------
                         slack                                 -0.791    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.213ns  (logic 0.456ns (14.192%)  route 2.757ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 201.088 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           2.757   201.663    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.431   201.088    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.456    
                         clock uncertainty           -0.442   201.014    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.061   200.953    <hidden>
  -------------------------------------------------------------------
                         required time                        200.953    
                         arrival time                        -201.663    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.206ns  (logic 0.456ns (14.222%)  route 2.750ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 201.100 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[3]/Q
                         net (fo=42, routed)          2.750   201.650    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.443   201.100    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.468    
                         clock uncertainty           -0.442   201.026    
    SLICE_X56Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   200.979    <hidden>
  -------------------------------------------------------------------
                         required time                        200.979    
                         arrival time                        -201.650    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.299ns  (logic 0.610ns (18.492%)  route 2.689ns (81.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X51Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456   198.902 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          2.689   201.591    <hidden>
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.154   201.745 r  <hidden>
                         net (fo=1, routed)           0.000   201.745    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   201.099    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.075   201.100    <hidden>
  -------------------------------------------------------------------
                         required time                        201.100    
                         arrival time                        -201.745    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.460%)  route 2.932ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 201.106 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[2]/Q
                         net (fo=42, routed)          2.932   201.831    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.449   201.106    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.474    
                         clock uncertainty           -0.442   201.032    
    SLICE_X52Y38         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.191    <hidden>
  -------------------------------------------------------------------
                         required time                        201.191    
                         arrival time                        -201.831    
  -------------------------------------------------------------------
                         slack                                 -0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.806ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.619    -0.469    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X56Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.337    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.806    

Slack (VIOLATED) :        -0.767ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.026ns (2.315%)  route 1.097ns (97.685%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.611    -0.477    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.820    -0.934    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.222    
                         clock uncertainty            0.442     0.220    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.272ns (28.395%)  route 0.686ns (71.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/if_id_register/clock
    SLICE_X57Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  pipeline/if_id_register/instruction_out_reg[8]/Q
                         net (fo=72, routed)          0.435     0.034    pipeline/decode_stage/branch_resolver/operation[8]
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.099     0.133 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.251     0.385    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000     0.430    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.859    -0.895    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.183    
                         clock uncertainty            0.442     0.259    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.092     0.351    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.128ns (14.201%)  route 0.773ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.773     0.370    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.442     0.222    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.035     0.257    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.992%)  route 0.777ns (84.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/if_id_register/instruction_out_reg[11]/Q
                         net (fo=23, routed)          0.777     0.396    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.277    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.437%)  route 0.814ns (81.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.814     0.426    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.043     0.469 r  <hidden>
                         net (fo=1, routed)           0.000     0.469    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.442     0.226    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.107     0.333    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  pipeline/if_id_register/instruction_out_reg[17]/Q
                         net (fo=15, routed)          0.786     0.388    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.819    -0.935    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.223    
                         clock uncertainty            0.442     0.219    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.016     0.235    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.063%)  route 0.852ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[30]/Q
                         net (fo=4, routed)           0.852     0.449    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.442     0.222    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.037     0.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.128ns (12.776%)  route 0.874ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/if_id_register/clock
    SLICE_X47Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  pipeline/if_id_register/instruction_out_reg[14]/Q
                         net (fo=71, routed)          0.874     0.472    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.282    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.128ns (12.573%)  route 0.890ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.890     0.487    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.442     0.228    
    SLICE_X30Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.291    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.086ns (17.321%)  route 5.184ns (82.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns = ( 7.556 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.639     4.707    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.448     7.556    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.090    
                         clock uncertainty           -0.185     7.905    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.408     7.497    <hidden>
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.086ns (17.705%)  route 5.048ns (82.295%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.503     4.571    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.086ns (17.729%)  route 5.040ns (82.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.553    -1.563    <hidden>
    SLICE_X55Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.144 r  <hidden>
                         net (fo=205, routed)         1.355     0.212    <hidden>
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.299     0.511 f  <hidden>
                         net (fo=8, routed)           1.406     1.917    <hidden>
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.041 f  <hidden>
                         net (fo=10, routed)          1.204     3.244    <hidden>
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.368 r  <hidden>
                         net (fo=15, routed)          0.580     3.948    <hidden>
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.120     4.068 r  <hidden>
                         net (fo=13, routed)          0.495     4.563    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438     7.546    <hidden>
    SLICE_X41Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.453     7.999    
                         clock uncertainty           -0.185     7.814    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.408     7.406    <hidden>
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.528    
                         clock uncertainty            0.185    -0.343    
    SLICE_X38Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.560    -0.528    <hidden>
    SLICE_X38Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.196 r  <hidden>
                         net (fo=2, routed)           0.000    -0.196    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X38Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.398    -0.528    
                         clock uncertainty            0.185    -0.343    
    SLICE_X38Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.226    <hidden>
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y12         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
                         clock pessimism              0.400    -0.536    
                         clock uncertainty            0.185    -0.351    
    SLICE_X34Y27         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.234    <hidden>
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.552    -0.536    <hidden>
    SLICE_X34Y27         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.204 r  <hidden>
                         net (fo=2, routed)           0.000    -0.204    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.818    -0.936    <hidden>
    SLICE_X34Y27         SRL16E                                       r  <hidden>
                         clock pessimism              0.400    -0.536    
                         clock uncertainty            0.185    -0.351    
    SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.234    <hidden>
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.561    -0.527    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=1, routed)           0.000    -0.195    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X34Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X34Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.562    -0.526    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.194 r  <hidden>
                         net (fo=1, routed)           0.000    -0.194    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.831    -0.923    <hidden>
    SLICE_X38Y40         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.526    
                         clock uncertainty            0.185    -0.341    
    SLICE_X38Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.224    <hidden>
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :           22  Failing Endpoints,  Worst Slack       -4.501ns,  Total Violation      -83.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.256ns  (logic 2.875ns (54.703%)  route 2.381ns (45.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.844   253.746    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.235   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.746    
  -------------------------------------------------------------------
                         slack                                 -4.501    

Slack (VIOLATED) :        -4.349ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.096ns  (logic 2.875ns (56.416%)  route 2.221ns (43.584%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.685   253.586    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.242   249.238    <hidden>
  -------------------------------------------------------------------
                         required time                        249.238    
                         arrival time                        -253.586    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.308ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.080ns  (logic 2.917ns (57.419%)  route 2.163ns (42.581%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.825   252.777    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.901    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241   253.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   253.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098   253.240 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.338   253.578    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)       -0.211   249.271    <hidden>
  -------------------------------------------------------------------
                         required time                        249.271    
                         arrival time                        -253.578    
  -------------------------------------------------------------------
                         slack                                 -4.308    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.863ns  (logic 2.927ns (60.183%)  route 1.936ns (39.817%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I1_O)      0.245   252.920 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.920    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.104   253.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.337   253.360    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.235   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.360    
  -------------------------------------------------------------------
                         slack                                 -4.116    

Slack (VIOLATED) :        -4.099ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.844ns  (logic 2.875ns (59.349%)  route 1.969ns (40.651%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 249.482 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.631   252.575    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[5]
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.699 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.699    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I0_O)      0.209   252.908 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.908    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   252.996 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.338   253.334    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438   249.482    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.850    
                         clock uncertainty           -0.373   249.478    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.242   249.236    <hidden>
  -------------------------------------------------------------------
                         required time                        249.236    
                         arrival time                        -253.334    
  -------------------------------------------------------------------
                         slack                                 -4.099    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.820ns  (logic 2.880ns (59.748%)  route 1.940ns (40.252%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.506ns = ( 248.494 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.610   248.494    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454   250.948 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.594   252.542    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[8]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.666 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.214   252.880 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.347   253.314    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.235   249.247    <hidden>
  -------------------------------------------------------------------
                         required time                        249.247    
                         arrival time                        -253.314    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.787ns  (logic 2.884ns (60.244%)  route 1.903ns (39.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.689   252.641    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[7]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124   252.765 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.765    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212   252.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   253.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.214   253.285    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.437   249.481    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)       -0.232   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -253.285    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.767ns  (logic 2.927ns (61.397%)  route 1.840ns (38.603%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.493   252.444    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[3]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.568 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   252.917 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.347   253.264    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.373   249.480    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)       -0.205   249.275    <hidden>
  -------------------------------------------------------------------
                         required time                        249.275    
                         arrival time                        -253.264    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.732ns  (logic 2.923ns (61.765%)  route 1.809ns (38.235%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[4]
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I1_O)      0.247   252.922 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.922    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.210   253.229    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.373   249.482    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)       -0.235   249.247    <hidden>
  -------------------------------------------------------------------
                         required time                        249.247    
                         arrival time                        -253.229    
  -------------------------------------------------------------------
                         slack                                 -3.983    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        4.735ns  (logic 2.927ns (61.816%)  route 1.808ns (38.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.596   252.547    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[10]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.671 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.671    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.916 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.916    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=3, routed)           0.212   253.232    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.205   249.276    <hidden>
  -------------------------------------------------------------------
                         required time                        249.276    
                         arrival time                        -253.232    
  -------------------------------------------------------------------
                         slack                                 -3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.281ns (30.249%)  route 0.648ns (69.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.648     0.259    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.377 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.399 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.000     0.399    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.221ns (24.568%)  route 0.679ns (75.432%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.679     0.288    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y19         MUXF8 (Prop_muxf8_S_O)       0.080     0.368 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.000     0.368    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.827    -0.927    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.373     0.158    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.100     0.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.221ns (24.074%)  route 0.697ns (75.926%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.697     0.307    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y22         MUXF8 (Prop_muxf8_S_O)       0.080     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.000     0.387    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.373     0.154    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.100     0.254    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.273ns (28.475%)  route 0.686ns (71.525%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.686     0.318    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y20         MUXF7 (Prop_muxf7_S_O)       0.090     0.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.408    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.427 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.000     0.427    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.373     0.157    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.130     0.287    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.267ns (27.445%)  route 0.706ns (72.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.706     0.317    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.362    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.424    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I1_O)      0.019     0.443 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.000     0.443    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.222ns (26.114%)  route 0.628ns (73.886%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.375    -0.015    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y20         MUXF8 (Prop_muxf8_S_O)       0.081     0.066 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.253     0.319    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.007     0.163    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.545%)  route 0.708ns (72.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.708     0.316    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.361    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.064     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.425    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.444 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.000     0.444    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.130     0.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.267ns (28.032%)  route 0.685ns (71.968%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.296    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.341    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     0.403 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.403    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.019     0.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.000     0.422    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.281ns (28.487%)  route 0.705ns (71.513%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.705     0.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.359    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.073     0.432 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.432    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.022     0.454 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.000     0.454    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.373     0.159    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.130     0.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.280ns (29.399%)  route 0.672ns (70.601%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.672     0.305    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X51Y21         MUXF7 (Prop_muxf7_S_O)       0.093     0.398 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.398    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.000     0.421    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       31.681ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.437%)  route 0.622ns (56.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.622     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 31.681    

Slack (MET) :             31.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.486%)  route 0.591ns (58.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y31         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.722    

Slack (MET) :             31.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.093%)  route 0.631ns (54.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.631     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 31.806    

Slack (MET) :             31.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.760%)  route 0.610ns (57.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y31         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.841    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.885%)  route 0.494ns (54.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.494     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y30         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 31.906    

Slack (MET) :             31.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X54Y42         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 31.988    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.684%)  route 0.444ns (49.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.005    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :          118  Failing Endpoints,  Worst Slack       -3.601ns,  Total Violation      -40.098ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.779ns,  Total Violation       -1.518ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        6.236ns  (logic 1.710ns (27.424%)  route 4.526ns (72.576%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 201.169 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.614   204.683    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512   201.169    <hidden>
    SLICE_X58Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.537    
                         clock uncertainty           -0.415   201.122    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)       -0.040   201.082    <hidden>
  -------------------------------------------------------------------
                         required time                        201.082    
                         arrival time                        -204.683    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        5.622ns  (logic 1.710ns (30.417%)  route 3.912ns (69.583%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 201.170 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.563   198.447    pipeline/ex_mem_register/clock
    SLICE_X55Y16         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.419   198.866 r  pipeline/ex_mem_register/data_bot_out_reg[7]/Q
                         net (fo=5, routed)           0.975   199.842    pipeline/execute_stage/alu_mux/ex_mem_bot[7]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.299   200.141 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.320   200.461    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124   200.585 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0/O
                         net (fo=1, routed)           0.303   200.888    pipeline/execute_stage/alu_data_in_top[7]
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124   201.012 r  pipeline/execute_stage/alu_i_1/O
                         net (fo=18, routed)          0.440   201.452    pipeline/execute_stage/alu/shifter/primary_operand[7]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124   201.576 r  pipeline/execute_stage/alu/shifter/flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291   201.867    pipeline/execute_stage/alu/shifter_n_0
    SLICE_X57Y15         LUT2 (Prop_lut2_I0_O)        0.124   201.991 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.292   202.284    pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_2_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.408 r  pipeline/execute_stage/alu/alu_flags[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.149   202.557    pipeline/execute_stage_n_0
    SLICE_X57Y14         LUT2 (Prop_lut2_I0_O)        0.124   202.681 r  pipeline/decode_stage_i_1/O
                         net (fo=1, routed)           0.378   203.059    pipeline/decode_stage/branch_resolver/flags[2]
    SLICE_X59Y14         LUT6 (Prop_lut6_I1_O)        0.124   203.183 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.762   203.945    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124   204.069 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000   204.069    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.513   201.170    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.538    
                         clock uncertainty           -0.415   201.123    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.032   201.155    <hidden>
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                        -204.069    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.565ns  (logic 0.518ns (14.532%)  route 3.047ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560   198.444    pipeline/if_id_register/clock
    SLICE_X54Y18         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518   198.962 r  pipeline/if_id_register/instruction_out_reg[0]/Q
                         net (fo=33, routed)          3.047   202.009    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.415   201.038    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.067   200.971    <hidden>
  -------------------------------------------------------------------
                         required time                        200.971    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.560ns  (logic 0.456ns (12.810%)  route 3.104ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 201.101 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           3.104   202.009    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.444   201.101    <hidden>
    SLICE_X14Y34         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.469    
                         clock uncertainty           -0.415   201.054    
    SLICE_X14Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   201.002    <hidden>
  -------------------------------------------------------------------
                         required time                        201.002    
                         arrival time                        -202.009    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.432ns  (logic 0.518ns (15.094%)  route 2.914ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 201.085 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/if_id_register/clock
    SLICE_X54Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518   198.964 r  pipeline/if_id_register/instruction_out_reg[1]/Q
                         net (fo=27, routed)          2.914   201.878    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.428   201.085    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.453    
                         clock uncertainty           -0.415   201.038    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.081   200.957    <hidden>
  -------------------------------------------------------------------
                         required time                        200.957    
                         arrival time                        -201.878    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@503.226ns - core_clk_clk_gen_1 fall@500.000ns)
  Data Path Delay:        3.411ns  (logic 0.935ns (27.408%)  route 2.476ns (72.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 501.098 - 503.226 ) 
    Source Clock Delay      (SCD):    -1.566ns = ( 498.434 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    500.000   500.000 f  
    R2                                                0.000   500.000 f  clk100M (IN)
                         net (fo=0)                   0.000   500.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   500.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   495.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   496.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   496.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.550   498.434    hazard_unit/clock
    SLICE_X47Y27         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.459   498.893 f  hazard_unit/state_reg[2]/Q
                         net (fo=15, routed)          1.219   500.113    hazard_unit/control_state[2]
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.150   500.263 r  hazard_unit/new_inst_word[1]_INST_0/O
                         net (fo=6, routed)           1.257   501.520    <hidden>
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.326   501.846 r  <hidden>
                         net (fo=1, routed)           0.000   501.846    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    503.226   503.226 r  
    R2                                                0.000   503.226 r  clk100M (IN)
                         net (fo=0)                   0.000   503.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   504.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   505.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   497.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   499.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   499.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   501.098    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   501.466    
                         clock uncertainty           -0.415   501.051    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031   501.082    <hidden>
  -------------------------------------------------------------------
                         required time                        501.082    
                         arrival time                        -501.846    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.213ns  (logic 0.456ns (14.192%)  route 2.757ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 201.088 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 198.449 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.565   198.449    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456   198.905 r  pipeline/if_id_register/instruction_out_reg[20]/Q
                         net (fo=8, routed)           2.757   201.663    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.431   201.088    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.456    
                         clock uncertainty           -0.415   201.041    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.061   200.980    <hidden>
  -------------------------------------------------------------------
                         required time                        200.980    
                         arrival time                        -201.663    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.206ns  (logic 0.456ns (14.222%)  route 2.750ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 201.100 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[3]/Q
                         net (fo=42, routed)          2.750   201.650    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.443   201.100    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.468    
                         clock uncertainty           -0.415   201.053    
    SLICE_X56Y31         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   201.006    <hidden>
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -201.650    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.299ns  (logic 0.610ns (18.492%)  route 2.689ns (81.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 198.446 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.562   198.446    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X51Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456   198.902 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          2.689   201.591    <hidden>
    SLICE_X40Y35         LUT3 (Prop_lut3_I1_O)        0.154   201.745 r  <hidden>
                         net (fo=1, routed)           0.000   201.745    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   201.099    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.075   201.127    <hidden>
  -------------------------------------------------------------------
                         required time                        201.127    
                         arrival time                        -201.745    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/data_top_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.388ns  (logic 0.456ns (13.460%)  route 2.932ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 201.106 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.557ns = ( 198.443 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.559   198.443    pipeline/mem_wb_register/clock
    SLICE_X44Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456   198.899 r  pipeline/mem_wb_register/data_top_out_reg[2]/Q
                         net (fo=42, routed)          2.932   201.831    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.449   201.106    <hidden>
    SLICE_X52Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.474    
                         clock uncertainty           -0.415   201.059    
    SLICE_X52Y38         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.218    <hidden>
  -------------------------------------------------------------------
                         required time                        201.218    
                         arrival time                        -201.831    
  -------------------------------------------------------------------
                         slack                                 -0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.779ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.619    -0.469    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X56Y31         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X56Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.310    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.740ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.026ns (2.315%)  route 1.097ns (97.685%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.611    -0.477    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.820    -0.934    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.222    
                         clock uncertainty            0.415     0.193    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.070     0.263    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.272ns (28.395%)  route 0.686ns (71.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/if_id_register/clock
    SLICE_X57Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  pipeline/if_id_register/instruction_out_reg[8]/Q
                         net (fo=72, routed)          0.435     0.034    pipeline/decode_stage/branch_resolver/operation[8]
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.099     0.133 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.251     0.385    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.430 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=6, routed)           0.000     0.430    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.859    -0.895    <hidden>
    SLICE_X59Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.183    
                         clock uncertainty            0.415     0.232    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.092     0.324    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.128ns (14.201%)  route 0.773ns (85.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.773     0.370    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.415     0.195    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.035     0.230    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.148ns (15.992%)  route 0.777ns (84.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/if_id_register/clock
    SLICE_X56Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  pipeline/if_id_register/instruction_out_reg[11]/Q
                         net (fo=23, routed)          0.777     0.396    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.250    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.437%)  route 0.814ns (81.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.814     0.426    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.043     0.469 r  <hidden>
                         net (fo=1, routed)           0.000     0.469    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.415     0.199    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.107     0.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (14.001%)  route 0.786ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/if_id_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  pipeline/if_id_register/instruction_out_reg[17]/Q
                         net (fo=15, routed)          0.786     0.388    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.819    -0.935    <hidden>
    SLICE_X33Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.223    
                         clock uncertainty            0.415     0.192    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.016     0.208    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.063%)  route 0.852ns (86.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[30]/Q
                         net (fo=4, routed)           0.852     0.449    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.822    -0.932    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.220    
                         clock uncertainty            0.415     0.195    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.037     0.232    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.128ns (12.776%)  route 0.874ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/if_id_register/clock
    SLICE_X47Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  pipeline/if_id_register/instruction_out_reg[14]/Q
                         net (fo=71, routed)          0.874     0.472    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X10Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X10Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.255    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.128ns (12.573%)  route 0.890ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.557    -0.531    pipeline/if_id_register/clock
    SLICE_X51Y20         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  pipeline/if_id_register/instruction_out_reg[31]/Q
                         net (fo=4, routed)           0.890     0.487    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X30Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.415     0.201    
    SLICE_X30Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :           22  Failing Endpoints,  Worst Slack       -4.483ns,  Total Violation      -83.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.256ns  (logic 2.875ns (54.703%)  route 2.381ns (45.297%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.844   253.746    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.235   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.746    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.331ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.096ns  (logic 2.875ns (56.416%)  route 2.221ns (43.584%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.536   252.480    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[1]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.604 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.604    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I0_O)      0.209   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.685   253.586    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.242   249.255    <hidden>
  -------------------------------------------------------------------
                         required time                        249.255    
                         arrival time                        -253.586    
  -------------------------------------------------------------------
                         slack                                 -4.331    

Slack (VIOLATED) :        -4.290ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.080ns  (logic 2.917ns (57.419%)  route 2.163ns (42.581%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.825   252.777    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[2]
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124   252.901 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.901    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241   253.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   253.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098   253.240 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.338   253.578    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)       -0.211   249.288    <hidden>
  -------------------------------------------------------------------
                         required time                        249.288    
                         arrival time                        -253.578    
  -------------------------------------------------------------------
                         slack                                 -4.290    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.863ns  (logic 2.927ns (60.183%)  route 1.936ns (39.817%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I1_O)      0.245   252.920 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.920    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.104   253.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.337   253.360    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.235   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.360    
  -------------------------------------------------------------------
                         slack                                 -4.098    

Slack (VIOLATED) :        -4.081ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.844ns  (logic 2.875ns (59.349%)  route 1.969ns (40.651%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 249.482 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.631   252.575    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_2[5]
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124   252.699 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.699    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I0_O)      0.209   252.908 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.908    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   252.996 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.338   253.334    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.438   249.482    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.850    
                         clock uncertainty           -0.355   249.495    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.242   249.253    <hidden>
  -------------------------------------------------------------------
                         required time                        249.253    
                         arrival time                        -253.334    
  -------------------------------------------------------------------
                         slack                                 -4.081    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.820ns  (logic 2.880ns (59.748%)  route 1.940ns (40.252%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.506ns = ( 248.494 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.610   248.494    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454   250.948 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.594   252.542    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[8]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.124   252.666 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.214   252.880 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   252.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.347   253.314    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X53Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.235   249.264    <hidden>
  -------------------------------------------------------------------
                         required time                        249.264    
                         arrival time                        -253.314    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.023ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.787ns  (logic 2.884ns (60.244%)  route 1.903ns (39.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.689   252.641    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[7]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124   252.765 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.765    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212   252.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   253.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.214   253.285    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.437   249.481    <hidden>
    SLICE_X48Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)       -0.232   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -253.285    
  -------------------------------------------------------------------
                         slack                                 -4.023    

Slack (VIOLATED) :        -3.972ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.767ns  (logic 2.927ns (61.397%)  route 1.840ns (38.603%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 249.484 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.493   252.444    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[3]
    SLICE_X53Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.568 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.813 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.813    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   252.917 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.347   253.264    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.440   249.484    <hidden>
    SLICE_X52Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.852    
                         clock uncertainty           -0.355   249.497    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)       -0.205   249.292    <hidden>
  -------------------------------------------------------------------
                         required time                        249.292    
                         arrival time                        -253.264    
  -------------------------------------------------------------------
                         slack                                 -3.972    

Slack (VIOLATED) :        -3.965ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.732ns  (logic 2.923ns (61.765%)  route 1.809ns (38.235%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 249.486 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.600   252.551    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[4]
    SLICE_X50Y18         LUT6 (Prop_lut6_I3_O)        0.124   252.675 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.675    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I1_O)      0.247   252.922 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.922    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.210   253.229    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.442   249.486    <hidden>
    SLICE_X51Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.854    
                         clock uncertainty           -0.355   249.499    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)       -0.235   249.264    <hidden>
  -------------------------------------------------------------------
                         required time                        249.264    
                         arrival time                        -253.229    
  -------------------------------------------------------------------
                         slack                                 -3.965    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        4.735ns  (logic 2.927ns (61.816%)  route 1.808ns (38.184%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.596   252.547    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[10]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124   252.671 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.671    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I1_O)      0.245   252.916 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.916    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I0_O)      0.104   253.020 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=3, routed)           0.212   253.232    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.205   249.293    <hidden>
  -------------------------------------------------------------------
                         required time                        249.293    
                         arrival time                        -253.232    
  -------------------------------------------------------------------
                         slack                                 -3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.281ns (30.249%)  route 0.648ns (69.751%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.648     0.259    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.377 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.399 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.000     0.399    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.221ns (24.568%)  route 0.679ns (75.432%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.679     0.288    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y19         MUXF8 (Prop_muxf8_S_O)       0.080     0.368 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=3, routed)           0.000     0.368    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.827    -0.927    <hidden>
    SLICE_X53Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.355     0.140    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.100     0.240    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.221ns (24.074%)  route 0.697ns (75.926%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.697     0.307    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y22         MUXF8 (Prop_muxf8_S_O)       0.080     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           0.000     0.387    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.823    -0.931    <hidden>
    SLICE_X49Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.355     0.136    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.100     0.236    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.273ns (28.475%)  route 0.686ns (71.525%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.686     0.318    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y20         MUXF7 (Prop_muxf7_S_O)       0.090     0.408 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.408    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.427 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=3, routed)           0.000     0.427    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.826    -0.928    <hidden>
    SLICE_X52Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.355     0.139    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.130     0.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.267ns (27.445%)  route 0.706ns (72.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.706     0.317    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.362 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.362    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_5_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.424    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I1_O)      0.019     0.443 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=3, routed)           0.000     0.443    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.829    -0.925    <hidden>
    SLICE_X50Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.222ns (26.114%)  route 0.628ns (73.886%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.375    -0.015    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X50Y20         MUXF8 (Prop_muxf8_S_O)       0.081     0.066 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.253     0.319    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.007     0.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.269ns (27.545%)  route 0.708ns (72.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.708     0.316    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.361    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X50Y21         MUXF7 (Prop_muxf7_I1_O)      0.064     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.425    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X50Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.444 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.000     0.444    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.130     0.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.267ns (28.032%)  route 0.685ns (71.968%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.558    -0.530    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.296    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.341    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     0.403 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.403    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I1_O)      0.019     0.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.000     0.422    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.281ns (28.487%)  route 0.705ns (71.513%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y21         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.705     0.314    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X50Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.359    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.073     0.432 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.432    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.022     0.454 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.000     0.454    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.828    -0.926    <hidden>
    SLICE_X50Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.355     0.141    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.130     0.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.280ns (29.399%)  route 0.672ns (70.601%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y20         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.672     0.305    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X51Y21         MUXF7 (Prop_muxf7_S_O)       0.093     0.398 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.398    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.000     0.421    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.829ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 0.580ns (4.403%)  route 12.594ns (95.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.602    11.619    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 35.829    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.580ns (4.482%)  route 12.360ns (95.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.651    11.384    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 0.580ns (4.488%)  route 12.344ns (95.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.905    11.368    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 36.079    

Slack (MET) :             36.168ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 0.580ns (4.519%)  route 12.256ns (95.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.264    11.281    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 36.168    

Slack (MET) :             36.319ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 0.580ns (4.641%)  route 11.918ns (95.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.926    10.943    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.442    47.827    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.261    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.261    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 36.319    

Slack (MET) :             36.402ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 0.580ns (4.603%)  route 12.022ns (95.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.313    11.046    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 36.402    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 0.580ns (4.608%)  route 12.006ns (95.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.567    11.030    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.442    48.014    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.448    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.448    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 36.418    

Slack (MET) :             36.662ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.442    47.832    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.266    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.662    

Slack (MET) :             36.669ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.442    47.839    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.273    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.273    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.669    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.580ns (4.767%)  route 11.586ns (95.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.844     1.745    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.869 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[6]_INST_0/O
                         net (fo=41, routed)          8.742    10.611    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.442    48.013    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    47.447    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 36.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.624%)  route 1.072ns (88.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           1.072     0.686    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.454%)  route 1.090ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           1.090     0.704    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.636%)  route 0.975ns (87.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          0.975     0.587    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.864    -0.889    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.177    
                         clock uncertainty            0.442     0.265    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.448    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.020     0.637    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.461    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.141ns (11.024%)  route 1.138ns (88.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.138     0.751    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.574    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.156%)  route 1.019ns (87.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.019     0.636    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.458    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.141ns (11.878%)  route 1.046ns (88.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X47Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.046     0.657    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.879    -0.874    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.162    
                         clock uncertainty            0.442     0.280    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.463    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.141ns (10.867%)  route 1.157ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           1.157     0.770    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.442     0.275    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.571    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.834%)  route 1.050ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y20         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           1.050     0.662    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.461    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.830%)  route 1.161ns (89.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           1.161     0.776    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.574    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       47.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.719ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.456ns (34.285%)  route 0.874ns (65.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.874    -1.422    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.253    46.455    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.296    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.296    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                 47.719    

Slack (MET) :             48.206ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.419ns (32.123%)  route 0.885ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.885    -1.448    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237    46.758    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.758    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                 48.206    

Slack (MET) :             48.207ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.450%)  route 1.042ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           1.042    -1.255    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043    46.952    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         46.952    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                 48.207    

Slack (MET) :             48.270ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.719%)  route 0.982ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.982    -1.315    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040    46.955    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         46.955    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 48.270    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.211%)  route 0.960ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.337    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047    46.948    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         46.948    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.321ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.131%)  route 0.741ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.741    -1.593    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267    46.728    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.728    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                 48.321    

Slack (MET) :             48.577ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265    46.730    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.730    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 48.577    

Slack (MET) :             48.580ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 46.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    46.717    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.248    
                         clock uncertainty           -0.253    46.995    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266    46.729    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.729    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                 48.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.943%)  route 0.286ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.286    -0.527    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.694    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.676%)  route 0.318ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.494    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.671    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.668%)  route 0.369ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.369    -0.431    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.610    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.773%)  route 0.367ns (72.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.367    -0.433    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.613    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.807%)  route 0.332ns (70.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.332    -0.468    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.253    -0.818    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.659    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.088%)  route 0.380ns (72.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.420    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.253    -0.688    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.612    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.856ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 0.580ns (4.403%)  route 12.594ns (95.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.602    11.619    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 35.856    

Slack (MET) :             36.091ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.580ns (4.482%)  route 12.360ns (95.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.651    11.384    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 36.091    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 0.580ns (4.488%)  route 12.344ns (95.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.905    11.368    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.195ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 0.580ns (4.519%)  route 12.256ns (95.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          9.264    11.281    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                 36.195    

Slack (MET) :             36.346ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 0.580ns (4.641%)  route 11.918ns (95.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.926    10.943    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.415    47.854    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.288    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.288    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 36.346    

Slack (MET) :             36.430ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 0.580ns (4.603%)  route 12.022ns (95.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.708     1.609    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     1.733 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.313    11.046    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 36.430    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 0.580ns (4.608%)  route 12.006ns (95.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 48.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.439     1.340    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.464 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          9.567    11.030    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.658    48.088    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.456    
                         clock uncertainty           -0.415    48.042    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.476    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.476    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.689ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.415    47.859    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.293    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.293    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.689    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 0.580ns (4.770%)  route 11.580ns (95.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.992     1.893    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124     2.017 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          8.588    10.605    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.415    47.866    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.300    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.300    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 36.696    

Slack (MET) :             36.864ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.580ns (4.767%)  route 11.586ns (95.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 48.087 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         1.560    -1.556    pipeline/ex_mem_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.100 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=24, routed)          2.844     1.745    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.124     1.869 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[6]_INST_0/O
                         net (fo=41, routed)          8.742    10.611    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.657    48.087    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.455    
                         clock uncertainty           -0.415    48.041    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    47.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.475    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 36.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.624%)  route 1.072ns (88.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           1.072     0.686    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.454%)  route 1.090ns (88.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           1.090     0.704    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.636%)  route 0.975ns (87.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          0.975     0.587    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.864    -0.889    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.177    
                         clock uncertainty            0.415     0.237    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.420    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.020     0.637    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.433    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.141ns (11.024%)  route 1.138ns (88.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X53Y32         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.138     0.751    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.546    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.156%)  route 1.019ns (87.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y14         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[3]/Q
                         net (fo=2, routed)           1.019     0.636    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.141ns (11.878%)  route 1.046ns (88.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.558    -0.530    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X47Y32         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.046     0.657    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.879    -0.874    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.162    
                         clock uncertainty            0.415     0.252    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.141ns (10.867%)  route 1.157ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.561    -0.527    pipeline/ex_mem_register/clock
    SLICE_X53Y33         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           1.157     0.770    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.415     0.247    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.834%)  route 1.050ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.559    -0.529    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X57Y20         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           1.050     0.662    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.433    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.830%)  route 1.161ns (89.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=955, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X51Y35         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           1.161     0.776    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.546    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.200ns (33.289%)  route 2.405ns (66.711%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.720     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.200ns (33.289%)  route 2.405ns (66.711%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.720     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.200ns (33.289%)  route 2.405ns (66.711%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.720     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.200ns (33.289%)  route 2.405ns (66.711%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.720     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.200ns (33.289%)  route 2.405ns (66.711%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 36.203 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.720     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.518    36.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.360    36.563    
                         clock uncertainty           -0.035    36.528    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             29.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.200ns (34.652%)  route 2.263ns (65.348%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.578     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 29.056    

Slack (MET) :             29.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.200ns (34.652%)  route 2.263ns (65.348%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.578     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 29.056    

Slack (MET) :             29.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.200ns (34.652%)  route 2.263ns (65.348%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.578     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 29.056    

Slack (MET) :             29.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.200ns (34.652%)  route 2.263ns (65.348%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.578     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 29.056    

Slack (MET) :             29.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.200ns (34.652%)  route 2.263ns (65.348%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 36.202 - 33.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419     4.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.803     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.299     5.110 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.601     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.150     5.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.280     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X61Y42         LUT1 (Prop_lut1_I0_O)        0.332     6.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.578     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.346    36.548    
                         clock uncertainty           -0.035    36.513    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.108    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                 29.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.055%)  route 0.134ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X54Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.055%)  route 0.134ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X54Y48         FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.055%)  route 0.134ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.374     1.350    
    SLICE_X55Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.055%)  route 0.134ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.374     1.350    
    SLICE_X55Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.055%)  route 0.134ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X55Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.374     1.350    
    SLICE_X55Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.988%)  route 0.184ns (59.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.184     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.353     1.386    
    SLICE_X62Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.652%)  route 0.179ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.568     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X57Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.372     1.352    
    SLICE_X57Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.255%)  route 0.254ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.254     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X54Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.255%)  route 0.254ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.254     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X54Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.255%)  route 0.254ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.254     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.374     1.350    
    SLICE_X54Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.518ns (24.463%)  route 1.599ns (75.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.618 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.599     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.510     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.547     8.166    
                         clock uncertainty           -0.185     7.981    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.518ns (27.654%)  route 1.355ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.355     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X59Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.087%)  route 0.184ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.184    -0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.432    -0.486    
    SLICE_X55Y40         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.769%)  route 0.253ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.253    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X54Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.518ns (24.463%)  route 1.599ns (75.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.618 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.599     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.510     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.547     8.166    
                         clock uncertainty           -0.185     7.981    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.518ns (27.654%)  route 1.355ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.355     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X59Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
                         clock uncertainty            0.185    -0.302    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
                         clock uncertainty            0.185    -0.302    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.087%)  route 0.184ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.184    -0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.185    -0.301    
    SLICE_X55Y40         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.769%)  route 0.253ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.253    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X54Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.185    -0.301    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        6.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.185     7.909    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.185     7.978    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.518ns (24.463%)  route 1.599ns (75.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.618 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.599     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.510     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.547     8.166    
                         clock uncertainty           -0.185     7.981    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.518ns (27.654%)  route 1.355ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.355     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.185     7.983    
    SLICE_X59Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.410    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
                         clock uncertainty            0.185    -0.302    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
                         clock uncertainty            0.185    -0.302    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.087%)  route 0.184ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.184    -0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.185    -0.301    
    SLICE_X55Y40         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.769%)  route 0.253ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.253    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X54Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.185    -0.301    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        6.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.180     7.914    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.180     7.914    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.043%)  route 2.051ns (77.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 7.560 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.569    -1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.091 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.096     0.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.955     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X57Y41         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.452     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.533     8.094    
                         clock uncertainty           -0.180     7.914    
    SLICE_X57Y41         FDPE (Recov_fdpe_C_PRE)     -0.359     7.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.555    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.180     7.983    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.180     7.983    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.580ns (23.410%)  route 1.898ns (76.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.615 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.621    -1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.456    -1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.113     0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.784     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X64Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.507     7.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.547     8.163    
                         clock uncertainty           -0.180     7.983    
    SLICE_X64Y28         FDPE (Recov_fdpe_C_PRE)     -0.361     7.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.518ns (24.463%)  route 1.599ns (75.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 7.618 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.599     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.510     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.547     8.166    
                         clock uncertainty           -0.180     7.986    
    SLICE_X58Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.180     7.988    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.518ns (27.590%)  route 1.359ns (72.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.359     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.180     7.988    
    SLICE_X58Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.518ns (27.654%)  route 1.355ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.620 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.635    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.355     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X59Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        1.512     7.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.547     8.168    
                         clock uncertainty           -0.180     7.988    
    SLICE_X59Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  7.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.509%)  route 0.131ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X56Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X57Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193    -0.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.410    -0.508    
    SLICE_X56Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.585    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190    -0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.856    -0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.487    
    SLICE_X64Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.087%)  route 0.184ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.128    -0.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.184    -0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X55Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.432    -0.486    
    SLICE_X55Y40         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.769%)  route 0.253ns (64.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.567    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.253    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X54Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2810, routed)        0.836    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.426    





