(edif logic_expr
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (comment "Generated by Yosys 0.54 (git sha1 db72ec3bd, g++ 15.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)")
  (external LIB
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface (port G (direction OUTPUT)))
      )
    )
    (cell VCC
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface (port P (direction OUTPUT)))
      )
    )
    (cell (rename id00001 "$_AND_")
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port A (direction INPUT))
          (port B (direction INPUT))
          (port Y (direction OUTPUT))
        )
      )
    )
    (cell (rename id00002 "$_OR_")
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port A (direction INPUT))
          (port B (direction INPUT))
          (port Y (direction OUTPUT))
        )
      )
    )
    (cell logic_expr
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port A (direction INPUT))
          (port B (direction INPUT))
          (port C (direction INPUT))
          (port Y (direction OUTPUT))
        )
      )
    )
  )
  (library DESIGN
    (edifLevel 0)
    (technology (numberDefinition))
    (cell logic_expr
      (cellType GENERIC)
      (view VIEW_NETLIST
        (viewType NETLIST)
        (interface
          (port A (direction INPUT))
          (port B (direction INPUT))
          (port C (direction INPUT))
          (port Y (direction OUTPUT))
        )
        (contents
          (instance GND (viewRef VIEW_NETLIST (cellRef GND (libraryRef LIB))))
          (instance VCC (viewRef VIEW_NETLIST (cellRef VCC (libraryRef LIB))))
          (instance (rename id00003 "$auto$simplemap.cc:83:simplemap_bitop$80")
            (viewRef VIEW_NETLIST (cellRef id00002 (libraryRef LIB))))
          (instance (rename id00004 "$auto$simplemap.cc:83:simplemap_bitop$81")
            (viewRef VIEW_NETLIST (cellRef id00001 (libraryRef LIB))))
          (net A (joined
              (portRef A (instanceRef id00004))
              (portRef A)
            )
          )
          (net Y (joined
              (portRef Y (instanceRef id00004))
              (portRef Y)
            )
          )
          (net C (joined
              (portRef B (instanceRef id00003))
              (portRef C)
            )
          )
          (net (rename id00005 "$or$circuit_2.v:7$1_Y") (joined
              (portRef B (instanceRef id00004))
              (portRef Y (instanceRef id00003))
            )
          )
          (net B (joined
              (portRef A (instanceRef id00003))
              (portRef B)
            )
          )
        )
      )
    )
  )
  (design logic_expr
    (cellRef logic_expr (libraryRef DESIGN))
  )
)
