
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.73

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency wr_ptr[3]$_DFFE_PN0P_/CLK ^
  -0.61 target latency mem[13][24]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net165 (net)
                  0.05    0.00    0.72 ^ input72/A (sky130_fd_sc_hd__buf_2)
     3    0.04    0.18    0.21    0.93 ^ input72/X (sky130_fd_sc_hd__buf_2)
                                         net73 (net)
                  0.18    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.35    0.36    0.33    1.26 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.36    0.01    1.27 ^ mem_ready$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    0.17 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.18    0.19    0.26    0.43 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.01    0.44 ^ clkbuf_leaf_39_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.19    0.63 ^ clkbuf_leaf_39_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_39_clk (net)
                  0.06    0.00    0.63 ^ mem_ready$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.63   clock reconvergence pessimism
                          0.41    1.04   library removal time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: ext_wr_data[10] (input port clocked by core_clock)
Endpoint: mem[9][10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ ext_wr_data[10] (in)
                                         ext_wr_data[10] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.04    0.00    0.26 ^ _0963_/A0 (sky130_fd_sc_hd__mux2_4)
    16    0.05    0.15    0.23    0.50 ^ _0963_/X (sky130_fd_sc_hd__mux2_4)
                                         _0017_ (net)
                  0.15    0.00    0.50 ^ mem[9][10]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.50   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    0.17 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.18    0.19    0.26    0.43 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00    0.44 ^ clkbuf_leaf_17_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.63 ^ clkbuf_leaf_17_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_17_clk (net)
                  0.06    0.00    0.63 ^ mem[9][10]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.63   clock reconvergence pessimism
                         -0.14    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net165 (net)
                  0.05    0.00    0.72 ^ input72/A (sky130_fd_sc_hd__buf_2)
     3    0.04    0.18    0.21    0.93 ^ input72/X (sky130_fd_sc_hd__buf_2)
                                         net73 (net)
                  0.18    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.35    0.36    0.33    1.26 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.38    0.06    1.32 ^ mem_rdata[26]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.32   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.04    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    5.17 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.17    0.19    0.26    5.43 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00    5.43 ^ clkbuf_leaf_29_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.19    5.62 ^ clkbuf_leaf_29_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_29_clk (net)
                  0.06    0.00    5.62 ^ mem_rdata[26]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.62   clock reconvergence pessimism
                          0.15    5.76   library recovery time
                                  5.76   data required time
-----------------------------------------------------------------------------
                                  5.76   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[15][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    0.17 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.18    0.19    0.26    0.43 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.01    0.44 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.63 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_38_clk (net)
                  0.06    0.00    0.63 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.11    0.43    1.06 v rd_ptr[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[3] (net)
                  0.11    0.00    1.06 v _0996_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.09    0.22    1.28 v _0996_/X (sky130_fd_sc_hd__buf_4)
                                         _0781_ (net)
                  0.09    0.01    1.29 v _0997_/A (sky130_fd_sc_hd__inv_1)
     3    0.02    0.15    0.15    1.44 ^ _0997_/Y (sky130_fd_sc_hd__inv_1)
                                         _0782_ (net)
                  0.15    0.00    1.44 ^ _0998_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.18    0.23    1.67 ^ _0998_/X (sky130_fd_sc_hd__buf_6)
                                         _0783_ (net)
                  0.18    0.00    1.67 ^ _0999_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.19    0.24    1.91 ^ _0999_/X (sky130_fd_sc_hd__buf_6)
                                         _0881_ (net)
                  0.19    0.00    1.91 ^ _1789_/A (sky130_fd_sc_hd__ha_2)
     3    0.03    0.11    0.36    2.28 v _1789_/SUM (sky130_fd_sc_hd__ha_2)
                                         _0883_ (net)
                  0.11    0.00    2.28 v _0906_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.24    0.26    2.54 ^ _0906_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _0742_ (net)
                  0.24    0.00    2.54 ^ _0908_/A (sky130_fd_sc_hd__xnor2_4)
     8    0.05    0.38    0.23    2.77 ^ _0908_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _0744_ (net)
                  0.38    0.00    2.77 ^ _0921_/A1 (sky130_fd_sc_hd__o32ai_4)
    10    0.04    0.16    0.22    2.99 v _0921_/Y (sky130_fd_sc_hd__o32ai_4)
                                         _0756_ (net)
                  0.16    0.00    2.99 v _0922_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.07    0.22    3.21 v _0922_/X (sky130_fd_sc_hd__buf_6)
                                         _0757_ (net)
                  0.07    0.00    3.21 v _0956_/A (sky130_fd_sc_hd__nor4_4)
     9    0.08    1.05    0.93    4.14 ^ _0956_/Y (sky130_fd_sc_hd__nor4_4)
                                         _0000_ (net)
                  1.05    0.01    4.14 ^ load_slew144/A (sky130_fd_sc_hd__buf_8)
     8    0.07    0.13    0.26    4.40 ^ load_slew144/X (sky130_fd_sc_hd__buf_8)
                                         net145 (net)
                  0.13    0.01    4.41 ^ load_slew143/A (sky130_fd_sc_hd__buf_6)
     8    0.06    0.12    0.18    4.59 ^ load_slew143/X (sky130_fd_sc_hd__buf_6)
                                         net144 (net)
                  0.12    0.01    4.60 ^ mem[15][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.60   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.04    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    5.17 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.18    0.19    0.26    5.43 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00    5.44 ^ clkbuf_leaf_14_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.19    5.62 ^ clkbuf_leaf_14_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_14_clk (net)
                  0.06    0.00    5.62 ^ mem[15][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.62   clock reconvergence pessimism
                         -0.29    5.33   library setup time
                                  5.33   data required time
-----------------------------------------------------------------------------
                                  5.33   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net165 (net)
                  0.05    0.00    0.72 ^ input72/A (sky130_fd_sc_hd__buf_2)
     3    0.04    0.18    0.21    0.93 ^ input72/X (sky130_fd_sc_hd__buf_2)
                                         net73 (net)
                  0.18    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    75    0.35    0.36    0.33    1.26 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.38    0.06    1.32 ^ mem_rdata[26]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.32   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.04    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    5.17 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.17    0.19    0.26    5.43 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00    5.43 ^ clkbuf_leaf_29_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.19    5.62 ^ clkbuf_leaf_29_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_29_clk (net)
                  0.06    0.00    5.62 ^ mem_rdata[26]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.62   clock reconvergence pessimism
                          0.15    5.76   library recovery time
                                  5.76   data required time
-----------------------------------------------------------------------------
                                  5.76   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[15][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    0.17 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.18    0.19    0.26    0.43 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.01    0.44 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.63 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_38_clk (net)
                  0.06    0.00    0.63 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.11    0.43    1.06 v rd_ptr[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[3] (net)
                  0.11    0.00    1.06 v _0996_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.09    0.22    1.28 v _0996_/X (sky130_fd_sc_hd__buf_4)
                                         _0781_ (net)
                  0.09    0.01    1.29 v _0997_/A (sky130_fd_sc_hd__inv_1)
     3    0.02    0.15    0.15    1.44 ^ _0997_/Y (sky130_fd_sc_hd__inv_1)
                                         _0782_ (net)
                  0.15    0.00    1.44 ^ _0998_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.18    0.23    1.67 ^ _0998_/X (sky130_fd_sc_hd__buf_6)
                                         _0783_ (net)
                  0.18    0.00    1.67 ^ _0999_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.19    0.24    1.91 ^ _0999_/X (sky130_fd_sc_hd__buf_6)
                                         _0881_ (net)
                  0.19    0.00    1.91 ^ _1789_/A (sky130_fd_sc_hd__ha_2)
     3    0.03    0.11    0.36    2.28 v _1789_/SUM (sky130_fd_sc_hd__ha_2)
                                         _0883_ (net)
                  0.11    0.00    2.28 v _0906_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.24    0.26    2.54 ^ _0906_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _0742_ (net)
                  0.24    0.00    2.54 ^ _0908_/A (sky130_fd_sc_hd__xnor2_4)
     8    0.05    0.38    0.23    2.77 ^ _0908_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _0744_ (net)
                  0.38    0.00    2.77 ^ _0921_/A1 (sky130_fd_sc_hd__o32ai_4)
    10    0.04    0.16    0.22    2.99 v _0921_/Y (sky130_fd_sc_hd__o32ai_4)
                                         _0756_ (net)
                  0.16    0.00    2.99 v _0922_/A (sky130_fd_sc_hd__buf_6)
    10    0.08    0.07    0.22    3.21 v _0922_/X (sky130_fd_sc_hd__buf_6)
                                         _0757_ (net)
                  0.07    0.00    3.21 v _0956_/A (sky130_fd_sc_hd__nor4_4)
     9    0.08    1.05    0.93    4.14 ^ _0956_/Y (sky130_fd_sc_hd__nor4_4)
                                         _0000_ (net)
                  1.05    0.01    4.14 ^ load_slew144/A (sky130_fd_sc_hd__buf_8)
     8    0.07    0.13    0.26    4.40 ^ load_slew144/X (sky130_fd_sc_hd__buf_8)
                                         net145 (net)
                  0.13    0.01    4.41 ^ load_slew143/A (sky130_fd_sc_hd__buf_6)
     8    0.06    0.12    0.18    4.59 ^ load_slew143/X (sky130_fd_sc_hd__buf_6)
                                         net144 (net)
                  0.12    0.01    4.60 ^ mem[15][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.60   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.04    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.11    0.16    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.00    5.17 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.18    0.19    0.26    5.43 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.19    0.00    5.44 ^ clkbuf_leaf_14_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.19    5.62 ^ clkbuf_leaf_14_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_14_clk (net)
                  0.06    0.00    5.62 ^ mem[15][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.62   clock reconvergence pessimism
                         -0.29    5.33   library setup time
                                  5.33   data required time
-----------------------------------------------------------------------------
                                  5.33   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.30723169445991516

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2064

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.01790517568588257

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8499

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[15][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.26    0.43 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.63 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.63 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    1.06 v rd_ptr[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    1.28 v _0996_/X (sky130_fd_sc_hd__buf_4)
   0.16    1.44 ^ _0997_/Y (sky130_fd_sc_hd__inv_1)
   0.23    1.67 ^ _0998_/X (sky130_fd_sc_hd__buf_6)
   0.24    1.91 ^ _0999_/X (sky130_fd_sc_hd__buf_6)
   0.37    2.28 v _1789_/SUM (sky130_fd_sc_hd__ha_2)
   0.26    2.54 ^ _0906_/Y (sky130_fd_sc_hd__a21oi_2)
   0.23    2.77 ^ _0908_/Y (sky130_fd_sc_hd__xnor2_4)
   0.22    2.99 v _0921_/Y (sky130_fd_sc_hd__o32ai_4)
   0.22    3.21 v _0922_/X (sky130_fd_sc_hd__buf_6)
   0.93    4.14 ^ _0956_/Y (sky130_fd_sc_hd__nor4_4)
   0.26    4.40 ^ load_slew144/X (sky130_fd_sc_hd__buf_8)
   0.19    4.59 ^ load_slew143/X (sky130_fd_sc_hd__buf_6)
   0.01    4.60 ^ mem[15][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           4.60   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.27    5.43 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.62 ^ clkbuf_leaf_14_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.62 ^ mem[15][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.62   clock reconvergence pessimism
  -0.29    5.33   library setup time
           5.33   data required time
---------------------------------------------------------
           5.33   data required time
          -4.60   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem_rdata[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_rdata[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.26    0.43 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.62 ^ clkbuf_leaf_27_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.62 ^ mem_rdata[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.96 ^ mem_rdata[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    1.01 v _1749_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    1.07 ^ _1750_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    1.07 ^ mem_rdata[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.26    0.43 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.62 ^ clkbuf_leaf_27_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.62 ^ mem_rdata[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.62   clock reconvergence pessimism
  -0.04    0.58   library hold time
           0.58   data required time
---------------------------------------------------------
           0.58   data required time
          -1.07   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6167

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6279

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.6009

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.7330

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
15.931666

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.85e-03   2.22e-04   5.57e-09   6.07e-03  31.6%
Combinational          2.99e-03   5.92e-03   3.25e-09   8.90e-03  46.3%
Clock                  2.43e-03   1.83e-03   9.05e-10   4.26e-03  22.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-02   7.97e-03   9.72e-09   1.92e-02 100.0%
                          58.6%      41.4%       0.0%
