\hypertarget{group__RCC__LL__EC__I2C1}{}\doxysection{Peripheral I2C get clock source}
\label{group__RCC__LL__EC__I2C1}\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}}
Collaboration diagram for Peripheral I2C get clock source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__I2C1_ga72df97420055d5d5546bc52061598174}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__I2C1_ga5816937d2fa5ac094dd9709bf85d967d}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__I2C1_gae9b2875c594ceb2f58fd3490ba311707}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__LL__EC__I2C1_ga72df97420055d5d5546bc52061598174}\label{group__RCC__LL__EC__I2C1_ga72df97420055d5d5546bc52061598174}} 
\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}!LL\_RCC\_I2C1\_CLKSOURCE@{LL\_RCC\_I2C1\_CLKSOURCE}}
\index{LL\_RCC\_I2C1\_CLKSOURCE@{LL\_RCC\_I2C1\_CLKSOURCE}!Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C1\_CLKSOURCE}{LL\_RCC\_I2C1\_CLKSOURCE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos))}

I2\+C1 Clock source selection \mbox{\Hypertarget{group__RCC__LL__EC__I2C1_ga5816937d2fa5ac094dd9709bf85d967d}\label{group__RCC__LL__EC__I2C1_ga5816937d2fa5ac094dd9709bf85d967d}} 
\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}!LL\_RCC\_I2C2\_CLKSOURCE@{LL\_RCC\_I2C2\_CLKSOURCE}}
\index{LL\_RCC\_I2C2\_CLKSOURCE@{LL\_RCC\_I2C2\_CLKSOURCE}!Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C2\_CLKSOURCE}{LL\_RCC\_I2C2\_CLKSOURCE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos))}

I2\+C2 Clock source selection \mbox{\Hypertarget{group__RCC__LL__EC__I2C1_gae9b2875c594ceb2f58fd3490ba311707}\label{group__RCC__LL__EC__I2C1_gae9b2875c594ceb2f58fd3490ba311707}} 
\index{Peripheral I2C get clock source@{Peripheral I2C get clock source}!LL\_RCC\_I2C3\_CLKSOURCE@{LL\_RCC\_I2C3\_CLKSOURCE}}
\index{LL\_RCC\_I2C3\_CLKSOURCE@{LL\_RCC\_I2C3\_CLKSOURCE}!Peripheral I2C get clock source@{Peripheral I2C get clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_I2C3\_CLKSOURCE}{LL\_RCC\_I2C3\_CLKSOURCE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos))}

I2\+C3 Clock source selection 