#define GMAC_CONTROL		0x00000000
#define GMAC_FRAME_FILTER	0x00000004
#define GMAC_HASH_HIGH		0x00000008
#define GMAC_HASH_LOW		0x0000000c
#define GMAC_MII_ADDR		0x00000010
#define GMAC_MII_DATA		0x00000014
#define GMAC_FLOW_CTRL		0x00000018
#define GMAC_VLAN_TAG		0x0000001c
#define GMAC_VERSION		0x00000020
#define GMAC_WAKEUP_FILTER	0x00000028
#define GMAC_INT_STATUS		0x00000038
enum dwmac1000_irq_status ;
#define GMAC_INT_MASK		0x0000003c
#define GMAC_PMT		0x0000002c
enum power_event ;
#define GMAC_ADDR_HIGH(reg)		(0x00000040+(reg * 8))
#define GMAC_ADDR_LOW(reg)		(0x00000044+(reg * 8))
#define GMAC_MAX_UNICAST_ADDRESSES	16
#define GMAC_AN_CTRL	0x000000c0
#define GMAC_AN_STATUS	0x000000c4
#define GMAC_ANE_ADV	0x000000c8
#define GMAC_ANE_LINK	0x000000cc
#define GMAC_ANE_EXP	0x000000d0
#define GMAC_TBI	0x000000d4
#define GMAC_GMII_STATUS 0x000000d8
#define GMAC_CONTROL_TC	0x01000000
#define GMAC_CONTROL_WD	0x00800000
#define GMAC_CONTROL_JD	0x00400000
#define GMAC_CONTROL_BE	0x00200000
#define GMAC_CONTROL_JE	0x00100000
enum inter_frame_gap ;
#define GMAC_CONTROL_DCRS	0x00010000
#define GMAC_CONTROL_PS		0x00008000
#define GMAC_CONTROL_FES	0x00004000
#define GMAC_CONTROL_DO		0x00002000
#define GMAC_CONTROL_LM		0x00001000
#define GMAC_CONTROL_DM		0x00000800
#define GMAC_CONTROL_IPC	0x00000400
#define GMAC_CONTROL_DR		0x00000200
#define GMAC_CONTROL_LUD	0x00000100
#define GMAC_CONTROL_ACS	0x00000080
#define GMAC_CONTROL_DC		0x00000010
#define GMAC_CONTROL_TE		0x00000008
#define GMAC_CONTROL_RE		0x00000004
#define GMAC_CORE_INIT (GMAC_CONTROL_JD | GMAC_CONTROL_PS | GMAC_CONTROL_ACS | \
GMAC_CONTROL_JE | GMAC_CONTROL_BE)
#define GMAC_FRAME_FILTER_PR	0x00000001
#define GMAC_FRAME_FILTER_HUC	0x00000002
#define GMAC_FRAME_FILTER_HMC	0x00000004
#define GMAC_FRAME_FILTER_DAIF	0x00000008
#define GMAC_FRAME_FILTER_PM	0x00000010
#define GMAC_FRAME_FILTER_DBF	0x00000020
#define GMAC_FRAME_FILTER_SAIF	0x00000100
#define GMAC_FRAME_FILTER_SAF	0x00000200
#define GMAC_FRAME_FILTER_HPF	0x00000400
#define GMAC_FRAME_FILTER_RA	0x80000000
#define GMAC_MII_ADDR_WRITE	0x00000002
#define GMAC_MII_ADDR_BUSY	0x00000001
#define GMAC_FLOW_CTRL_PT_MASK	0xffff0000
#define GMAC_FLOW_CTRL_PT_SHIFT	16
#define GMAC_FLOW_CTRL_RFE	0x00000004
#define GMAC_FLOW_CTRL_TFE	0x00000002
#define GMAC_FLOW_CTRL_FCB_BPA	0x00000001
#define DMA_BUS_MODE_SFT_RESET	0x00000001
#define DMA_BUS_MODE_DA		0x00000002
#define DMA_BUS_MODE_DSL_MASK	0x0000007c
#define DMA_BUS_MODE_DSL_SHIFT	2
#define DMA_BUS_MODE_PBL_MASK	0x00003f00
#define DMA_BUS_MODE_PBL_SHIFT	8
enum rx_tx_priority_ratio ;
#define DMA_BUS_MODE_FB		0x00010000
#define DMA_BUS_MODE_RPBL_MASK	0x003e0000
#define DMA_BUS_MODE_RPBL_SHIFT	17
#define DMA_BUS_MODE_USP	0x00800000
#define DMA_BUS_MODE_4PBL	0x01000000
#define DMA_BUS_MODE_AAL	0x02000000
#define DMA_HOST_TX_DESC	  0x00001048
#define DMA_HOST_RX_DESC	  0x0000104c
#define DMA_BUS_PR_RATIO_MASK	  0x0000c000
#define DMA_BUS_PR_RATIO_SHIFT	  14
#define DMA_BUS_FB	  	  0x00010000
#define DMA_CONTROL_DT		0x04000000
#define DMA_CONTROL_RSF		0x02000000
#define DMA_CONTROL_DFF		0x01000000
enum rfa ;
enum rfd ;
#define DMA_CONTROL_TSF		0x00200000
enum ttc_control ;
#define DMA_CONTROL_TC_TX_MASK	0xfffe3fff
#define DMA_CONTROL_EFC		0x00000100
#define DMA_CONTROL_FEF		0x00000080
#define DMA_CONTROL_FUF		0x00000040
enum rtc_control ;
#define DMA_CONTROL_TC_RX_MASK	0xffffffe7
#define DMA_CONTROL_OSF	0x00000004
#define GMAC_MMC_CTRL      0x100
#define GMAC_MMC_RX_INTR   0x104
#define GMAC_MMC_TX_INTR   0x108
#define GMAC_MMC_RX_CSUM_OFFLOAD   0x208
extern const struct stmmac_dma_ops dwmac1000_dma_ops;
