Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_pipeline_imem_testbench_behav xil_defaultlib.seq_core_pipeline_imem_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'address' [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_pipeline_imem_testbench.v:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_in' [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_pipeline_imem_testbench.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_out' [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_pipeline_imem_testbench.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'address' [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_pipeline_imem_testbench.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'address' [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_pipeline_imem_testbench.v:65]
WARNING: [VRFC 10-5021] port 'data_in' is not connected on this instance [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_pipeline.v:97]
WARNING: [VRFC 10-5021] port 'data_in' is not connected on this instance [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_pipeline.v:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core_dmem
Compiling module xil_defaultlib.seq_core_imem
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.read
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.execute_floating_point
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.compute_dep_exec
Compiling module xil_defaultlib.compute_dep_exec_floating
Compiling module xil_defaultlib.compute_dep_wb
Compiling module xil_defaultlib.data_dep_ctrl
Compiling module xil_defaultlib.seq_core_pipeline
Compiling module xil_defaultlib.seq_core_mem
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.seq_core_pipeline_imem_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_pipeline_imem_testbench_behav
