<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › stmicro › stmmac › dwmac1000_core.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dwmac1000_core.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>
<span class="cm">  This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.</span>
<span class="cm">  DWC Ether MAC 10/100/1000 Universal version 3.41a  has been used for</span>
<span class="cm">  developing this code.</span>

<span class="cm">  This only implements the mac core functions for this chip.</span>

<span class="cm">  Copyright (C) 2007-2009  STMicroelectronics Ltd</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Author: Giuseppe Cavallaro &lt;peppe.cavallaro@st.com&gt;</span>
<span class="cm">*******************************************************************************/</span>

<span class="cp">#include &lt;linux/crc32.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &quot;dwmac1000.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_core_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">GMAC_CORE_INIT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_CONTROL</span><span class="p">);</span>

	<span class="cm">/* Mask GMAC interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x207</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_INT_MASK</span><span class="p">);</span>

<span class="cp">#ifdef STMMAC_VLAN_TAG_USED</span>
	<span class="cm">/* Tag detection without filtering */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_VLAN_TAG</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dwmac1000_rx_ipc_enable</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_CONTROL</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">|=</span> <span class="n">GMAC_CONTROL_IPC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_CONTROL</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_CONTROL</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">GMAC_CONTROL_IPC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_dump_regs</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">DWMAC1000 regs (base addr = 0x%p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioaddr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">55</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">Reg No. %d (offset 0x%x): 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
			<span class="n">offset</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_set_umac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">stmmac_set_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">GMAC_ADDR_HIGH</span><span class="p">(</span><span class="n">reg_n</span><span class="p">),</span>
				<span class="n">GMAC_ADDR_LOW</span><span class="p">(</span><span class="n">reg_n</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_get_umac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">stmmac_get_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">GMAC_ADDR_HIGH</span><span class="p">(</span><span class="n">reg_n</span><span class="p">),</span>
				<span class="n">GMAC_ADDR_LOW</span><span class="p">(</span><span class="n">reg_n</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_set_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">perfect_addr_number</span><span class="p">;</span>

	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: # mcasts %d, # unicast %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">__func__</span><span class="p">,</span> <span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">netdev_uc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_PROMISC</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">GMAC_FRAME_FILTER_PR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">HASH_TABLE_SIZE</span><span class="p">)</span>
		   <span class="o">||</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_ALLMULTI</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">GMAC_FRAME_FILTER_PM</span><span class="p">;</span>	<span class="cm">/* pass all multi */</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_HIGH</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_LOW</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netdev_mc_empty</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">mc_filter</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">netdev_hw_addr</span> <span class="o">*</span><span class="n">ha</span><span class="p">;</span>

		<span class="cm">/* Hash filter for multicast */</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">GMAC_FRAME_FILTER_HMC</span><span class="p">;</span>

		<span class="n">memset</span><span class="p">(</span><span class="n">mc_filter</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">mc_filter</span><span class="p">));</span>
		<span class="n">netdev_for_each_mc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* The upper 6 bits of the calculated CRC are used to</span>
<span class="cm">			   index the contens of the hash table */</span>
			<span class="kt">int</span> <span class="n">bit_nr</span> <span class="o">=</span>
			    <span class="n">bitrev32</span><span class="p">(</span><span class="o">~</span><span class="n">crc32_le</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="mi">6</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">;</span>
			<span class="cm">/* The most significant bit determines the register to</span>
<span class="cm">			 * use (H/L) while the other 5 bits determine the bit</span>
<span class="cm">			 * within the register. */</span>
			<span class="n">mc_filter</span><span class="p">[</span><span class="n">bit_nr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">bit_nr</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">mc_filter</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_LOW</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">mc_filter</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_HIGH</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Extra 16 regs are available in cores newer than the 3.40. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&gt;</span> <span class="n">DWMAC_CORE_3_40</span><span class="p">)</span>
		<span class="n">perfect_addr_number</span> <span class="o">=</span> <span class="n">GMAC_MAX_PERFECT_ADDRESSES</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">perfect_addr_number</span> <span class="o">=</span> <span class="n">GMAC_MAX_PERFECT_ADDRESSES</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/* Handle multiple unicast addresses (perfect filtering)*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">netdev_uc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">perfect_addr_number</span><span class="p">)</span>
		<span class="cm">/* Switch to promiscuous mode is more than 16 addrs</span>
<span class="cm">		   are required */</span>
		<span class="n">value</span> <span class="o">|=</span> <span class="n">GMAC_FRAME_FILTER_PR</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">netdev_hw_addr</span> <span class="o">*</span><span class="n">ha</span><span class="p">;</span>

		<span class="n">netdev_for_each_uc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dwmac1000_set_umac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">reg</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#ifdef FRAME_FILTER_DEBUG</span>
	<span class="cm">/* Enable Receive all mode (to debug filtering_fail errors) */</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">GMAC_FRAME_FILTER_RA</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_FRAME_FILTER</span><span class="p">);</span>

	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Frame Filter reg: 0x%08x</span><span class="se">\n\t</span><span class="s">Hash regs: &quot;</span>
	    <span class="s">&quot;HI 0x%08x, LO 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_FRAME_FILTER</span><span class="p">),</span>
	    <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_HIGH</span><span class="p">),</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_HASH_LOW</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_flow_ctrl</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">duplex</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pause_time</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC Flow-Control:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">&amp;</span> <span class="n">FLOW_RX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Receive Flow-Control ON</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">flow</span> <span class="o">|=</span> <span class="n">GMAC_FLOW_CTRL_RFE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">&amp;</span> <span class="n">FLOW_TX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Transmit Flow-Control ON</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">flow</span> <span class="o">|=</span> <span class="n">GMAC_FLOW_CTRL_TFE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">duplex</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">duplex mode: PAUSE %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pause_time</span><span class="p">);</span>
		<span class="n">flow</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pause_time</span> <span class="o">&lt;&lt;</span> <span class="n">GMAC_FLOW_CTRL_PT_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">flow</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_FLOW_CTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_pmt</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pmt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">WAKE_MAGIC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: WOL Magic frame</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pmt</span> <span class="o">|=</span> <span class="n">power_down</span> <span class="o">|</span> <span class="n">magic_pkt_en</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">WAKE_UCAST</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: WOL on global unicast</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pmt</span> <span class="o">|=</span> <span class="n">global_unicast</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">pmt</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_PMT</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac1000_irq_status</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intr_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_INT_STATUS</span><span class="p">);</span>

	<span class="cm">/* Not used events (e.g. MMC interrupts) are not handled. */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">mmc_tx_irq</span><span class="p">))</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: MMC tx interrupt: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_MMC_TX_INTR</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">mmc_rx_irq</span><span class="p">))</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: MMC rx interrupt: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_MMC_RX_INTR</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">mmc_rx_csum_offload_irq</span><span class="p">))</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: MMC rx csum offload: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_MMC_RX_CSUM_OFFLOAD</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">pmt_irq</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;GMAC: received Magic frame</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* clear the PMT bits 5 and 6 by reading the PMT</span>
<span class="cm">		 * status register. */</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_PMT</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">stmmac_ops</span> <span class="n">dwmac1000_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">core_init</span> <span class="o">=</span> <span class="n">dwmac1000_core_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rx_ipc</span> <span class="o">=</span> <span class="n">dwmac1000_rx_ipc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_regs</span> <span class="o">=</span> <span class="n">dwmac1000_dump_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">host_irq_status</span> <span class="o">=</span> <span class="n">dwmac1000_irq_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_filter</span> <span class="o">=</span> <span class="n">dwmac1000_set_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flow_ctrl</span> <span class="o">=</span> <span class="n">dwmac1000_flow_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmt</span> <span class="o">=</span> <span class="n">dwmac1000_pmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_umac_addr</span> <span class="o">=</span> <span class="n">dwmac1000_set_umac_addr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_umac_addr</span> <span class="o">=</span> <span class="n">dwmac1000_get_umac_addr</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mac_device_info</span> <span class="o">*</span><span class="nf">dwmac1000_setup</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mac_device_info</span> <span class="o">*</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwid</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">GMAC_VERSION</span><span class="p">);</span>

	<span class="n">mac</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">mac_device_info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">mac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dwmac1000_ops</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dwmac1000_dma_ops</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">port</span> <span class="o">=</span> <span class="n">GMAC_CONTROL_PS</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">GMAC_CONTROL_DM</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">speed</span> <span class="o">=</span> <span class="n">GMAC_CONTROL_FES</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">mii</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">GMAC_MII_ADDR</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">mii</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">GMAC_MII_DATA</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">synopsys_uid</span> <span class="o">=</span> <span class="n">hwid</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">mac</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
