<reference anchor="IEC 61523-3" target="https://ieeexplore.ieee.org/document/7386825">
  <front>
    <title>IEC 61523-3 Ed.1 (IEEE Std 1497(TM)-2001): Delay and Power Calculation Standards - Part 3: Standard Delay Format (SDF) for the Electronic Design Process</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2004.7386825"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2016" month="January" day="19"/>
    <keyword>IEC Standards</keyword>
    <keyword>Computer languages</keyword>
    <keyword>Delays</keyword>
    <keyword>Digital systems</keyword>
    <keyword>Timing analysis</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>computer</keyword>
    <keyword>computer languages</keyword>
    <keyword>delay</keyword>
    <keyword>delay backannotation</keyword>
    <keyword>digital systems</keyword>
    <keyword>electronic systems</keyword>
    <keyword>hardware</keyword>
    <keyword>hardware design</keyword>
    <keyword>SDF</keyword>
    <keyword>timing</keyword>
    <keyword>timing analysis</keyword>
    <keyword>timing backannotation</keyword>
    <keyword>timing verification</keyword>
    <abstract>The Standard Delay Format (SDF) is defined in this standard. SDF is a textual file format for representing the delay and timing information of electronic systems. While both human and machine readable, in its most common usage it will be machine written and machine read in support of timing analysis and verification tools, and of other tools requiring delay and timing information. The primary audience for this standard is the implementers of tools supporting the format, but anyone with a need to understand the formats contents will find it useful.</abstract>
  </front>
</reference>