Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav
