domain_path: C:\Verilog-lab\AXI_UART_SW\AXI_UART_PLAT\export\AXI_UART_PLAT\sw\standalone_ps7_cortexa9_0
app_src_dir: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\sw_apps\empty_application
template: empty_application
