INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/InstFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/MemAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemAccess
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/RamController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onePureRV32
WARNING: [VRFC 10-3248] data object 'reg_wen_EXE' is already declared [/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v:61]
WARNING: [VRFC 10-3703] second declaration of 'reg_wen_EXE' ignored [/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v:61]
INFO: [VRFC 10-2458] undeclared symbol takeInsFinish, assumed default net type wire [/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/onePureRV32.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
