<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW513 (RLOOP - POWER NODE): hetBase Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_250X66.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW513 (RLOOP - POWER NODE)
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structhet_base.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">hetBase Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>HET Register Definition.  
 <a href="structhet_base.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="rm4__n2het____private_8h_source.html">COMMON_CODE/RM4/LCCM240__RM4__N2HET/rm4_n2het__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for hetBase:</div>
<div class="dyncontent">
<div class="center"><img src="structhet_base__coll__graph.png" border="0" usemap="#het_base_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5ab4a5e1e29dd55e8c37c5446dc4263f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a5ab4a5e1e29dd55e8c37c5446dc4263f">GCR</a></td></tr>
<tr class="memdesc:a5ab4a5e1e29dd55e8c37c5446dc4263f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: Global control register  <a href="#a5ab4a5e1e29dd55e8c37c5446dc4263f">More...</a><br /></td></tr>
<tr class="separator:a5ab4a5e1e29dd55e8c37c5446dc4263f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bef6a2e2684dce7a573c00b77d97294"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a2bef6a2e2684dce7a573c00b77d97294">PFR</a></td></tr>
<tr class="memdesc:a2bef6a2e2684dce7a573c00b77d97294"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: Prescale factor register  <a href="#a2bef6a2e2684dce7a573c00b77d97294">More...</a><br /></td></tr>
<tr class="separator:a2bef6a2e2684dce7a573c00b77d97294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bc13fb9d10a484f125875cbede5901"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a32bc13fb9d10a484f125875cbede5901">ADDR</a></td></tr>
<tr class="memdesc:a32bc13fb9d10a484f125875cbede5901"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: Current address register  <a href="#a32bc13fb9d10a484f125875cbede5901">More...</a><br /></td></tr>
<tr class="separator:a32bc13fb9d10a484f125875cbede5901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4472e160c625f06aea7905fe5a9a2fe5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a4472e160c625f06aea7905fe5a9a2fe5">OFF1</a></td></tr>
<tr class="memdesc:a4472e160c625f06aea7905fe5a9a2fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: Interrupt offset register 1  <a href="#a4472e160c625f06aea7905fe5a9a2fe5">More...</a><br /></td></tr>
<tr class="separator:a4472e160c625f06aea7905fe5a9a2fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94c7efa85fad3e2ea23e326af162d3f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ae94c7efa85fad3e2ea23e326af162d3f">OFF2</a></td></tr>
<tr class="memdesc:ae94c7efa85fad3e2ea23e326af162d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: Interrupt offset register 2  <a href="#ae94c7efa85fad3e2ea23e326af162d3f">More...</a><br /></td></tr>
<tr class="separator:ae94c7efa85fad3e2ea23e326af162d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96185ac19e720ffa95800b50c6411def"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a96185ac19e720ffa95800b50c6411def">INTENAS</a></td></tr>
<tr class="memdesc:a96185ac19e720ffa95800b50c6411def"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: Interrupt enable set register  <a href="#a96185ac19e720ffa95800b50c6411def">More...</a><br /></td></tr>
<tr class="separator:a96185ac19e720ffa95800b50c6411def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addff26442b078a08fc84e5fd955ada78"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#addff26442b078a08fc84e5fd955ada78">INTENAC</a></td></tr>
<tr class="memdesc:addff26442b078a08fc84e5fd955ada78"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0018: Interrupt enable clear register  <a href="#addff26442b078a08fc84e5fd955ada78">More...</a><br /></td></tr>
<tr class="separator:addff26442b078a08fc84e5fd955ada78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072b88bfe7b9bf54139966aa27a6c8bc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a072b88bfe7b9bf54139966aa27a6c8bc">EXC1</a></td></tr>
<tr class="memdesc:a072b88bfe7b9bf54139966aa27a6c8bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: Exception control register 1  <a href="#a072b88bfe7b9bf54139966aa27a6c8bc">More...</a><br /></td></tr>
<tr class="separator:a072b88bfe7b9bf54139966aa27a6c8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb97d007a3612fc9654741c3590a3a9f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#aeb97d007a3612fc9654741c3590a3a9f">EXC2</a></td></tr>
<tr class="memdesc:aeb97d007a3612fc9654741c3590a3a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: Exception control register 2  <a href="#aeb97d007a3612fc9654741c3590a3a9f">More...</a><br /></td></tr>
<tr class="separator:aeb97d007a3612fc9654741c3590a3a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3a87341ccf146789b2f562d7ddaae0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a3f3a87341ccf146789b2f562d7ddaae0">PRY</a></td></tr>
<tr class="memdesc:a3f3a87341ccf146789b2f562d7ddaae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: Interrupt priority register  <a href="#a3f3a87341ccf146789b2f562d7ddaae0">More...</a><br /></td></tr>
<tr class="separator:a3f3a87341ccf146789b2f562d7ddaae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ace29e08fe3287ab3c4b7cd92c664b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a35ace29e08fe3287ab3c4b7cd92c664b">FLG</a></td></tr>
<tr class="memdesc:a35ace29e08fe3287ab3c4b7cd92c664b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028: Interrupt flag register  <a href="#a35ace29e08fe3287ab3c4b7cd92c664b">More...</a><br /></td></tr>
<tr class="separator:a35ace29e08fe3287ab3c4b7cd92c664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec7c99120f40f164ac51d5e2bbbf425"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#afec7c99120f40f164ac51d5e2bbbf425">AND</a></td></tr>
<tr class="memdesc:afec7c99120f40f164ac51d5e2bbbf425"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C: AND share control register  <a href="#afec7c99120f40f164ac51d5e2bbbf425">More...</a><br /></td></tr>
<tr class="separator:afec7c99120f40f164ac51d5e2bbbf425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c124ff8ffb29a434680f6ca962463f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ad5c124ff8ffb29a434680f6ca962463f">u32RM4_HET__rsvd1</a></td></tr>
<tr class="memdesc:ad5c124ff8ffb29a434680f6ca962463f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0030: Reserved  <a href="#ad5c124ff8ffb29a434680f6ca962463f">More...</a><br /></td></tr>
<tr class="separator:ad5c124ff8ffb29a434680f6ca962463f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c30863060634e6076094a06634c2e5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a31c30863060634e6076094a06634c2e5">HRSH</a></td></tr>
<tr class="memdesc:a31c30863060634e6076094a06634c2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0034: High resolution share register  <a href="#a31c30863060634e6076094a06634c2e5">More...</a><br /></td></tr>
<tr class="separator:a31c30863060634e6076094a06634c2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348c73103492aefbb2139549d090eb95"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a348c73103492aefbb2139549d090eb95">XOR</a></td></tr>
<tr class="memdesc:a348c73103492aefbb2139549d090eb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0038: XOR share register  <a href="#a348c73103492aefbb2139549d090eb95">More...</a><br /></td></tr>
<tr class="separator:a348c73103492aefbb2139549d090eb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8994fbbb7302a856d5228c9121dbe1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a7c8994fbbb7302a856d5228c9121dbe1">REQENS</a></td></tr>
<tr class="memdesc:a7c8994fbbb7302a856d5228c9121dbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x003C: Request enable set register  <a href="#a7c8994fbbb7302a856d5228c9121dbe1">More...</a><br /></td></tr>
<tr class="separator:a7c8994fbbb7302a856d5228c9121dbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239370faa683f831645dbc497c24f911"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a239370faa683f831645dbc497c24f911">REQENC</a></td></tr>
<tr class="memdesc:a239370faa683f831645dbc497c24f911"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0040: Request enable clear register  <a href="#a239370faa683f831645dbc497c24f911">More...</a><br /></td></tr>
<tr class="separator:a239370faa683f831645dbc497c24f911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695059d0ea849de635234b1b0c61e88a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a695059d0ea849de635234b1b0c61e88a">REQDS</a></td></tr>
<tr class="memdesc:a695059d0ea849de635234b1b0c61e88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0044: Request destination select register  <a href="#a695059d0ea849de635234b1b0c61e88a">More...</a><br /></td></tr>
<tr class="separator:a695059d0ea849de635234b1b0c61e88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174f503dfb9da3de9c564ca600483413"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a174f503dfb9da3de9c564ca600483413">u32RM4_HET__rsvd2</a></td></tr>
<tr class="memdesc:a174f503dfb9da3de9c564ca600483413"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0048: Reserved  <a href="#a174f503dfb9da3de9c564ca600483413">More...</a><br /></td></tr>
<tr class="separator:a174f503dfb9da3de9c564ca600483413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2bb2896870a620e8a21b6a9e226007"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a5e2bb2896870a620e8a21b6a9e226007">DIR</a></td></tr>
<tr class="memdesc:a5e2bb2896870a620e8a21b6a9e226007"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x004C: Direction register  <a href="#a5e2bb2896870a620e8a21b6a9e226007">More...</a><br /></td></tr>
<tr class="separator:a5e2bb2896870a620e8a21b6a9e226007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5939bde8ef2af9286ffba8874310925c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a5939bde8ef2af9286ffba8874310925c">DIN</a></td></tr>
<tr class="memdesc:a5939bde8ef2af9286ffba8874310925c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0050: Data input register  <a href="#a5939bde8ef2af9286ffba8874310925c">More...</a><br /></td></tr>
<tr class="separator:a5939bde8ef2af9286ffba8874310925c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11cc6bbce369ed87af41ca3610fc789"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ab11cc6bbce369ed87af41ca3610fc789">DOUT</a></td></tr>
<tr class="memdesc:ab11cc6bbce369ed87af41ca3610fc789"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0054: Data output register  <a href="#ab11cc6bbce369ed87af41ca3610fc789">More...</a><br /></td></tr>
<tr class="separator:ab11cc6bbce369ed87af41ca3610fc789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7ad1718fc869cb7238a2fda8e9d5b6"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a7b7ad1718fc869cb7238a2fda8e9d5b6">DSET</a></td></tr>
<tr class="memdesc:a7b7ad1718fc869cb7238a2fda8e9d5b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0058: Data output set register  <a href="#a7b7ad1718fc869cb7238a2fda8e9d5b6">More...</a><br /></td></tr>
<tr class="separator:a7b7ad1718fc869cb7238a2fda8e9d5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838578779a8b581c8d31c8a183b447e9"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a838578779a8b581c8d31c8a183b447e9">DCLR</a></td></tr>
<tr class="memdesc:a838578779a8b581c8d31c8a183b447e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x005C: Data output clear register  <a href="#a838578779a8b581c8d31c8a183b447e9">More...</a><br /></td></tr>
<tr class="separator:a838578779a8b581c8d31c8a183b447e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47174aaffd0a7c281e5b191acfff71b5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a47174aaffd0a7c281e5b191acfff71b5">PDR</a></td></tr>
<tr class="memdesc:a47174aaffd0a7c281e5b191acfff71b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0060: Open drain register  <a href="#a47174aaffd0a7c281e5b191acfff71b5">More...</a><br /></td></tr>
<tr class="separator:a47174aaffd0a7c281e5b191acfff71b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5530a149da3c715c0ec50da821751ed7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a5530a149da3c715c0ec50da821751ed7">PULDIS</a></td></tr>
<tr class="memdesc:a5530a149da3c715c0ec50da821751ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0064: Pull disable register  <a href="#a5530a149da3c715c0ec50da821751ed7">More...</a><br /></td></tr>
<tr class="separator:a5530a149da3c715c0ec50da821751ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70c5d837763b9a850076f9363a88512"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ad70c5d837763b9a850076f9363a88512">PSL</a></td></tr>
<tr class="memdesc:ad70c5d837763b9a850076f9363a88512"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0068: Pull select register  <a href="#ad70c5d837763b9a850076f9363a88512">More...</a><br /></td></tr>
<tr class="separator:ad70c5d837763b9a850076f9363a88512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b5b6d3ab06df6733044cad2b21bd07"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a30b5b6d3ab06df6733044cad2b21bd07">u32RM4_HET__rsvd3</a></td></tr>
<tr class="memdesc:a30b5b6d3ab06df6733044cad2b21bd07"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x006C: Reserved  <a href="#a30b5b6d3ab06df6733044cad2b21bd07">More...</a><br /></td></tr>
<tr class="separator:a30b5b6d3ab06df6733044cad2b21bd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b88b43c107fd404649fce84a1377c7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a24b88b43c107fd404649fce84a1377c7">u32RM4_HET__rsvd4</a></td></tr>
<tr class="memdesc:a24b88b43c107fd404649fce84a1377c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0070: Reserved  <a href="#a24b88b43c107fd404649fce84a1377c7">More...</a><br /></td></tr>
<tr class="separator:a24b88b43c107fd404649fce84a1377c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b24c63c357056371f92d342990fbcd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a33b24c63c357056371f92d342990fbcd">PCR</a></td></tr>
<tr class="memdesc:a33b24c63c357056371f92d342990fbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0074: Parity control register  <a href="#a33b24c63c357056371f92d342990fbcd">More...</a><br /></td></tr>
<tr class="separator:a33b24c63c357056371f92d342990fbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcf7481aa05b7e7ede6bffd6ef50179"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a8dcf7481aa05b7e7ede6bffd6ef50179">PAR</a></td></tr>
<tr class="memdesc:a8dcf7481aa05b7e7ede6bffd6ef50179"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0078: Parity address register  <a href="#a8dcf7481aa05b7e7ede6bffd6ef50179">More...</a><br /></td></tr>
<tr class="separator:a8dcf7481aa05b7e7ede6bffd6ef50179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82785b1b2a4865c9294a74ba4f67fc2d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a82785b1b2a4865c9294a74ba4f67fc2d">PPR</a></td></tr>
<tr class="memdesc:a82785b1b2a4865c9294a74ba4f67fc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x007C: Parity pin select register  <a href="#a82785b1b2a4865c9294a74ba4f67fc2d">More...</a><br /></td></tr>
<tr class="separator:a82785b1b2a4865c9294a74ba4f67fc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3773a173f86c89ddb20253df19aa9972"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a3773a173f86c89ddb20253df19aa9972">SFPRLD</a></td></tr>
<tr class="memdesc:a3773a173f86c89ddb20253df19aa9972"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0080: Suppression filter preload register  <a href="#a3773a173f86c89ddb20253df19aa9972">More...</a><br /></td></tr>
<tr class="separator:a3773a173f86c89ddb20253df19aa9972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1538ffe375467aa7914baa9df58a0622"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a1538ffe375467aa7914baa9df58a0622">SFENA</a></td></tr>
<tr class="memdesc:a1538ffe375467aa7914baa9df58a0622"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0084: Suppression filter enable register  <a href="#a1538ffe375467aa7914baa9df58a0622">More...</a><br /></td></tr>
<tr class="separator:a1538ffe375467aa7914baa9df58a0622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22e15f1da306f5ebb2256f3e6cecd2a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ab22e15f1da306f5ebb2256f3e6cecd2a">u32RM4_HET__rsvd5</a></td></tr>
<tr class="memdesc:ab22e15f1da306f5ebb2256f3e6cecd2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0088: Reserved  <a href="#ab22e15f1da306f5ebb2256f3e6cecd2a">More...</a><br /></td></tr>
<tr class="separator:ab22e15f1da306f5ebb2256f3e6cecd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd5429027e916878d283781b5908fd7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a8cd5429027e916878d283781b5908fd7">LBPSEL</a></td></tr>
<tr class="memdesc:a8cd5429027e916878d283781b5908fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x008C: Loop back pair select register  <a href="#a8cd5429027e916878d283781b5908fd7">More...</a><br /></td></tr>
<tr class="separator:a8cd5429027e916878d283781b5908fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cc0084b311f9de93cf9fbd632cde3e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#ae0cc0084b311f9de93cf9fbd632cde3e">LBPDIR</a></td></tr>
<tr class="memdesc:ae0cc0084b311f9de93cf9fbd632cde3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0090: Loop back pair direction register  <a href="#ae0cc0084b311f9de93cf9fbd632cde3e">More...</a><br /></td></tr>
<tr class="separator:ae0cc0084b311f9de93cf9fbd632cde3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051142d2242693c68be6e985a4fad630"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhet_base.html#a051142d2242693c68be6e985a4fad630">PINDIS</a></td></tr>
<tr class="memdesc:a051142d2242693c68be6e985a4fad630"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0094: Pin disable register  <a href="#a051142d2242693c68be6e985a4fad630">More...</a><br /></td></tr>
<tr class="separator:a051142d2242693c68be6e985a4fad630"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>HET Register Definition. </p>
<p>HET Base Register Definition.</p>
<p>This structure is used to access the HET module registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a32bc13fb9d10a484f125875cbede5901"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: Current address register </p>

</div>
</div>
<a class="anchor" id="afec7c99120f40f164ac51d5e2bbbf425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::AND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C: AND share control register </p>

</div>
</div>
<a class="anchor" id="a838578779a8b581c8d31c8a183b447e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::DCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x005C: Data output clear register </p>

</div>
</div>
<a class="anchor" id="a5939bde8ef2af9286ffba8874310925c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::DIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0050: Data input register </p>

</div>
</div>
<a class="anchor" id="a5e2bb2896870a620e8a21b6a9e226007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x004C: Direction register </p>

</div>
</div>
<a class="anchor" id="ab11cc6bbce369ed87af41ca3610fc789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0054: Data output register </p>

</div>
</div>
<a class="anchor" id="a7b7ad1718fc869cb7238a2fda8e9d5b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::DSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0058: Data output set register </p>

</div>
</div>
<a class="anchor" id="a072b88bfe7b9bf54139966aa27a6c8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::EXC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: Exception control register 1 </p>

</div>
</div>
<a class="anchor" id="aeb97d007a3612fc9654741c3590a3a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::EXC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: Exception control register 2 </p>

</div>
</div>
<a class="anchor" id="a35ace29e08fe3287ab3c4b7cd92c664b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::FLG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028: Interrupt flag register </p>

</div>
</div>
<a class="anchor" id="a5ab4a5e1e29dd55e8c37c5446dc4263f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: Global control register </p>

</div>
</div>
<a class="anchor" id="a31c30863060634e6076094a06634c2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::HRSH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0034: High resolution share register </p>

</div>
</div>
<a class="anchor" id="addff26442b078a08fc84e5fd955ada78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::INTENAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0018: Interrupt enable clear register </p>

</div>
</div>
<a class="anchor" id="a96185ac19e720ffa95800b50c6411def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::INTENAS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: Interrupt enable set register </p>

</div>
</div>
<a class="anchor" id="ae0cc0084b311f9de93cf9fbd632cde3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::LBPDIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0090: Loop back pair direction register </p>

</div>
</div>
<a class="anchor" id="a8cd5429027e916878d283781b5908fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::LBPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x008C: Loop back pair select register </p>

</div>
</div>
<a class="anchor" id="a4472e160c625f06aea7905fe5a9a2fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::OFF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: Interrupt offset register 1 </p>

</div>
</div>
<a class="anchor" id="ae94c7efa85fad3e2ea23e326af162d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::OFF2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: Interrupt offset register 2 </p>

</div>
</div>
<a class="anchor" id="a8dcf7481aa05b7e7ede6bffd6ef50179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0078: Parity address register </p>

</div>
</div>
<a class="anchor" id="a33b24c63c357056371f92d342990fbcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0074: Parity control register </p>

</div>
</div>
<a class="anchor" id="a47174aaffd0a7c281e5b191acfff71b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0060: Open drain register </p>

</div>
</div>
<a class="anchor" id="a2bef6a2e2684dce7a573c00b77d97294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: Prescale factor register </p>

</div>
</div>
<a class="anchor" id="a051142d2242693c68be6e985a4fad630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PINDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0094: Pin disable register </p>

</div>
</div>
<a class="anchor" id="a82785b1b2a4865c9294a74ba4f67fc2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x007C: Parity pin select register </p>

</div>
</div>
<a class="anchor" id="a3f3a87341ccf146789b2f562d7ddaae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PRY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: Interrupt priority register </p>

</div>
</div>
<a class="anchor" id="ad70c5d837763b9a850076f9363a88512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0068: Pull select register </p>

</div>
</div>
<a class="anchor" id="a5530a149da3c715c0ec50da821751ed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::PULDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0064: Pull disable register </p>

</div>
</div>
<a class="anchor" id="a695059d0ea849de635234b1b0c61e88a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::REQDS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0044: Request destination select register </p>

</div>
</div>
<a class="anchor" id="a239370faa683f831645dbc497c24f911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::REQENC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0040: Request enable clear register </p>

</div>
</div>
<a class="anchor" id="a7c8994fbbb7302a856d5228c9121dbe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::REQENS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x003C: Request enable set register </p>

</div>
</div>
<a class="anchor" id="a1538ffe375467aa7914baa9df58a0622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::SFENA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0084: Suppression filter enable register </p>

</div>
</div>
<a class="anchor" id="a3773a173f86c89ddb20253df19aa9972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::SFPRLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0080: Suppression filter preload register </p>

</div>
</div>
<a class="anchor" id="ad5c124ff8ffb29a434680f6ca962463f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::u32RM4_HET__rsvd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0030: Reserved </p>

</div>
</div>
<a class="anchor" id="a174f503dfb9da3de9c564ca600483413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::u32RM4_HET__rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0048: Reserved </p>

</div>
</div>
<a class="anchor" id="a30b5b6d3ab06df6733044cad2b21bd07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::u32RM4_HET__rsvd3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x006C: Reserved </p>

</div>
</div>
<a class="anchor" id="a24b88b43c107fd404649fce84a1377c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::u32RM4_HET__rsvd4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0070: Reserved </p>

</div>
</div>
<a class="anchor" id="ab22e15f1da306f5ebb2256f3e6cecd2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::u32RM4_HET__rsvd5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0088: Reserved </p>

</div>
</div>
<a class="anchor" id="a348c73103492aefbb2139549d090eb95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 hetBase::XOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0038: XOR share register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM240__RM4__N2HET/<a class="el" href="rm4__n2het____private_8h_source.html">rm4_n2het__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structhet_base.html">hetBase</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
