{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756451828185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756451828185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 29 12:47:08 2025 " "Processing started: Fri Aug 29 12:47:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756451828185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451828185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451828185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756451828489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756451828489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "src/uart/uart_tx_tb.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx_rx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx_rx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_tb " "Found entity 1: uart_tx_rx_tb" {  } { { "src/uart/uart_tx_rx_tb.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx_rx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "src/uart/uart_tb.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "src/uart/uart.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/transceiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/transceiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver " "Found entity 1: transceiver" {  } { { "src/uart/transceiver.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/transceiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/overlapping/tb_overlapping_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/overlapping/tb_overlapping_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_overlapping_sequence_detector_0110 " "Found entity 1: tb_overlapping_sequence_detector_0110" {  } { { "src/overlapping/tb_overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/overlapping/overlapping_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/overlapping/overlapping_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overlapping_sequence_detector_0110 " "Found entity 1: overlapping_sequence_detector_0110" {  } { { "src/overlapping/overlapping_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/overlapping/overlapping_sequence_detector_0110.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/non_overlapping/tb_sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/non_overlapping/tb_sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sequence_detector_0110 " "Found entity 1: tb_sequence_detector_0110" {  } { { "src/non_overlapping/tb_sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/non_overlapping/tb_sequence_detector_0110.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/non_overlapping/sequence_detector_0110.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/non_overlapping/sequence_detector_0110.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_0110 " "Found entity 1: sequence_detector_0110" {  } { { "src/non_overlapping/sequence_detector_0110.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/non_overlapping/sequence_detector_0110.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756451835490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451835490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transceiver " "Elaborating entity \"transceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756451835528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "src/uart/transceiver.sv" "uart_inst" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/transceiver.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "src/uart/uart.sv" "tx_inst" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(60) " "Verilog HDL assignment warning at uart_tx.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.sv(64) " "Verilog HDL assignment warning at uart_tx.sv(64): truncated value with size 32 to match size of target (13)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "src/uart/uart.sv" "rx_inst" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(46) " "Verilog HDL assignment warning at uart_rx.sv(46): truncated value with size 32 to match size of target (13)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_rx.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(60) " "Verilog HDL assignment warning at uart_rx.sv(60): truncated value with size 32 to match size of target (13)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_rx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.sv(70) " "Verilog HDL assignment warning at uart_rx.sv(70): truncated value with size 32 to match size of target (13)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_rx.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756451835558 "|uart|uart_rx:rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_detector_0110 sequence_detector_0110:u_no_overlap " "Elaborating entity \"sequence_detector_0110\" for hierarchy \"sequence_detector_0110:u_no_overlap\"" {  } { { "src/uart/transceiver.sv" "u_no_overlap" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/transceiver.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451835568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overlapping_sequence_detector_0110 overlapping_sequence_detector_0110:u_overlap " "Elaborating entity \"overlapping_sequence_detector_0110\" for hierarchy \"overlapping_sequence_detector_0110:u_overlap\"" {  } { { "src/uart/transceiver.sv" "u_overlap" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/transceiver.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451835568 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/uart_tx.sv" 43 -1 0 } } { "src/uart/transceiver.sv" "" { Text "D:/IntelFPGA/sem_5/sequence_detector/src/uart/transceiver.sv" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756451835968 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756451835968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756451836067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756451836356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756451836499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756451836499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756451836561 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756451836561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756451836561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756451836561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756451836571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 29 12:47:16 2025 " "Processing ended: Fri Aug 29 12:47:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756451836571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756451836571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756451836571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756451836571 ""}
