{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588268053541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588268053606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 10:34:13 2020 " "Processing started: Thu Apr 30 10:34:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588268053606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268053606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268053606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588268054486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588268054487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102312 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102349 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102380 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102410 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102437 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102469 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102485 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102497 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102507 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102518 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102532 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102544 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102560 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102571 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_reg-LogicFunction " "Found design unit 1: RD_reg-LogicFunction" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102594 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_reg " "Found entity 1: RD_reg" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_reg-LogicFunction " "Found design unit 1: MEM_reg-LogicFunction" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102612 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_reg-LogicFunction " "Found design unit 1: IF_reg-LogicFunction" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102651 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_reg-LogicFunction " "Found design unit 1: EXE_reg-LogicFunction" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102684 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/control_rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_RD_reg-LogicFunction " "Found design unit 1: control_RD_reg-LogicFunction" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102718 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_RD_reg " "Found entity 1: control_RD_reg" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-LogicFunction " "Found design unit 1: forwarding_unit-LogicFunction" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102755 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic_function " "Found design unit 1: datapath-logic_function" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102771 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_test-logic_function " "Found design unit 1: datapath_test-logic_function" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102781 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_test " "Found entity 1: datapath_test" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268102781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268102781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_test " "Elaborating entity \"datapath_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588268103687 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incr datapath_test.vhd(167) " "VHDL Signal Declaration warning at datapath_test.vhd(167): used implicit default value for signal \"incr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588268103716 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take datapath_test.vhd(322) " "VHDL Process Statement warning at datapath_test.vhd(322): signal \"take\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103737 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath_test.vhd(324) " "VHDL Process Statement warning at datapath_test.vhd(324): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103737 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath_test.vhd(326) " "VHDL Process Statement warning at datapath_test.vhd(326): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103738 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath_test.vhd(328) " "VHDL Process Statement warning at datapath_test.vhd(328): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103738 "|datapath_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "she datapath_test.vhd(317) " "VHDL Process Statement warning at datapath_test.vhd(317): inferring latch(es) for signal or variable \"she\", which holds its previous value in one or more paths through the process" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268103739 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunna datapath_test.vhd(337) " "VHDL Process Statement warning at datapath_test.vhd(337): signal \"gunna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103740 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath_test.vhd(339) " "VHDL Process Statement warning at datapath_test.vhd(339): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103740 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath_test.vhd(341) " "VHDL Process Statement warning at datapath_test.vhd(341): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103740 "|datapath_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hola datapath_test.vhd(332) " "VHDL Process Statement warning at datapath_test.vhd(332): inferring latch(es) for signal or variable \"hola\", which holds its previous value in one or more paths through the process" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268103741 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down datapath_test.vhd(351) " "VHDL Process Statement warning at datapath_test.vhd(351): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103742 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapath_test.vhd(353) " "VHDL Process Statement warning at datapath_test.vhd(353): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103742 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath_test.vhd(363) " "VHDL Process Statement warning at datapath_test.vhd(363): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103743 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath_test.vhd(374) " "VHDL Process Statement warning at datapath_test.vhd(374): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103744 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath_test.vhd(380) " "VHDL Process Statement warning at datapath_test.vhd(380): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103744 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath_test.vhd(386) " "VHDL Process Statement warning at datapath_test.vhd(386): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103744 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath_test.vhd(386) " "VHDL Process Statement warning at datapath_test.vhd(386): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103744 "|datapath_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel datapath_test.vhd(368) " "VHDL Process Statement warning at datapath_test.vhd(368): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 368 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268103744 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice datapath_test.vhd(402) " "VHDL Process Statement warning at datapath_test.vhd(402): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103745 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapath_test.vhd(404) " "VHDL Process Statement warning at datapath_test.vhd(404): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103745 "|datapath_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear datapath_test.vhd(419) " "VHDL Process Statement warning at datapath_test.vhd(419): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268103745 "|datapath_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "branchtype datapath_test.vhd(12) " "Output port \"branchtype\" at datapath_test.vhd(12) has no driver" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588268103754 "|datapath_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluop datapath_test.vhd(16) " "Output port \"aluop\" at datapath_test.vhd(16) has no driver" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588268103754 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel datapath_test.vhd(368) " "Inferred latch for \"sel\" at datapath_test.vhd(368)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[0\] datapath_test.vhd(332) " "Inferred latch for \"hola\[0\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[1\] datapath_test.vhd(332) " "Inferred latch for \"hola\[1\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[2\] datapath_test.vhd(332) " "Inferred latch for \"hola\[2\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[3\] datapath_test.vhd(332) " "Inferred latch for \"hola\[3\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[4\] datapath_test.vhd(332) " "Inferred latch for \"hola\[4\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[5\] datapath_test.vhd(332) " "Inferred latch for \"hola\[5\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[6\] datapath_test.vhd(332) " "Inferred latch for \"hola\[6\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[7\] datapath_test.vhd(332) " "Inferred latch for \"hola\[7\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[8\] datapath_test.vhd(332) " "Inferred latch for \"hola\[8\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[9\] datapath_test.vhd(332) " "Inferred latch for \"hola\[9\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103758 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[10\] datapath_test.vhd(332) " "Inferred latch for \"hola\[10\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[11\] datapath_test.vhd(332) " "Inferred latch for \"hola\[11\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[12\] datapath_test.vhd(332) " "Inferred latch for \"hola\[12\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[13\] datapath_test.vhd(332) " "Inferred latch for \"hola\[13\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[14\] datapath_test.vhd(332) " "Inferred latch for \"hola\[14\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[15\] datapath_test.vhd(332) " "Inferred latch for \"hola\[15\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[16\] datapath_test.vhd(332) " "Inferred latch for \"hola\[16\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[17\] datapath_test.vhd(332) " "Inferred latch for \"hola\[17\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[18\] datapath_test.vhd(332) " "Inferred latch for \"hola\[18\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[19\] datapath_test.vhd(332) " "Inferred latch for \"hola\[19\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[20\] datapath_test.vhd(332) " "Inferred latch for \"hola\[20\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103759 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[21\] datapath_test.vhd(332) " "Inferred latch for \"hola\[21\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[22\] datapath_test.vhd(332) " "Inferred latch for \"hola\[22\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[23\] datapath_test.vhd(332) " "Inferred latch for \"hola\[23\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[24\] datapath_test.vhd(332) " "Inferred latch for \"hola\[24\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[25\] datapath_test.vhd(332) " "Inferred latch for \"hola\[25\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[26\] datapath_test.vhd(332) " "Inferred latch for \"hola\[26\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[27\] datapath_test.vhd(332) " "Inferred latch for \"hola\[27\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[28\] datapath_test.vhd(332) " "Inferred latch for \"hola\[28\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[29\] datapath_test.vhd(332) " "Inferred latch for \"hola\[29\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[30\] datapath_test.vhd(332) " "Inferred latch for \"hola\[30\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[31\] datapath_test.vhd(332) " "Inferred latch for \"hola\[31\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[32\] datapath_test.vhd(332) " "Inferred latch for \"hola\[32\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103760 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[33\] datapath_test.vhd(332) " "Inferred latch for \"hola\[33\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[34\] datapath_test.vhd(332) " "Inferred latch for \"hola\[34\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[35\] datapath_test.vhd(332) " "Inferred latch for \"hola\[35\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[36\] datapath_test.vhd(332) " "Inferred latch for \"hola\[36\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[37\] datapath_test.vhd(332) " "Inferred latch for \"hola\[37\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[38\] datapath_test.vhd(332) " "Inferred latch for \"hola\[38\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[39\] datapath_test.vhd(332) " "Inferred latch for \"hola\[39\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[40\] datapath_test.vhd(332) " "Inferred latch for \"hola\[40\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[41\] datapath_test.vhd(332) " "Inferred latch for \"hola\[41\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[42\] datapath_test.vhd(332) " "Inferred latch for \"hola\[42\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[43\] datapath_test.vhd(332) " "Inferred latch for \"hola\[43\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[44\] datapath_test.vhd(332) " "Inferred latch for \"hola\[44\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103761 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[45\] datapath_test.vhd(332) " "Inferred latch for \"hola\[45\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[46\] datapath_test.vhd(332) " "Inferred latch for \"hola\[46\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[47\] datapath_test.vhd(332) " "Inferred latch for \"hola\[47\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[48\] datapath_test.vhd(332) " "Inferred latch for \"hola\[48\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[49\] datapath_test.vhd(332) " "Inferred latch for \"hola\[49\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[50\] datapath_test.vhd(332) " "Inferred latch for \"hola\[50\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[51\] datapath_test.vhd(332) " "Inferred latch for \"hola\[51\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[52\] datapath_test.vhd(332) " "Inferred latch for \"hola\[52\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[53\] datapath_test.vhd(332) " "Inferred latch for \"hola\[53\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[54\] datapath_test.vhd(332) " "Inferred latch for \"hola\[54\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[55\] datapath_test.vhd(332) " "Inferred latch for \"hola\[55\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103762 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[56\] datapath_test.vhd(332) " "Inferred latch for \"hola\[56\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[57\] datapath_test.vhd(332) " "Inferred latch for \"hola\[57\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[58\] datapath_test.vhd(332) " "Inferred latch for \"hola\[58\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[59\] datapath_test.vhd(332) " "Inferred latch for \"hola\[59\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[60\] datapath_test.vhd(332) " "Inferred latch for \"hola\[60\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[61\] datapath_test.vhd(332) " "Inferred latch for \"hola\[61\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[62\] datapath_test.vhd(332) " "Inferred latch for \"hola\[62\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[63\] datapath_test.vhd(332) " "Inferred latch for \"hola\[63\]\" at datapath_test.vhd(332)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[0\] datapath_test.vhd(317) " "Inferred latch for \"she\[0\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[1\] datapath_test.vhd(317) " "Inferred latch for \"she\[1\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[2\] datapath_test.vhd(317) " "Inferred latch for \"she\[2\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103763 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[3\] datapath_test.vhd(317) " "Inferred latch for \"she\[3\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[4\] datapath_test.vhd(317) " "Inferred latch for \"she\[4\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[5\] datapath_test.vhd(317) " "Inferred latch for \"she\[5\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[6\] datapath_test.vhd(317) " "Inferred latch for \"she\[6\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[7\] datapath_test.vhd(317) " "Inferred latch for \"she\[7\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[8\] datapath_test.vhd(317) " "Inferred latch for \"she\[8\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[9\] datapath_test.vhd(317) " "Inferred latch for \"she\[9\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[10\] datapath_test.vhd(317) " "Inferred latch for \"she\[10\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[11\] datapath_test.vhd(317) " "Inferred latch for \"she\[11\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103764 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[12\] datapath_test.vhd(317) " "Inferred latch for \"she\[12\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[13\] datapath_test.vhd(317) " "Inferred latch for \"she\[13\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[14\] datapath_test.vhd(317) " "Inferred latch for \"she\[14\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[15\] datapath_test.vhd(317) " "Inferred latch for \"she\[15\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[16\] datapath_test.vhd(317) " "Inferred latch for \"she\[16\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[17\] datapath_test.vhd(317) " "Inferred latch for \"she\[17\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[18\] datapath_test.vhd(317) " "Inferred latch for \"she\[18\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[19\] datapath_test.vhd(317) " "Inferred latch for \"she\[19\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[20\] datapath_test.vhd(317) " "Inferred latch for \"she\[20\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[21\] datapath_test.vhd(317) " "Inferred latch for \"she\[21\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[22\] datapath_test.vhd(317) " "Inferred latch for \"she\[22\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103765 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[23\] datapath_test.vhd(317) " "Inferred latch for \"she\[23\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[24\] datapath_test.vhd(317) " "Inferred latch for \"she\[24\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[25\] datapath_test.vhd(317) " "Inferred latch for \"she\[25\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[26\] datapath_test.vhd(317) " "Inferred latch for \"she\[26\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[27\] datapath_test.vhd(317) " "Inferred latch for \"she\[27\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[28\] datapath_test.vhd(317) " "Inferred latch for \"she\[28\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[29\] datapath_test.vhd(317) " "Inferred latch for \"she\[29\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[30\] datapath_test.vhd(317) " "Inferred latch for \"she\[30\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[31\] datapath_test.vhd(317) " "Inferred latch for \"she\[31\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[32\] datapath_test.vhd(317) " "Inferred latch for \"she\[32\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[33\] datapath_test.vhd(317) " "Inferred latch for \"she\[33\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103766 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[34\] datapath_test.vhd(317) " "Inferred latch for \"she\[34\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[35\] datapath_test.vhd(317) " "Inferred latch for \"she\[35\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[36\] datapath_test.vhd(317) " "Inferred latch for \"she\[36\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[37\] datapath_test.vhd(317) " "Inferred latch for \"she\[37\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[38\] datapath_test.vhd(317) " "Inferred latch for \"she\[38\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[39\] datapath_test.vhd(317) " "Inferred latch for \"she\[39\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[40\] datapath_test.vhd(317) " "Inferred latch for \"she\[40\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[41\] datapath_test.vhd(317) " "Inferred latch for \"she\[41\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[42\] datapath_test.vhd(317) " "Inferred latch for \"she\[42\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103767 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[43\] datapath_test.vhd(317) " "Inferred latch for \"she\[43\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[44\] datapath_test.vhd(317) " "Inferred latch for \"she\[44\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[45\] datapath_test.vhd(317) " "Inferred latch for \"she\[45\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[46\] datapath_test.vhd(317) " "Inferred latch for \"she\[46\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[47\] datapath_test.vhd(317) " "Inferred latch for \"she\[47\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[48\] datapath_test.vhd(317) " "Inferred latch for \"she\[48\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[49\] datapath_test.vhd(317) " "Inferred latch for \"she\[49\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[50\] datapath_test.vhd(317) " "Inferred latch for \"she\[50\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[51\] datapath_test.vhd(317) " "Inferred latch for \"she\[51\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[52\] datapath_test.vhd(317) " "Inferred latch for \"she\[52\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[53\] datapath_test.vhd(317) " "Inferred latch for \"she\[53\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103768 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[54\] datapath_test.vhd(317) " "Inferred latch for \"she\[54\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[55\] datapath_test.vhd(317) " "Inferred latch for \"she\[55\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[56\] datapath_test.vhd(317) " "Inferred latch for \"she\[56\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[57\] datapath_test.vhd(317) " "Inferred latch for \"she\[57\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[58\] datapath_test.vhd(317) " "Inferred latch for \"she\[58\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[59\] datapath_test.vhd(317) " "Inferred latch for \"she\[59\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[60\] datapath_test.vhd(317) " "Inferred latch for \"she\[60\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[61\] datapath_test.vhd(317) " "Inferred latch for \"she\[61\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[62\] datapath_test.vhd(317) " "Inferred latch for \"she\[62\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[63\] datapath_test.vhd(317) " "Inferred latch for \"she\[63\]\" at datapath_test.vhd(317)" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268103769 "|datapath_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:u1\"" {  } { { "datapath_test.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268104167 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(36) " "VHDL Signal Declaration warning at instruction_fetch.vhd(36): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588268104225 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(37) " "VHDL Signal Declaration warning at instruction_fetch.vhd(37): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588268104225 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lacie instruction_fetch.vhd(59) " "VHDL Process Statement warning at instruction_fetch.vhd(59): signal \"lacie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104225 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_addr instruction_fetch.vhd(60) " "VHDL Process Statement warning at instruction_fetch.vhd(60): signal \"pc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104225 "|datapath|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\"" {  } { { "../../lab1/instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268104233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr programCounter.vhd(38) " "VHDL Process Statement warning at programCounter.vhd(38): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104266 "|datapath|instruction_fetch:u1|programCounter:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc programCounter.vhd(40) " "VHDL Process Statement warning at programCounter.vhd(40): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104266 "|datapath|instruction_fetch:u1|programCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268104270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld register8.vhd(19) " "VHDL Process Statement warning at register8.vhd(19): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104290 "|datapath|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D register8.vhd(22) " "VHDL Process Statement warning at register8.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268104290 "|datapath|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\"" {  } { { "../../lab1/instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268104305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268105108 ""}  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588268105108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268105287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"risc_v_decoder:u2\"" {  } { { "datapath_test.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105536 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105576 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105576 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105576 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105577 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105578 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105579 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105579 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105579 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105579 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105579 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105580 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105581 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105582 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105583 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105584 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105585 "|datapath|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u3\"" {  } { { "datapath_test.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105673 "|datapath|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u4\"" {  } { { "datapath_test.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"ALU_64:u5\"" {  } { { "datapath_test.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105734 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105775 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105775 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105775 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105776 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105777 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105778 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268105779 "|datapath|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"ALU_64:u5\|addsub:U1\"" {  } { { "../../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268105825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"ALU_64:u5\|logicShift:U3\"" {  } { { "../../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106166 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106221 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106222 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106223 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106224 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106225 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106226 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106227 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106227 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u6\"" {  } { { "datapath_test.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268106479 ""}  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588268106479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268106583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268106583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u7\"" {  } { { "datapath_test.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106965 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr control_unit.vhd(18) " "VHDL Process Statement warning at control_unit.vhd(18): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268106985 "|datapath|control_unit:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:u8\"" {  } { { "datapath_test.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268106989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:u9 " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:u9\"" {  } { { "datapath_test.vhd" "u9" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall IF_reg.vhd(23) " "VHDL Process Statement warning at IF_reg.vhd(23): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268107043 "|datapath|IF_reg:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_reg RD_reg:u10 " "Elaborating entity \"RD_reg\" for hierarchy \"RD_reg:u10\"" {  } { { "datapath_test.vhd" "u10" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268107079 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268107079 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268107079 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588268107079 "|datapath|RD_reg:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_RD_reg control_RD_reg:u11 " "Elaborating entity \"control_RD_reg\" for hierarchy \"control_RD_reg:u11\"" {  } { { "datapath_test.vhd" "u11" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:u12 " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:u12\"" {  } { { "datapath_test.vhd" "u12" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:u14 " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:u14\"" {  } { { "datapath_test.vhd" "u14" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u15 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u15\"" {  } { { "datapath_test.vhd" "u15" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268107154 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA forwarding_unit.vhd(17) " "VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB forwarding_unit.vhd(34) " "VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[0\]\" at forwarding_unit.vhd(34)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[1\]\" at forwarding_unit.vhd(34)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at forwarding_unit.vhd(17)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at forwarding_unit.vhd(17)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268107179 "|datapath|forwarding_unit:u15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|c " "LATCH primitive \"ALU_64:u5\|c\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[0\] " "LATCH primitive \"ALU_64:u5\|r\[0\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[1\] " "LATCH primitive \"ALU_64:u5\|r\[1\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[2\] " "LATCH primitive \"ALU_64:u5\|r\[2\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[3\] " "LATCH primitive \"ALU_64:u5\|r\[3\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[4\] " "LATCH primitive \"ALU_64:u5\|r\[4\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[5\] " "LATCH primitive \"ALU_64:u5\|r\[5\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[6\] " "LATCH primitive \"ALU_64:u5\|r\[6\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[7\] " "LATCH primitive \"ALU_64:u5\|r\[7\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[8\] " "LATCH primitive \"ALU_64:u5\|r\[8\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[9\] " "LATCH primitive \"ALU_64:u5\|r\[9\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[10\] " "LATCH primitive \"ALU_64:u5\|r\[10\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[11\] " "LATCH primitive \"ALU_64:u5\|r\[11\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[12\] " "LATCH primitive \"ALU_64:u5\|r\[12\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[13\] " "LATCH primitive \"ALU_64:u5\|r\[13\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[14\] " "LATCH primitive \"ALU_64:u5\|r\[14\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[15\] " "LATCH primitive \"ALU_64:u5\|r\[15\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[16\] " "LATCH primitive \"ALU_64:u5\|r\[16\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[17\] " "LATCH primitive \"ALU_64:u5\|r\[17\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[18\] " "LATCH primitive \"ALU_64:u5\|r\[18\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[19\] " "LATCH primitive \"ALU_64:u5\|r\[19\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[20\] " "LATCH primitive \"ALU_64:u5\|r\[20\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[21\] " "LATCH primitive \"ALU_64:u5\|r\[21\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[22\] " "LATCH primitive \"ALU_64:u5\|r\[22\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[23\] " "LATCH primitive \"ALU_64:u5\|r\[23\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[24\] " "LATCH primitive \"ALU_64:u5\|r\[24\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[25\] " "LATCH primitive \"ALU_64:u5\|r\[25\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[26\] " "LATCH primitive \"ALU_64:u5\|r\[26\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[27\] " "LATCH primitive \"ALU_64:u5\|r\[27\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[28\] " "LATCH primitive \"ALU_64:u5\|r\[28\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[29\] " "LATCH primitive \"ALU_64:u5\|r\[29\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[30\] " "LATCH primitive \"ALU_64:u5\|r\[30\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[31\] " "LATCH primitive \"ALU_64:u5\|r\[31\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[32\] " "LATCH primitive \"ALU_64:u5\|r\[32\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[33\] " "LATCH primitive \"ALU_64:u5\|r\[33\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[34\] " "LATCH primitive \"ALU_64:u5\|r\[34\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[35\] " "LATCH primitive \"ALU_64:u5\|r\[35\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[36\] " "LATCH primitive \"ALU_64:u5\|r\[36\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[37\] " "LATCH primitive \"ALU_64:u5\|r\[37\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[38\] " "LATCH primitive \"ALU_64:u5\|r\[38\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[39\] " "LATCH primitive \"ALU_64:u5\|r\[39\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[40\] " "LATCH primitive \"ALU_64:u5\|r\[40\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[41\] " "LATCH primitive \"ALU_64:u5\|r\[41\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[42\] " "LATCH primitive \"ALU_64:u5\|r\[42\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[43\] " "LATCH primitive \"ALU_64:u5\|r\[43\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[44\] " "LATCH primitive \"ALU_64:u5\|r\[44\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[45\] " "LATCH primitive \"ALU_64:u5\|r\[45\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[46\] " "LATCH primitive \"ALU_64:u5\|r\[46\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[47\] " "LATCH primitive \"ALU_64:u5\|r\[47\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[48\] " "LATCH primitive \"ALU_64:u5\|r\[48\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[49\] " "LATCH primitive \"ALU_64:u5\|r\[49\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[50\] " "LATCH primitive \"ALU_64:u5\|r\[50\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[51\] " "LATCH primitive \"ALU_64:u5\|r\[51\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[52\] " "LATCH primitive \"ALU_64:u5\|r\[52\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[53\] " "LATCH primitive \"ALU_64:u5\|r\[53\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[54\] " "LATCH primitive \"ALU_64:u5\|r\[54\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[55\] " "LATCH primitive \"ALU_64:u5\|r\[55\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[56\] " "LATCH primitive \"ALU_64:u5\|r\[56\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[57\] " "LATCH primitive \"ALU_64:u5\|r\[57\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[58\] " "LATCH primitive \"ALU_64:u5\|r\[58\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[59\] " "LATCH primitive \"ALU_64:u5\|r\[59\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[60\] " "LATCH primitive \"ALU_64:u5\|r\[60\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[61\] " "LATCH primitive \"ALU_64:u5\|r\[61\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[62\] " "LATCH primitive \"ALU_64:u5\|r\[62\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[63\] " "LATCH primitive \"ALU_64:u5\|r\[63\]\" is permanently enabled" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588268109287 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:u3\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:u3\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:u3\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:u3\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588268110696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588268110696 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588268110696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:u3\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:u3\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268110872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:u3\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:u3\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588268110872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588268110872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_osg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588268110960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268110960 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588268111610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel " "Latch sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RD_reg:u10\|fun3_out\[2\] " "Ports D and ENA on the latch are fed by the same signal RD_reg:u10\|fun3_out\[2\]" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111738 ""}  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[2\] " "Latch risc_v_decoder:u2\|opcode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[2\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[2\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111738 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[3\] " "Latch risc_v_decoder:u2\|opcode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[3\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[3\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111738 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[4\] " "Latch risc_v_decoder:u2\|opcode\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[4\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111738 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[5\] " "Latch risc_v_decoder:u2\|opcode\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[5\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[5\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111738 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[6\] " "Latch risc_v_decoder:u2\|opcode\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[6\] " "Latch risc_v_decoder:u2\|funct7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[5\] " "Latch risc_v_decoder:u2\|funct7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[4\] " "Latch risc_v_decoder:u2\|funct7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[3\] " "Latch risc_v_decoder:u2\|funct7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[2\] " "Latch risc_v_decoder:u2\|funct7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[1\] " "Latch risc_v_decoder:u2\|funct7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[0\] " "Latch risc_v_decoder:u2\|funct7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111739 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[0\] " "Latch risc_v_decoder:u2\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[1\] " "Latch risc_v_decoder:u2\|immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[2\] " "Latch risc_v_decoder:u2\|immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[3\] " "Latch risc_v_decoder:u2\|immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[4\] " "Latch risc_v_decoder:u2\|immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[5\] " "Latch risc_v_decoder:u2\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[6\] " "Latch risc_v_decoder:u2\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[7\] " "Latch risc_v_decoder:u2\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[8\] " "Latch risc_v_decoder:u2\|immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111740 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[9\] " "Latch risc_v_decoder:u2\|immediate\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[10\] " "Latch risc_v_decoder:u2\|immediate\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[11\] " "Latch risc_v_decoder:u2\|immediate\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[12\] " "Latch risc_v_decoder:u2\|immediate\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[13\] " "Latch risc_v_decoder:u2\|immediate\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[14\] " "Latch risc_v_decoder:u2\|immediate\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[15\] " "Latch risc_v_decoder:u2\|immediate\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[16\] " "Latch risc_v_decoder:u2\|immediate\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[17\] " "Latch risc_v_decoder:u2\|immediate\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111741 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[18\] " "Latch risc_v_decoder:u2\|immediate\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[19\] " "Latch risc_v_decoder:u2\|immediate\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[20\] " "Latch risc_v_decoder:u2\|immediate\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[21\] " "Latch risc_v_decoder:u2\|immediate\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[22\] " "Latch risc_v_decoder:u2\|immediate\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[23\] " "Latch risc_v_decoder:u2\|immediate\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[24\] " "Latch risc_v_decoder:u2\|immediate\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[25\] " "Latch risc_v_decoder:u2\|immediate\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[26\] " "Latch risc_v_decoder:u2\|immediate\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111742 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[27\] " "Latch risc_v_decoder:u2\|immediate\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[28\] " "Latch risc_v_decoder:u2\|immediate\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[29\] " "Latch risc_v_decoder:u2\|immediate\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[30\] " "Latch risc_v_decoder:u2\|immediate\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[0\] " "Latch risc_v_decoder:u2\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[1\] " "Latch risc_v_decoder:u2\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[2\] " "Latch risc_v_decoder:u2\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[3\] " "Latch risc_v_decoder:u2\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111743 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[4\] " "Latch risc_v_decoder:u2\|rs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[0\] " "Latch risc_v_decoder:u2\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[1\] " "Latch risc_v_decoder:u2\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[2\] " "Latch risc_v_decoder:u2\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[3\] " "Latch risc_v_decoder:u2\|rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[4\] " "Latch risc_v_decoder:u2\|rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_reg:u9\|instruction_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_reg:u9\|instruction_out\[6\]" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588268111744 ""}  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588268111744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "increment GND " "Pin \"increment\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|increment"} { "Warning" "WMLS_MLS_STUCK_PIN" "branchtype\[0\] GND " "Pin \"branchtype\[0\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|branchtype[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "branchtype\[1\] GND " "Pin \"branchtype\[1\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|branchtype[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "branchtype\[2\] GND " "Pin \"branchtype\[2\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|branchtype[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[0\] GND " "Pin \"aluop\[0\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|aluop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[1\] GND " "Pin \"aluop\[1\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|aluop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[2\] GND " "Pin \"aluop\[2\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|aluop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[3\] GND " "Pin \"aluop\[3\]\" is stuck at GND" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588268114414 "|datapath_test|aluop[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588268114414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588268114809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588268120418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588268120418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3430 " "Implemented 3430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588268121953 ""} { "Info" "ICUT_CUT_TM_OPINS" "309 " "Implemented 309 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588268121953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2895 " "Implemented 2895 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588268121953 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588268121953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588268121953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588268122120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 10:35:22 2020 " "Processing ended: Thu Apr 30 10:35:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588268122120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588268122120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588268122120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588268122120 ""}
