<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_rev2_step1\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_rev2_step1\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 30 15:39:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23635</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11733</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>87.654(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>128.379(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.232</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.373</td>
</tr>
<tr>
<td>2</td>
<td>0.232</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.373</td>
</tr>
<tr>
<td>3</td>
<td>0.232</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.373</td>
</tr>
<tr>
<td>4</td>
<td>0.260</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.345</td>
</tr>
<tr>
<td>5</td>
<td>0.264</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.341</td>
</tr>
<tr>
<td>6</td>
<td>0.444</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.161</td>
</tr>
<tr>
<td>7</td>
<td>0.444</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.161</td>
</tr>
<tr>
<td>8</td>
<td>0.591</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.014</td>
</tr>
<tr>
<td>9</td>
<td>0.591</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>11.014</td>
</tr>
<tr>
<td>10</td>
<td>0.626</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.979</td>
</tr>
<tr>
<td>11</td>
<td>0.626</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_3_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.979</td>
</tr>
<tr>
<td>12</td>
<td>0.696</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.909</td>
</tr>
<tr>
<td>13</td>
<td>0.734</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.872</td>
</tr>
<tr>
<td>14</td>
<td>0.793</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.813</td>
</tr>
<tr>
<td>15</td>
<td>0.793</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_9_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.813</td>
</tr>
<tr>
<td>16</td>
<td>0.793</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_10_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.813</td>
</tr>
<tr>
<td>17</td>
<td>0.797</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.808</td>
</tr>
<tr>
<td>18</td>
<td>0.797</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.808</td>
</tr>
<tr>
<td>19</td>
<td>0.797</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.808</td>
</tr>
<tr>
<td>20</td>
<td>0.797</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.808</td>
</tr>
<tr>
<td>21</td>
<td>0.813</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_2_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.792</td>
</tr>
<tr>
<td>22</td>
<td>0.813</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_6_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.792</td>
</tr>
<tr>
<td>23</td>
<td>0.836</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_4_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.770</td>
</tr>
<tr>
<td>24</td>
<td>0.836</td>
<td>u_v9958/u_command/ff_command_2_s0/Q</td>
<td>u_v9958/u_command/ff_dy_7_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.770</td>
</tr>
<tr>
<td>25</td>
<td>0.842</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_1_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.764</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.208</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.208</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>3</td>
<td>0.228</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_19_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>4</td>
<td>0.228</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_18_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>5</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>6</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_g_2_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>7</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_g_0_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>8</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>9</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_r_2_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_r_0_s4/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>10</td>
<td>0.323</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_20_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>11</td>
<td>0.323</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>12</td>
<td>0.326</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>13</td>
<td>0.338</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_23_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>14</td>
<td>0.338</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_22_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>15</td>
<td>0.338</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_21_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>16</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>18</td>
<td>0.346</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>19</td>
<td>0.346</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>20</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>21</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>22</td>
<td>0.347</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>23</td>
<td>0.349</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>24</td>
<td>0.350</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>25</td>
<td>0.359</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.074</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.074</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.074</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.074</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.065</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.065</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.065</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.065</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.057</td>
</tr>
<tr>
<td>9</td>
<td>4.893</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.057</td>
</tr>
<tr>
<td>10</td>
<td>4.893</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.057</td>
</tr>
<tr>
<td>11</td>
<td>4.893</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.057</td>
</tr>
<tr>
<td>12</td>
<td>4.893</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.057</td>
</tr>
<tr>
<td>13</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>14</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>15</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>16</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>17</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>18</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>19</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>20</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>21</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>22</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>23</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>24</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
<tr>
<td>25</td>
<td>5.003</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.064</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_green_4_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>2</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_count_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>3</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_send_data_4_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>4</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_send_data_6_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>5</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_count_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>6</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_led_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>7</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_led/ff_state_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>8</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_h_en_s8/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>9</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_hs_s1/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>10</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_x_position_r_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>11</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_x_position_r_9_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>12</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_vs_s0/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>13</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_0_s2/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>14</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>15</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>16</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>17</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>18</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>19</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>20</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>21</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>22</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>23</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>24</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
<tr>
<td>25</td>
<td>1.992</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_palette_b_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.003</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_23_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 47.676%; route: 5.719, 50.284%; tC2Q: 0.232, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 47.676%; route: 5.719, 50.284%; tC2Q: 0.232, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 47.676%; route: 5.719, 50.284%; tC2Q: 0.232, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.449</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 47.795%; route: 5.691, 50.160%; tC2Q: 0.232, 2.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s3/I1</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s3/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 47.812%; route: 5.687, 50.143%; tC2Q: 0.232, 2.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.265</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 48.581%; route: 5.507, 49.340%; tC2Q: 0.232, 2.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.547</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/I3</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0/F</td>
</tr>
<tr>
<td>17.265</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 48.581%; route: 5.507, 49.340%; tC2Q: 0.232, 2.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 48.250%; route: 5.468, 49.644%; tC2Q: 0.232, 2.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>17.118</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 48.250%; route: 5.468, 49.644%; tC2Q: 0.232, 2.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>17.083</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>u_v9958/u_command/ff_dy_0_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>u_v9958/u_command/ff_dy_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.110%; route: 5.795, 52.777%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>17.083</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>u_v9958/u_command/ff_dy_3_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>u_v9958/u_command/ff_dy_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.110%; route: 5.795, 52.777%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s3/I0</td>
</tr>
<tr>
<td>16.868</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s3/F</td>
</tr>
<tr>
<td>17.012</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 49.706%; route: 5.255, 48.168%; tC2Q: 0.232, 2.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s2/I1</td>
</tr>
<tr>
<td>15.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s2/F</td>
</tr>
<tr>
<td>16.426</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1474_s4/I1</td>
</tr>
<tr>
<td>16.975</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1474_s4/F</td>
</tr>
<tr>
<td>16.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.998, 45.977%; route: 5.641, 51.889%; tC2Q: 0.232, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>u_v9958/u_command/ff_dy_10_s3/I0</td>
</tr>
<tr>
<td>16.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s3/F</td>
</tr>
<tr>
<td>16.916</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>u_v9958/u_command/ff_dy_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>u_v9958/u_command/ff_dy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 45.999%; route: 5.607, 51.855%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>u_v9958/u_command/ff_dy_10_s3/I0</td>
</tr>
<tr>
<td>16.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s3/F</td>
</tr>
<tr>
<td>16.916</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>u_v9958/u_command/ff_dy_9_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>u_v9958/u_command/ff_dy_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 45.999%; route: 5.607, 51.855%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>u_v9958/u_command/ff_dy_10_s3/I0</td>
</tr>
<tr>
<td>16.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C48[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s3/F</td>
</tr>
<tr>
<td>16.916</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>u_v9958/u_command/ff_dy_10_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>u_v9958/u_command/ff_dy_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 45.999%; route: 5.607, 51.855%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 49.170%; route: 5.262, 48.684%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 49.170%; route: 5.262, 48.684%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 49.170%; route: 5.262, 48.684%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0/Q</td>
</tr>
<tr>
<td>8.088</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/I0</td>
</tr>
<tr>
<td>8.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s/COUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/CIN</td>
</tr>
<tr>
<td>9.107</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_3_s0/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I1</td>
</tr>
<tr>
<td>11.664</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/COUT</td>
</tr>
<tr>
<td>11.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/CIN</td>
</tr>
<tr>
<td>12.204</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s/SUM</td>
</tr>
<tr>
<td>12.776</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/I2</td>
</tr>
<tr>
<td>13.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s19/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/I1</td>
</tr>
<tr>
<td>13.981</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s13/F</td>
</tr>
<tr>
<td>14.155</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/I3</td>
</tr>
<tr>
<td>14.608</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s6/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/I0</td>
</tr>
<tr>
<td>15.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s3/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/I3</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s2/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/I2</td>
</tr>
<tr>
<td>16.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.314, 49.170%; route: 5.262, 48.684%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>16.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>u_v9958/u_command/ff_dy_2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>u_v9958/u_command/ff_dy_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.893%; route: 5.607, 51.958%; tC2Q: 0.232, 2.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>16.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td>u_v9958/u_command/ff_dy_6_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C50[2][A]</td>
<td>u_v9958/u_command/ff_dy_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.893%; route: 5.607, 51.958%; tC2Q: 0.232, 2.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>16.873</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>u_v9958/u_command/ff_dy_4_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>u_v9958/u_command/ff_dy_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.988%; route: 5.585, 51.858%; tC2Q: 0.232, 2.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_command_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>u_v9958/u_command/ff_command_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_command_2_s0/Q</td>
</tr>
<tr>
<td>7.217</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_v9958/u_command/w_next_2_s3/I1</td>
</tr>
<tr>
<td>7.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>8.165</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_v9958/u_command/w_nx_max_1_s3/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_nx_max_1_s3/F</td>
</tr>
<tr>
<td>9.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>u_v9958/u_command/n2520_s0/I1</td>
</tr>
<tr>
<td>9.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2520_s0/COUT</td>
</tr>
<tr>
<td>9.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>u_v9958/u_command/n2521_s0/CIN</td>
</tr>
<tr>
<td>9.700</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2521_s0/COUT</td>
</tr>
<tr>
<td>9.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][B]</td>
<td>u_v9958/u_command/n2522_s0/CIN</td>
</tr>
<tr>
<td>9.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2522_s0/COUT</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][A]</td>
<td>u_v9958/u_command/n2523_s0/CIN</td>
</tr>
<tr>
<td>9.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2523_s0/COUT</td>
</tr>
<tr>
<td>9.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[2][B]</td>
<td>u_v9958/u_command/n2524_s0/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2524_s0/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td>u_v9958/u_command/n2525_s0/CIN</td>
</tr>
<tr>
<td>9.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2525_s0/COUT</td>
</tr>
<tr>
<td>9.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>u_v9958/u_command/n2526_s0/CIN</td>
</tr>
<tr>
<td>9.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2526_s0/COUT</td>
</tr>
<tr>
<td>9.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>u_v9958/u_command/n2527_s0/CIN</td>
</tr>
<tr>
<td>9.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2527_s0/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>u_v9958/u_command/n2528_s0/CIN</td>
</tr>
<tr>
<td>9.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2528_s0/COUT</td>
</tr>
<tr>
<td>9.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>u_v9958/u_command/n2529_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2529_s0/COUT</td>
</tr>
<tr>
<td>11.162</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>u_v9958/u_command/ff_sx2_19_s4/I0</td>
</tr>
<tr>
<td>11.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_sx2_19_s4/F</td>
</tr>
<tr>
<td>12.176</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_command/n652_s5/I2</td>
</tr>
<tr>
<td>12.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n652_s5/F</td>
</tr>
<tr>
<td>13.441</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][B]</td>
<td>u_v9958/u_command/n2291_s6/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2291_s6/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_v9958/u_command/ff_dy_10_s6/I3</td>
</tr>
<tr>
<td>14.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s6/F</td>
</tr>
<tr>
<td>14.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/u_command/ff_dy_10_s4/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_v9958/u_command/n1895_s2/I1</td>
</tr>
<tr>
<td>16.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C48[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1895_s2/F</td>
</tr>
<tr>
<td>16.873</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_v9958/u_command/ff_dy_7_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_v9958/u_command/ff_dy_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 45.988%; route: 5.585, 51.858%; tC2Q: 0.232, 2.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>256</td>
<td>R31C25[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_1_s0/Q</td>
</tr>
<tr>
<td>9.396</td>
<td>3.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s96/S0</td>
</tr>
<tr>
<td>9.647</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s96/O</td>
</tr>
<tr>
<td>9.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s52/I1</td>
</tr>
<tr>
<td>9.750</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s52/O</td>
</tr>
<tr>
<td>9.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s24/I1</td>
</tr>
<tr>
<td>9.853</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s24/O</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s16/I1</td>
</tr>
<tr>
<td>9.956</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s16/O</td>
</tr>
<tr>
<td>10.840</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C19[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s7/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s7/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4/I1</td>
</tr>
<tr>
<td>12.667</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4/F</td>
</tr>
<tr>
<td>13.080</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C5[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1/I3</td>
</tr>
<tr>
<td>13.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C5[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1/F</td>
</tr>
<tr>
<td>14.327</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3/I0</td>
</tr>
<tr>
<td>14.780</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1/I0</td>
</tr>
<tr>
<td>16.233</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1/F</td>
</tr>
<tr>
<td>16.405</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s0/I2</td>
</tr>
<tr>
<td>16.867</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s0/F</td>
</tr>
<tr>
<td>16.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C11[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.386, 31.457%; route: 7.146, 66.387%; tC2Q: 0.232, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_3_s1/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C33[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_1_s1/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_19_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C46[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_19_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_18_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C46[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_18_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_3_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_g_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_g_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_2_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C49[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_2_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_g_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_g_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[0][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_0_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C49[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_0_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_g_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>u_v9958/u_video_out/ff_tap1_g_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[0][A]</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C47[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_b_3_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_b_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C47</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_r_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C50[1][A]</td>
<td>u_v9958/u_video_out/ff_tap0_r_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C50[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_r_2_s0/Q</td>
</tr>
<tr>
<td>5.670</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_r_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50</td>
<td>u_v9958/u_video_out/ff_tap1_r_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C50</td>
<td>u_v9958/u_video_out/ff_tap1_r_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_20_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_20_s0/Q</td>
</tr>
<tr>
<td>5.915</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/Q</td>
</tr>
<tr>
<td>5.915</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R47C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_8_s1/Q</td>
</tr>
<tr>
<td>5.680</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 39.975%; tC2Q: 0.202, 60.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_23_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_23_s0/Q</td>
</tr>
<tr>
<td>5.930</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_22_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_22_s0/Q</td>
</tr>
<tr>
<td>5.930</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_21_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_21_s0/Q</td>
</tr>
<tr>
<td>5.930</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C38[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C38[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C31[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_2_s1/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_0_s1/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R43C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C36[0][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_4_s0/Q</td>
</tr>
<tr>
<td>5.941</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.204%; tC2Q: 0.202, 33.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C47[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_d_16_s0/Q</td>
</tr>
<tr>
<td>5.942</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.273%; tC2Q: 0.202, 33.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0/Q</td>
</tr>
<tr>
<td>5.820</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.886</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.403</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.160</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.886</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.403</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.160</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.886</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.403</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.160</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.886</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.403</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.160</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.800</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.914%; route: 2.308, 75.496%; tC2Q: 0.232, 7.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.526</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>20.808</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.871%; route: 2.315, 75.558%; tC2Q: 0.232, 7.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_green_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_green_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][B]</td>
<td>u_debugger/ff_green_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C29[0][B]</td>
<td>u_debugger/ff_green_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" font-weight:bold;">u_led/ff_count_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>u_led/ff_count_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>u_led/ff_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_send_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td style=" font-weight:bold;">u_led/ff_send_data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>u_led/ff_send_data_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>u_led/ff_send_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_send_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][B]</td>
<td style=" font-weight:bold;">u_led/ff_send_data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][B]</td>
<td>u_led/ff_send_data_6_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C28[0][B]</td>
<td>u_led/ff_send_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][B]</td>
<td style=" font-weight:bold;">u_led/ff_count_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][B]</td>
<td>u_led/ff_count_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[0][B]</td>
<td>u_led/ff_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_led_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">u_led/ff_led_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>u_led/ff_led_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT27[B]</td>
<td>u_led/ff_led_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/ff_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" font-weight:bold;">u_led/ff_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td>u_led/ff_state_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C36[0][B]</td>
<td>u_led/ff_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_h_en_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_h_en_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[0][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s8/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C47[0][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hs_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_v9958/u_video_out/ff_hs_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_x_position_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_x_position_r_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_x_position_r_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_x_position_r_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_9_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_vs_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][B]</td>
<td>u_v9958/u_video_out/ff_vs_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C46[0][B]</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C29[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_0_s2/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C29[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C33[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[2][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_5_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C28[1][B]</td>
<td>u_v9958/u_color_palette/ff_display_color256_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_7_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>5.832</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3300</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.347</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>3951</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C29[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.169%; route: 1.417, 70.748%; tC2Q: 0.202, 10.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_23_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3951</td>
<td>clk85m</td>
<td>-3.074</td>
<td>2.274</td>
</tr>
<tr>
<td>3300</td>
<td>n36_6</td>
<td>-3.074</td>
<td>1.765</td>
</tr>
<tr>
<td>512</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[0]</td>
<td>1.900</td>
<td>1.633</td>
</tr>
<tr>
<td>256</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[1]</td>
<td>0.842</td>
<td>3.147</td>
</tr>
<tr>
<td>222</td>
<td>u_v9958/reg_sprite_mode3</td>
<td>4.371</td>
<td>1.884</td>
</tr>
<tr>
<td>215</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>2.412</td>
<td>2.171</td>
</tr>
<tr>
<td>200</td>
<td>u_v9958/u_command/ff_start</td>
<td>3.992</td>
<td>2.489</td>
</tr>
<tr>
<td>174</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>4.574</td>
<td>2.095</td>
</tr>
<tr>
<td>169</td>
<td>u_v9958/w_vram_interleave</td>
<td>6.049</td>
<td>2.945</td>
</tr>
<tr>
<td>152</td>
<td>u_v9958/u_timing_control/ff_mode[8]</td>
<td>3.208</td>
<td>2.406</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C9</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
