{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709733724426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709733724426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 08:02:04 2024 " "Processing started: Wed Mar 06 08:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709733724426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709733724426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709733724426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709733724744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709733724744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bit " "Found entity 1: subtractor_4bit" {  } { { "subtractor_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/subtractor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit " "Found entity 1: alu_4bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit_tb " "Found entity 1: alu_4bit_tb" {  } { { "alu_4bit_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4bit " "Found entity 1: multiplier_4bit" {  } { { "multiplier_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/multiplier_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BinaryToDecimal.sv " "Can't analyze file -- file BinaryToDecimal.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1709733730182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/and_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_4bit " "Found entity 1: divider_4bit" {  } { { "divider_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/divider_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/or_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_4bit " "Found entity 1: shiftLeft_4bit" {  } { { "shiftLeft_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/shiftLeft_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_4bit " "Found entity 1: shiftRight_4bit" {  } { { "shiftRight_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/shiftRight_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "xor_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/xor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709733730189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709733730189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_4bit " "Elaborating entity \"alu_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709733730214 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op alu_4bit.sv(34) " "Verilog HDL Always Construct warning at alu_4bit.sv(34): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result alu_4bit.sv(36) " "Verilog HDL Always Construct warning at alu_4bit.sv(36): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_ZFlag alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): variable \"add_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_CFlag alu_4bit.sv(39) " "Verilog HDL Always Construct warning at alu_4bit.sv(39): variable \"add_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_VFlag alu_4bit.sv(40) " "Verilog HDL Always Construct warning at alu_4bit.sv(40): variable \"add_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result alu_4bit.sv(43) " "Verilog HDL Always Construct warning at alu_4bit.sv(43): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_NFlag alu_4bit.sv(44) " "Verilog HDL Always Construct warning at alu_4bit.sv(44): variable \"sub_NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ZFlag alu_4bit.sv(45) " "Verilog HDL Always Construct warning at alu_4bit.sv(45): variable \"sub_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_CFlag alu_4bit.sv(46) " "Verilog HDL Always Construct warning at alu_4bit.sv(46): variable \"sub_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_VFlag alu_4bit.sv(47) " "Verilog HDL Always Construct warning at alu_4bit.sv(47): variable \"sub_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result alu_4bit.sv(50) " "Verilog HDL Always Construct warning at alu_4bit.sv(50): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730215 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_ZFlag alu_4bit.sv(52) " "Verilog HDL Always Construct warning at alu_4bit.sv(52): variable \"mul_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_VFlag alu_4bit.sv(54) " "Verilog HDL Always Construct warning at alu_4bit.sv(54): variable \"mul_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_result alu_4bit.sv(57) " "Verilog HDL Always Construct warning at alu_4bit.sv(57): variable \"div_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_ZFlag alu_4bit.sv(59) " "Verilog HDL Always Construct warning at alu_4bit.sv(59): variable \"div_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_VFlag alu_4bit.sv(61) " "Verilog HDL Always Construct warning at alu_4bit.sv(61): variable \"div_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_result alu_4bit.sv(64) " "Verilog HDL Always Construct warning at alu_4bit.sv(64): variable \"and_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_ZFlag alu_4bit.sv(66) " "Verilog HDL Always Construct warning at alu_4bit.sv(66): variable \"and_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_result alu_4bit.sv(71) " "Verilog HDL Always Construct warning at alu_4bit.sv(71): variable \"or_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_ZFlag alu_4bit.sv(73) " "Verilog HDL Always Construct warning at alu_4bit.sv(73): variable \"or_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_result alu_4bit.sv(78) " "Verilog HDL Always Construct warning at alu_4bit.sv(78): variable \"xor_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_ZFlag alu_4bit.sv(80) " "Verilog HDL Always Construct warning at alu_4bit.sv(80): variable \"xor_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_result alu_4bit.sv(85) " "Verilog HDL Always Construct warning at alu_4bit.sv(85): variable \"left_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_ZFlag alu_4bit.sv(87) " "Verilog HDL Always Construct warning at alu_4bit.sv(87): variable \"left_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_CFlag alu_4bit.sv(88) " "Verilog HDL Always Construct warning at alu_4bit.sv(88): variable \"left_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_result alu_4bit.sv(92) " "Verilog HDL Always Construct warning at alu_4bit.sv(92): variable \"right_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_ZFlag alu_4bit.sv(94) " "Verilog HDL Always Construct warning at alu_4bit.sv(94): variable \"right_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_CFlag alu_4bit.sv(95) " "Verilog HDL Always Construct warning at alu_4bit.sv(95): variable \"right_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_4bit.sv(108) " "Verilog HDL Always Construct warning at alu_4bit.sv(108): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag alu_4bit.sv(109) " "Verilog HDL Always Construct warning at alu_4bit.sv(109): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZFlag alu_4bit.sv(110) " "Verilog HDL Always Construct warning at alu_4bit.sv(110): variable \"ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CFlag alu_4bit.sv(111) " "Verilog HDL Always Construct warning at alu_4bit.sv(111): variable \"CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VFlag alu_4bit.sv(112) " "Verilog HDL Always Construct warning at alu_4bit.sv(112): variable \"VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_4bit.sv(32) " "Verilog HDL Always Construct warning at alu_4bit.sv(32): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NFlag alu_4bit.sv(32) " "Verilog HDL Always Construct warning at alu_4bit.sv(32): inferring latch(es) for variable \"NFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZFlag alu_4bit.sv(32) " "Verilog HDL Always Construct warning at alu_4bit.sv(32): inferring latch(es) for variable \"ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CFlag alu_4bit.sv(32) " "Verilog HDL Always Construct warning at alu_4bit.sv(32): inferring latch(es) for variable \"CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VFlag alu_4bit.sv(32) " "Verilog HDL Always Construct warning at alu_4bit.sv(32): inferring latch(es) for variable \"VFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VFlag alu_4bit.sv(108) " "Inferred latch for \"VFlag\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CFlag alu_4bit.sv(108) " "Inferred latch for \"CFlag\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZFlag alu_4bit.sv(108) " "Inferred latch for \"ZFlag\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NFlag alu_4bit.sv(108) " "Inferred latch for \"NFlag\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_4bit.sv(108) " "Inferred latch for \"result\[0\]\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_4bit.sv(108) " "Inferred latch for \"result\[1\]\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_4bit.sv(108) " "Inferred latch for \"result\[2\]\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_4bit.sv(108) " "Inferred latch for \"result\[3\]\" at alu_4bit.sv(108)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709733730216 "|alu_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:adder " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:adder\"" {  } { { "alu_4bit.sv" "adder" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bit subtractor_4bit:subtractor " "Elaborating entity \"subtractor_4bit\" for hierarchy \"subtractor_4bit:subtractor\"" {  } { { "alu_4bit.sv" "subtractor" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4bit multiplier_4bit:multiplier " "Elaborating entity \"multiplier_4bit\" for hierarchy \"multiplier_4bit:multiplier\"" {  } { { "alu_4bit.sv" "multiplier" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_4bit divider_4bit:divider " "Elaborating entity \"divider_4bit\" for hierarchy \"divider_4bit:divider\"" {  } { { "alu_4bit.sv" "divider" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit and_4bit:andd " "Elaborating entity \"and_4bit\" for hierarchy \"and_4bit:andd\"" {  } { { "alu_4bit.sv" "andd" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit or_4bit:orr " "Elaborating entity \"or_4bit\" for hierarchy \"or_4bit:orr\"" {  } { { "alu_4bit.sv" "orr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bit xor_4bit:xorr " "Elaborating entity \"xor_4bit\" for hierarchy \"xor_4bit:xorr\"" {  } { { "alu_4bit.sv" "xorr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_4bit shiftLeft_4bit:left " "Elaborating entity \"shiftLeft_4bit\" for hierarchy \"shiftLeft_4bit:left\"" {  } { { "alu_4bit.sv" "left" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_4bit shiftRight_4bit:right " "Elaborating entity \"shiftRight_4bit\" for hierarchy \"shiftRight_4bit:right\"" {  } { { "alu_4bit.sv" "right" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/4bits/alu_4bit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709733730221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709733730273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 08:02:10 2024 " "Processing ended: Wed Mar 06 08:02:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709733730273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709733730273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709733730273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709733730273 ""}
