

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 14:51:16 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Bitwidth
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |        7|        7|         5|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     73|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     41|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|    182|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    182|    259|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_16_4_1_U2  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_306_p2    |         +|   0|  0|  10|           2|           2|
    |add_ln9_1_fu_253_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln9_fu_161_p2     |         +|   0|  0|  10|           2|           1|
    |j_fu_247_p2           |         +|   0|  0|  10|           2|           1|
    |ap_condition_106      |       and|   0|  0|   2|           1|           1|
    |ap_condition_329      |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_259_p2   |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln9_fu_265_p2    |      icmp|   0|  0|  10|           2|           2|
    |i_fu_175_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln9_fu_167_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_fu_224_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  73|          18|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln114_phi_fu_130_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load               |   9|          2|    2|          4|
    |i2_fu_56                               |   9|          2|    2|          4|
    |indvar_flatten1_fu_52                  |   9|          2|    2|          4|
    |j3_fu_60                               |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_389                  |   8|   0|    8|          0|
    |A_load_1_reg_389_pp0_iter2_reg    |   8|   0|    8|          0|
    |B_load_1_reg_399                  |   8|   0|    8|          0|
    |B_load_1_reg_399_pp0_iter2_reg    |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_4_reg_350                   |   2|   0|    2|          0|
    |i2_fu_56                          |   2|   0|    2|          0|
    |icmp_ln11_reg_375                 |   1|   0|    1|          0|
    |icmp_ln9_reg_380                  |   1|   0|    1|          0|
    |indvar_flatten1_fu_52             |   2|   0|    2|          0|
    |j3_fu_60                          |   2|   0|    2|          0|
    |select_ln9_reg_345                |   2|   0|    2|          0|
    |empty_4_reg_350                   |  64|  32|    2|          0|
    |select_ln9_reg_345                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 182|  64|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|A_address0   |  out|    2|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|    8|   ap_memory|             A|         array|
|A_address1   |  out|    2|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|    8|   ap_memory|             A|         array|
|B_address0   |  out|    2|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|    8|   ap_memory|             B|         array|
|B_address1   |  out|    2|   ap_memory|             B|         array|
|B_ce1        |  out|    1|   ap_memory|             B|         array|
|B_q1         |   in|    8|   ap_memory|             B|         array|
|AB_address0  |  out|    2|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   16|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 9 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 10 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrix_mult.cpp:6]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %AB"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %indvar_flatten1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc23"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln114 = phi i1 0, void %entry, i1 %icmp_ln11, void %for.inc23" [matrix_mult.cpp:11]   --->   Operation 22 'phi' 'icmp_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 23 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [matrix_mult.cpp:9]   --->   Operation 24 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [matrix_mult.cpp:9]   --->   Operation 25 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.20ns)   --->   "%add_ln9 = add i2 %i2_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 26 'add' 'add_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.81ns)   --->   "%select_ln9 = select i1 %icmp_ln114, i2 0, i2 %j3_load" [matrix_mult.cpp:9]   --->   Operation 27 'select' 'select_ln9' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.81ns)   --->   "%i = select i1 %icmp_ln114, i2 %add_ln9, i2 %i2_load" [matrix_mult.cpp:9]   --->   Operation 28 'select' 'i' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i" [matrix_mult.cpp:9]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = shl i2 %i, i2 1" [matrix_mult.cpp:9]   --->   Operation 30 'shl' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %empty_4" [matrix_mult.cpp:9]   --->   Operation 31 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %tmp_cast" [matrix_mult.cpp:9]   --->   Operation 32 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 1" [matrix_mult.cpp:9]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %tmp_1" [matrix_mult.cpp:9]   --->   Operation 34 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i8 %A, i64 0, i64 %tmp_1_cast" [matrix_mult.cpp:9]   --->   Operation 35 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 36 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (1.75ns)   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 37 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i2 %select_ln9" [matrix_mult.cpp:11]   --->   Operation 38 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln11" [matrix_mult.cpp:15]   --->   Operation 39 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i2, i2 %select_ln9, i2 1" [matrix_mult.cpp:15]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%xor_ln15 = xor i1 %bit_sel, i1 1" [matrix_mult.cpp:15]   --->   Operation 41 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i2 %select_ln9" [matrix_mult.cpp:15]   --->   Operation 42 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln15_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln15, i1 %trunc_ln15" [matrix_mult.cpp:15]   --->   Operation 43 'bitconcatenate' 'add_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %add_ln15_1" [matrix_mult.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i8 %B, i64 0, i64 %zext_ln15" [matrix_mult.cpp:15]   --->   Operation 45 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.75ns)   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:15]   --->   Operation 46 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 47 [2/2] (1.75ns)   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:15]   --->   Operation 47 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (1.20ns)   --->   "%j = add i2 %select_ln9, i2 1" [matrix_mult.cpp:11]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "%add_ln9_1 = add i2 %indvar_flatten1_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 49 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.20ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j, i2 2" [matrix_mult.cpp:11]   --->   Operation 50 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%icmp_ln9 = icmp_eq  i2 %indvar_flatten1_load, i2 3" [matrix_mult.cpp:9]   --->   Operation 51 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 %j, i2 %j3" [matrix_mult.cpp:11]   --->   Operation 52 'store' 'store_ln11' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 53 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %i, i2 %i2" [matrix_mult.cpp:9]   --->   Operation 53 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 54 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %add_ln9_1, i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 54 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc23, void %for.end25" [matrix_mult.cpp:9]   --->   Operation 55 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 56 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 56 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_i_i = sext i8 %A_load" [matrix_mult.cpp:9]   --->   Operation 57 'sext' 'conv3_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 58 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:15]   --->   Operation 59 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %B_load" [matrix_mult.cpp:15]   --->   Operation 60 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:15]   --->   Operation 61 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 62 [3/3] (1.38ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_1 = mul i16 %sext_ln15, i16 %conv3_i_i" [matrix_mult.cpp:15]   --->   Operation 62 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 63 [2/3] (1.38ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_1 = mul i16 %sext_ln15, i16 %conv3_i_i" [matrix_mult.cpp:15]   --->   Operation 63 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv3_i_i_1 = sext i8 %A_load_1" [matrix_mult.cpp:9]   --->   Operation 64 'sext' 'conv3_i_i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i8 %B_load_1" [matrix_mult.cpp:15]   --->   Operation 65 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.63ns)   --->   "%mul_ln15 = mul i16 %sext_ln15_1, i16 %conv3_i_i_1" [matrix_mult.cpp:15]   --->   Operation 66 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15_1 = mul i16 %sext_ln15, i16 %conv3_i_i" [matrix_mult.cpp:15]   --->   Operation 67 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_1" [matrix_mult.cpp:15]   --->   Operation 68 'add' 'add_ln15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.20ns)   --->   "%add_ln17 = add i2 %empty_4, i2 %select_ln9" [matrix_mult.cpp:17]   --->   Operation 71 'add' 'add_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %add_ln17" [matrix_mult.cpp:17]   --->   Operation 72 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i16 %AB, i64 0, i64 %zext_ln17" [matrix_mult.cpp:17]   --->   Operation 73 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrix_mult.cpp:11]   --->   Operation 74 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, i16 %mul_ln15_1" [matrix_mult.cpp:15]   --->   Operation 75 'add' 'add_ln15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln17 = store i16 %add_ln15, i2 %AB_addr" [matrix_mult.cpp:17]   --->   Operation 76 'store' 'store_ln17' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 77 [1/1] (1.32ns)   --->   "%ret_ln20 = ret" [matrix_mult.cpp:20]   --->   Operation 77 'ret' 'ret_ln20' <Predicate = (icmp_ln9)> <Delay = 1.32>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 010000]
i2                    (alloca           ) [ 010000]
j3                    (alloca           ) [ 010000]
spectopmodule_ln6     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
icmp_ln114            (phi              ) [ 010000]
indvar_flatten1_load  (load             ) [ 000000]
i2_load               (load             ) [ 000000]
j3_load               (load             ) [ 000000]
add_ln9               (add              ) [ 000000]
select_ln9            (select           ) [ 011111]
i                     (select           ) [ 000000]
empty                 (trunc            ) [ 000000]
empty_4               (shl              ) [ 011111]
tmp_cast              (zext             ) [ 000000]
A_addr                (getelementptr    ) [ 011000]
tmp_1                 (bitconcatenate   ) [ 000000]
tmp_1_cast            (zext             ) [ 000000]
A_addr_1              (getelementptr    ) [ 011000]
zext_ln11             (zext             ) [ 000000]
B_addr                (getelementptr    ) [ 011000]
bit_sel               (bitselect        ) [ 000000]
xor_ln15              (xor              ) [ 000000]
trunc_ln15            (trunc            ) [ 000000]
add_ln15_1            (bitconcatenate   ) [ 000000]
zext_ln15             (zext             ) [ 000000]
B_addr_1              (getelementptr    ) [ 011000]
j                     (add              ) [ 000000]
add_ln9_1             (add              ) [ 000000]
icmp_ln11             (icmp             ) [ 010000]
icmp_ln9              (icmp             ) [ 011111]
store_ln11            (store            ) [ 000000]
store_ln9             (store            ) [ 000000]
store_ln9             (store            ) [ 000000]
br_ln9                (br               ) [ 010000]
A_load                (load             ) [ 000000]
conv3_i_i             (sext             ) [ 010110]
A_load_1              (load             ) [ 010110]
B_load                (load             ) [ 000000]
sext_ln15             (sext             ) [ 010110]
B_load_1              (load             ) [ 010110]
conv3_i_i_1           (sext             ) [ 000000]
sext_ln15_1           (sext             ) [ 000000]
mul_ln15              (mul              ) [ 010001]
mul_ln15_1            (mul              ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln17              (add              ) [ 000000]
zext_ln17             (zext             ) [ 000000]
AB_addr               (getelementptr    ) [ 000000]
specpipeline_ln11     (specpipeline     ) [ 000000]
add_ln15              (add              ) [ 000000]
store_ln17            (store            ) [ 000000]
ret_ln20              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="A_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="2" slack="0"/>
<pin id="75" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="2"/>
<pin id="86" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="B_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="2" slack="0"/>
<pin id="93" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="B_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="2"/>
<pin id="111" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 B_load_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="AB_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln17_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln114_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln114_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten1_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i2_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j3_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln9_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="0" index="2" bw="2" slack="0"/>
<pin id="171" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="empty_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_4/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln11_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bit_sel_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln15_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln15_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln15_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln15_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="j_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln9_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln11_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln11_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln9_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln9_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv3_i_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv3_i_i_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="2"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i_i_1/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln15_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln15_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln17_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="4"/>
<pin id="308" dir="0" index="1" bw="2" slack="4"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln17_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/5 "/>
</bind>
</comp>

<comp id="315" class="1007" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="16" slack="0"/>
<pin id="319" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15_1/2 add_ln15/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="select_ln9_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="4"/>
<pin id="347" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="empty_4_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="4"/>
<pin id="352" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="empty_4 "/>
</bind>
</comp>

<comp id="355" class="1005" name="A_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="A_addr_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="1"/>
<pin id="362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="B_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="B_addr_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln11_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln9_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="384" class="1005" name="conv3_i_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="A_load_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2"/>
<pin id="391" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="sext_ln15_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

<comp id="399" class="1005" name="B_load_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2"/>
<pin id="401" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="mul_ln15_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="64" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="89" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="130" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="130" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="161" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="155" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="175" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="183" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="214"><net_src comp="167" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="167" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="167" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="251"><net_src comp="167" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="152" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="247" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="152" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="247" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="175" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="253" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="78" pin="7"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="103" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="306" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="320"><net_src comp="290" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="286" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="300" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="327"><net_src comp="52" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="334"><net_src comp="56" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="341"><net_src comp="60" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="348"><net_src comp="167" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="353"><net_src comp="187" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="358"><net_src comp="64" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="363"><net_src comp="71" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="368"><net_src comp="89" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="373"><net_src comp="96" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="378"><net_src comp="259" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="383"><net_src comp="265" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="286" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="392"><net_src comp="78" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="397"><net_src comp="290" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="402"><net_src comp="103" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="407"><net_src comp="300" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="315" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {5 }
 - Input state : 
	Port: matrix_mult : A | {1 2 }
	Port: matrix_mult : B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln114 : 1
		indvar_flatten1_load : 1
		i2_load : 1
		j3_load : 1
		add_ln9 : 2
		select_ln9 : 2
		i : 3
		empty : 4
		empty_4 : 4
		tmp_cast : 4
		A_addr : 5
		tmp_1 : 5
		tmp_1_cast : 6
		A_addr_1 : 7
		A_load : 6
		A_load_1 : 8
		zext_ln11 : 3
		B_addr : 4
		bit_sel : 3
		xor_ln15 : 4
		trunc_ln15 : 3
		add_ln15_1 : 4
		zext_ln15 : 5
		B_addr_1 : 6
		B_load : 5
		B_load_1 : 7
		j : 3
		add_ln9_1 : 2
		icmp_ln11 : 4
		icmp_ln9 : 2
		store_ln11 : 4
		store_ln9 : 4
		store_ln9 : 3
		br_ln9 : 3
	State 2
		conv3_i_i : 1
		sext_ln15 : 1
		mul_ln15_1 : 2
	State 3
	State 4
		mul_ln15 : 1
		add_ln15 : 2
	State 5
		zext_ln17 : 1
		AB_addr : 2
		store_ln17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln15_fu_300  |    0    |    0    |    41   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln9_fu_161   |    0    |    0    |    10   |
|    add   |      j_fu_247      |    0    |    0    |    10   |
|          |  add_ln9_1_fu_253  |    0    |    0    |    10   |
|          |   add_ln17_fu_306  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln11_fu_259  |    0    |    0    |    10   |
|          |   icmp_ln9_fu_265  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|  select  |  select_ln9_fu_167 |    0    |    0    |    2    |
|          |      i_fu_175      |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln15_fu_224  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_315     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    empty_fu_183    |    0    |    0    |    0    |
|          |  trunc_ln15_fu_230 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   empty_4_fu_187   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_193  |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_206 |    0    |    0    |    0    |
|   zext   |  zext_ln11_fu_211  |    0    |    0    |    0    |
|          |  zext_ln15_fu_242  |    0    |    0    |    0    |
|          |  zext_ln17_fu_310  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_198    |    0    |    0    |    0    |
|          |  add_ln15_1_fu_234 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|   bit_sel_fu_216   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  conv3_i_i_fu_286  |    0    |    0    |    0    |
|   sext   |  sext_ln15_fu_290  |    0    |    0    |    0    |
|          | conv3_i_i_1_fu_294 |    0    |    0    |    0    |
|          | sext_ln15_1_fu_297 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   107   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_360   |    2   |
|     A_addr_reg_355    |    2   |
|    A_load_1_reg_389   |    8   |
|    B_addr_1_reg_370   |    2   |
|     B_addr_reg_365    |    2   |
|    B_load_1_reg_399   |    8   |
|   conv3_i_i_reg_384   |   16   |
|    empty_4_reg_350    |    2   |
|       i2_reg_331      |    2   |
|   icmp_ln114_reg_127  |    1   |
|   icmp_ln11_reg_375   |    1   |
|    icmp_ln9_reg_380   |    1   |
|indvar_flatten1_reg_324|    2   |
|       j3_reg_338      |    2   |
|    mul_ln15_reg_404   |   16   |
|   select_ln9_reg_345  |    2   |
|   sext_ln15_reg_394   |   16   |
+-----------------------+--------+
|         Total         |   85   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_78 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|  grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_103 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_315    |  p0  |   3  |   8  |   24   ||    0    ||    13   |
|     grp_fu_315    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   || 7.96921 ||    0    ||    58   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   58   |
|  Register |    -   |    -   |   85   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   85   |   165  |
+-----------+--------+--------+--------+--------+
