Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 19:04:24 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_tappo_control_sets_placed.rpt
| Design       : UART_tappo
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              25 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
| ~rs232/stbeCur[1] |                                 |                                 |                1 |              1 |         1.00 |
|  rClk             |                                 | rs232/RDA_i_2_n_0               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG    |                                 |                                 |                3 |              3 |         1.00 |
|  rs232/tClk       |                                 |                                 |                1 |              4 |         4.00 |
|  rs232/tClk       |                                 | rs232/tClkRST                   |                1 |              4 |         4.00 |
|  rClk             |                                 | rs232/ctRst                     |                1 |              4 |         4.00 |
|  rClk             | rs232/dataIncr                  | rs232/dataCtr[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG    |                                 | rs232/SR[0]                     |                2 |              4 |         2.00 |
|  rClk             |                                 |                                 |                2 |              6 |         3.00 |
|  rClk             | rs232/rdReg0                    |                                 |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG    | rs232/E[0]                      | rs232/SR[0]                     |                4 |              8 |         2.00 |
|  rs232/tClk       | rs232/tfSReg[8]_i_1_n_0         |                                 |                2 |              9 |         4.50 |
|  rClk             | rs232/dataIncr                  |                                 |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG    |                                 | rs232/eqOp                      |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG    | debouncer/deb.count[31]_i_2_n_0 | debouncer/deb.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
+-------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


