vcs -sverilog -timescale=1ns/1ns -ntb_opts uvm +incdir+. test.sv
./simv
