
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000062c  00800100  00003426  000034ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003426  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000120  0080072c  0080072c  00003ae6  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003ae8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000041b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00004240  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005b0d  00000000  00000000  00004500  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000167e  00000000  00000000  0000a00d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ed2  00000000  00000000  0000b68b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ca4  00000000  00000000  0000d560  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000186f  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000344c  00000000  00000000  0000fa73  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__ctors_end>
       4:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       8:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      10:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      14:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      18:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      1c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      20:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      24:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      28:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      2c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      30:	0c 94 3c 18 	jmp	0x3078	; 0x3078 <__vector_12>
      34:	0c 94 69 18 	jmp	0x30d2	; 0x30d2 <__vector_13>
      38:	0c 94 96 18 	jmp	0x312c	; 0x312c <__vector_14>
      3c:	0c 94 4a 19 	jmp	0x3294	; 0x3294 <__vector_15>
      40:	0c 94 28 18 	jmp	0x3050	; 0x3050 <__vector_16>
      44:	0c 94 32 18 	jmp	0x3064	; 0x3064 <__vector_17>
      48:	0c 94 99 03 	jmp	0x732	; 0x732 <__vector_18>
      4c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      50:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      54:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      58:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      5c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      60:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      64:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      68:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      6c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      70:	0c 94 c3 18 	jmp	0x3186	; 0x3186 <__vector_28>
      74:	0c 94 f0 18 	jmp	0x31e0	; 0x31e0 <__vector_29>
      78:	0c 94 1d 19 	jmp	0x323a	; 0x323a <__vector_30>
      7c:	0c 94 54 19 	jmp	0x32a8	; 0x32a8 <__vector_31>
      80:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      84:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      88:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      8c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      90:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      94:	a7 0f       	add	r26, r23
      96:	b0 0f       	add	r27, r16
      98:	b9 0f       	add	r27, r25
      9a:	cb 0f       	add	r28, r27
      9c:	c2 0f       	add	r28, r18
      9e:	d4 0f       	add	r29, r20
      a0:	dd 0f       	add	r29, r29
      a2:	e6 0f       	add	r30, r22
      a4:	ef 0f       	add	r30, r31
      a6:	06 11       	cpse	r16, r6
      a8:	f8 0f       	add	r31, r24
      aa:	06 11       	cpse	r16, r6
      ac:	06 11       	cpse	r16, r6
      ae:	06 11       	cpse	r16, r6
      b0:	06 11       	cpse	r16, r6
      b2:	06 11       	cpse	r16, r6
      b4:	06 11       	cpse	r16, r6
      b6:	06 11       	cpse	r16, r6
      b8:	06 11       	cpse	r16, r6
      ba:	06 11       	cpse	r16, r6
      bc:	06 11       	cpse	r16, r6
      be:	01 10       	cpse	r0, r1
      c0:	0a 10       	cpse	r0, r10
      c2:	13 10       	cpse	r1, r3
      c4:	1c 10       	cpse	r1, r12
      c6:	06 11       	cpse	r16, r6
      c8:	06 11       	cpse	r16, r6
      ca:	06 11       	cpse	r16, r6
      cc:	06 11       	cpse	r16, r6
      ce:	06 11       	cpse	r16, r6
      d0:	06 11       	cpse	r16, r6
      d2:	06 11       	cpse	r16, r6
      d4:	06 11       	cpse	r16, r6
      d6:	06 11       	cpse	r16, r6
      d8:	06 11       	cpse	r16, r6
      da:	06 11       	cpse	r16, r6
      dc:	06 11       	cpse	r16, r6
      de:	06 11       	cpse	r16, r6
      e0:	06 11       	cpse	r16, r6
      e2:	06 11       	cpse	r16, r6
      e4:	06 11       	cpse	r16, r6
      e6:	06 11       	cpse	r16, r6
      e8:	06 11       	cpse	r16, r6
      ea:	06 11       	cpse	r16, r6
      ec:	06 11       	cpse	r16, r6
      ee:	06 11       	cpse	r16, r6
      f0:	06 11       	cpse	r16, r6
      f2:	06 11       	cpse	r16, r6
      f4:	06 11       	cpse	r16, r6
      f6:	06 11       	cpse	r16, r6
      f8:	06 11       	cpse	r16, r6
      fa:	06 11       	cpse	r16, r6
      fc:	06 11       	cpse	r16, r6
      fe:	06 11       	cpse	r16, r6
     100:	06 11       	cpse	r16, r6
     102:	06 11       	cpse	r16, r6
     104:	06 11       	cpse	r16, r6
     106:	06 11       	cpse	r16, r6
     108:	06 11       	cpse	r16, r6
     10a:	06 11       	cpse	r16, r6
     10c:	06 11       	cpse	r16, r6
     10e:	06 11       	cpse	r16, r6
     110:	06 11       	cpse	r16, r6
     112:	06 11       	cpse	r16, r6
     114:	06 11       	cpse	r16, r6
     116:	06 11       	cpse	r16, r6
     118:	06 11       	cpse	r16, r6
     11a:	06 11       	cpse	r16, r6
     11c:	06 11       	cpse	r16, r6
     11e:	06 11       	cpse	r16, r6
     120:	06 11       	cpse	r16, r6
     122:	06 11       	cpse	r16, r6
     124:	06 11       	cpse	r16, r6
     126:	06 11       	cpse	r16, r6
     128:	06 11       	cpse	r16, r6
     12a:	06 11       	cpse	r16, r6
     12c:	06 11       	cpse	r16, r6
     12e:	06 11       	cpse	r16, r6
     130:	06 11       	cpse	r16, r6
     132:	06 11       	cpse	r16, r6
     134:	06 11       	cpse	r16, r6
     136:	25 10       	cpse	r2, r5
     138:	2e 10       	cpse	r2, r14
     13a:	06 11       	cpse	r16, r6
     13c:	06 11       	cpse	r16, r6
     13e:	06 11       	cpse	r16, r6
     140:	06 11       	cpse	r16, r6
     142:	06 11       	cpse	r16, r6
     144:	06 11       	cpse	r16, r6
     146:	06 11       	cpse	r16, r6
     148:	37 10       	cpse	r3, r7
     14a:	40 10       	cpse	r4, r0
     14c:	49 10       	cpse	r4, r9
     14e:	52 10       	cpse	r5, r2
     150:	5b 10       	cpse	r5, r11
     152:	64 10       	cpse	r6, r4
     154:	6d 10       	cpse	r6, r13
     156:	76 10       	cpse	r7, r6
     158:	7f 10       	cpse	r7, r15
     15a:	88 10       	cpse	r8, r8
     15c:	06 11       	cpse	r16, r6
     15e:	91 10       	cpse	r9, r1
     160:	9a 10       	cpse	r9, r10
     162:	a3 10       	cpse	r10, r3
     164:	ac 10       	cpse	r10, r12
     166:	b5 10       	cpse	r11, r5
     168:	be 10       	cpse	r11, r14
     16a:	c7 10       	cpse	r12, r7
     16c:	d0 10       	cpse	r13, r0
     16e:	06 11       	cpse	r16, r6
     170:	06 11       	cpse	r16, r6
     172:	06 11       	cpse	r16, r6
     174:	06 11       	cpse	r16, r6
     176:	06 11       	cpse	r16, r6
     178:	06 11       	cpse	r16, r6
     17a:	06 11       	cpse	r16, r6
     17c:	06 11       	cpse	r16, r6
     17e:	06 11       	cpse	r16, r6
     180:	06 11       	cpse	r16, r6
     182:	06 11       	cpse	r16, r6
     184:	06 11       	cpse	r16, r6
     186:	06 11       	cpse	r16, r6
     188:	06 11       	cpse	r16, r6
     18a:	06 11       	cpse	r16, r6
     18c:	06 11       	cpse	r16, r6
     18e:	06 11       	cpse	r16, r6
     190:	06 11       	cpse	r16, r6
     192:	06 11       	cpse	r16, r6
     194:	06 11       	cpse	r16, r6
     196:	06 11       	cpse	r16, r6
     198:	06 11       	cpse	r16, r6
     19a:	06 11       	cpse	r16, r6
     19c:	06 11       	cpse	r16, r6
     19e:	06 11       	cpse	r16, r6
     1a0:	06 11       	cpse	r16, r6
     1a2:	06 11       	cpse	r16, r6
     1a4:	06 11       	cpse	r16, r6
     1a6:	06 11       	cpse	r16, r6
     1a8:	06 11       	cpse	r16, r6
     1aa:	06 11       	cpse	r16, r6
     1ac:	06 11       	cpse	r16, r6
     1ae:	06 11       	cpse	r16, r6
     1b0:	06 11       	cpse	r16, r6
     1b2:	06 11       	cpse	r16, r6
     1b4:	06 11       	cpse	r16, r6
     1b6:	06 11       	cpse	r16, r6
     1b8:	06 11       	cpse	r16, r6
     1ba:	06 11       	cpse	r16, r6
     1bc:	06 11       	cpse	r16, r6
     1be:	06 11       	cpse	r16, r6
     1c0:	06 11       	cpse	r16, r6
     1c2:	06 11       	cpse	r16, r6
     1c4:	06 11       	cpse	r16, r6
     1c6:	06 11       	cpse	r16, r6
     1c8:	06 11       	cpse	r16, r6
     1ca:	06 11       	cpse	r16, r6
     1cc:	06 11       	cpse	r16, r6
     1ce:	06 11       	cpse	r16, r6
     1d0:	06 11       	cpse	r16, r6
     1d2:	06 11       	cpse	r16, r6
     1d4:	06 11       	cpse	r16, r6
     1d6:	06 11       	cpse	r16, r6
     1d8:	06 11       	cpse	r16, r6
     1da:	06 11       	cpse	r16, r6
     1dc:	06 11       	cpse	r16, r6
     1de:	06 11       	cpse	r16, r6
     1e0:	06 11       	cpse	r16, r6
     1e2:	06 11       	cpse	r16, r6
     1e4:	06 11       	cpse	r16, r6
     1e6:	06 11       	cpse	r16, r6
     1e8:	06 11       	cpse	r16, r6
     1ea:	06 11       	cpse	r16, r6
     1ec:	06 11       	cpse	r16, r6
     1ee:	06 11       	cpse	r16, r6
     1f0:	06 11       	cpse	r16, r6
     1f2:	06 11       	cpse	r16, r6
     1f4:	06 11       	cpse	r16, r6
     1f6:	06 11       	cpse	r16, r6
     1f8:	06 11       	cpse	r16, r6
     1fa:	06 11       	cpse	r16, r6
     1fc:	06 11       	cpse	r16, r6
     1fe:	06 11       	cpse	r16, r6
     200:	06 11       	cpse	r16, r6
     202:	06 11       	cpse	r16, r6
     204:	06 11       	cpse	r16, r6
     206:	06 11       	cpse	r16, r6
     208:	06 11       	cpse	r16, r6
     20a:	06 11       	cpse	r16, r6
     20c:	06 11       	cpse	r16, r6
     20e:	06 11       	cpse	r16, r6
     210:	06 11       	cpse	r16, r6
     212:	06 11       	cpse	r16, r6
     214:	06 11       	cpse	r16, r6
     216:	06 11       	cpse	r16, r6
     218:	06 11       	cpse	r16, r6
     21a:	06 11       	cpse	r16, r6
     21c:	06 11       	cpse	r16, r6
     21e:	06 11       	cpse	r16, r6
     220:	06 11       	cpse	r16, r6
     222:	06 11       	cpse	r16, r6
     224:	06 11       	cpse	r16, r6
     226:	d9 10       	cpse	r13, r9
     228:	e2 10       	cpse	r14, r2
     22a:	eb 10       	cpse	r14, r11
     22c:	f4 10       	cpse	r15, r4
     22e:	06 11       	cpse	r16, r6
     230:	06 11       	cpse	r16, r6
     232:	06 11       	cpse	r16, r6
     234:	06 11       	cpse	r16, r6
     236:	06 11       	cpse	r16, r6
     238:	06 11       	cpse	r16, r6
     23a:	06 11       	cpse	r16, r6
     23c:	06 11       	cpse	r16, r6
     23e:	06 11       	cpse	r16, r6
     240:	06 11       	cpse	r16, r6
     242:	06 11       	cpse	r16, r6
     244:	06 11       	cpse	r16, r6
     246:	06 11       	cpse	r16, r6
     248:	06 11       	cpse	r16, r6
     24a:	06 11       	cpse	r16, r6
     24c:	06 11       	cpse	r16, r6
     24e:	06 11       	cpse	r16, r6
     250:	06 11       	cpse	r16, r6
     252:	06 11       	cpse	r16, r6
     254:	06 11       	cpse	r16, r6
     256:	06 11       	cpse	r16, r6
     258:	06 11       	cpse	r16, r6
     25a:	06 11       	cpse	r16, r6
     25c:	06 11       	cpse	r16, r6
     25e:	06 11       	cpse	r16, r6
     260:	06 11       	cpse	r16, r6
     262:	06 11       	cpse	r16, r6
     264:	06 11       	cpse	r16, r6
     266:	06 11       	cpse	r16, r6
     268:	06 11       	cpse	r16, r6
     26a:	06 11       	cpse	r16, r6
     26c:	06 11       	cpse	r16, r6
     26e:	06 11       	cpse	r16, r6
     270:	06 11       	cpse	r16, r6
     272:	06 11       	cpse	r16, r6
     274:	06 11       	cpse	r16, r6
     276:	06 11       	cpse	r16, r6
     278:	06 11       	cpse	r16, r6
     27a:	06 11       	cpse	r16, r6
     27c:	06 11       	cpse	r16, r6
     27e:	06 11       	cpse	r16, r6
     280:	06 11       	cpse	r16, r6
     282:	06 11       	cpse	r16, r6
     284:	06 11       	cpse	r16, r6
     286:	06 11       	cpse	r16, r6
     288:	06 11       	cpse	r16, r6
     28a:	06 11       	cpse	r16, r6
     28c:	06 11       	cpse	r16, r6
     28e:	06 11       	cpse	r16, r6
     290:	06 11       	cpse	r16, r6
     292:	fd 10       	cpse	r15, r13
     294:	fe 12       	cpse	r15, r30
     296:	46 13       	cpse	r20, r22
     298:	52 13       	cpse	r21, r18
     29a:	60 13       	cpse	r22, r16
     29c:	6e 13       	cpse	r22, r30
     29e:	87 13       	cpse	r24, r23
     2a0:	7a 13       	cpse	r23, r26
     2a2:	a0 13       	cpse	r26, r16
     2a4:	94 13       	cpse	r25, r20
     2a6:	ac 13       	cpse	r26, r28
     2a8:	b8 13       	cpse	r27, r24
     2aa:	20 13       	cpse	r18, r16
     2ac:	09 13       	cpse	r16, r25
     2ae:	d7 13       	cpse	r29, r23
     2b0:	e3 13       	cpse	r30, r19
     2b2:	ee 13       	cpse	r30, r30
     2b4:	ee 13       	cpse	r30, r30
     2b6:	ee 13       	cpse	r30, r30
     2b8:	ee 13       	cpse	r30, r30
     2ba:	ee 13       	cpse	r30, r30
     2bc:	ee 13       	cpse	r30, r30
     2be:	ee 13       	cpse	r30, r30
     2c0:	ee 13       	cpse	r30, r30
     2c2:	ee 13       	cpse	r30, r30
     2c4:	ee 13       	cpse	r30, r30
     2c6:	ee 13       	cpse	r30, r30
     2c8:	ee 13       	cpse	r30, r30
     2ca:	ee 13       	cpse	r30, r30
     2cc:	ee 13       	cpse	r30, r30
     2ce:	ee 13       	cpse	r30, r30
     2d0:	ee 13       	cpse	r30, r30
     2d2:	ee 13       	cpse	r30, r30
     2d4:	ee 13       	cpse	r30, r30
     2d6:	ee 13       	cpse	r30, r30
     2d8:	ee 13       	cpse	r30, r30
     2da:	ee 13       	cpse	r30, r30
     2dc:	ee 13       	cpse	r30, r30
     2de:	ee 13       	cpse	r30, r30
     2e0:	ee 13       	cpse	r30, r30
     2e2:	ee 13       	cpse	r30, r30
     2e4:	ee 13       	cpse	r30, r30
     2e6:	ee 13       	cpse	r30, r30
     2e8:	ee 13       	cpse	r30, r30
     2ea:	ee 13       	cpse	r30, r30
     2ec:	ee 13       	cpse	r30, r30
     2ee:	ee 13       	cpse	r30, r30
     2f0:	ee 13       	cpse	r30, r30
     2f2:	ee 13       	cpse	r30, r30
     2f4:	ee 13       	cpse	r30, r30
     2f6:	ee 13       	cpse	r30, r30
     2f8:	ee 13       	cpse	r30, r30
     2fa:	c4 13       	cpse	r28, r20
     2fc:	d0 13       	cpse	r29, r16

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	d8 e0       	ldi	r29, 0x08	; 8
     306:	de bf       	out	0x3e, r29	; 62
     308:	cd bf       	out	0x3d, r28	; 61

0000030a <__do_copy_data>:
     30a:	17 e0       	ldi	r17, 0x07	; 7
     30c:	a0 e0       	ldi	r26, 0x00	; 0
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	e6 e2       	ldi	r30, 0x26	; 38
     312:	f4 e3       	ldi	r31, 0x34	; 52
     314:	02 c0       	rjmp	.+4      	; 0x31a <__do_copy_data+0x10>
     316:	05 90       	lpm	r0, Z+
     318:	0d 92       	st	X+, r0
     31a:	ac 32       	cpi	r26, 0x2C	; 44
     31c:	b1 07       	cpc	r27, r17
     31e:	d9 f7       	brne	.-10     	; 0x316 <__do_copy_data+0xc>

00000320 <__do_clear_bss>:
     320:	18 e0       	ldi	r17, 0x08	; 8
     322:	ac e2       	ldi	r26, 0x2C	; 44
     324:	b7 e0       	ldi	r27, 0x07	; 7
     326:	01 c0       	rjmp	.+2      	; 0x32a <.do_clear_bss_start>

00000328 <.do_clear_bss_loop>:
     328:	1d 92       	st	X+, r1

0000032a <.do_clear_bss_start>:
     32a:	ac 34       	cpi	r26, 0x4C	; 76
     32c:	b1 07       	cpc	r27, r17
     32e:	e1 f7       	brne	.-8      	; 0x328 <.do_clear_bss_loop>
     330:	0e 94 9e 01 	call	0x33c	; 0x33c <main>
     334:	0c 94 11 1a 	jmp	0x3422	; 0x3422 <_exit>

00000338 <__bad_interrupt>:
     338:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000033c <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     33c:	0e 94 89 17 	call	0x2f12	; 0x2f12 <main_init>
	
	while(1){	
		wdt_reset();
     340:	a8 95       	wdr
		EventHandleEvent();
     342:	0e 94 d7 15 	call	0x2bae	; 0x2bae <EventHandleEvent>
     346:	fc cf       	rjmp	.-8      	; 0x340 <main+0x4>

00000348 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     348:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     34a:	92 95       	swap	r25
     34c:	9f 70       	andi	r25, 0x0F	; 15
     34e:	90 fd       	sbrc	r25, 0
     350:	0b c0       	rjmp	.+22     	; 0x368 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     352:	e8 2f       	mov	r30, r24
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	e2 54       	subi	r30, 0x42	; 66
     360:	f8 4f       	sbci	r31, 0xF8	; 248
     362:	91 e0       	ldi	r25, 0x01	; 1
     364:	90 83       	st	Z, r25
     366:	09 c0       	rjmp	.+18     	; 0x37a <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     368:	e8 2f       	mov	r30, r24
     36a:	f0 e0       	ldi	r31, 0x00	; 0
     36c:	ee 0f       	add	r30, r30
     36e:	ff 1f       	adc	r31, r31
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e2 54       	subi	r30, 0x42	; 66
     376:	f8 4f       	sbci	r31, 0xF8	; 248
     378:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     37a:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     37c:	92 95       	swap	r25
     37e:	96 95       	lsr	r25
     380:	97 70       	andi	r25, 0x07	; 7
     382:	90 fd       	sbrc	r25, 0
     384:	0b c0       	rjmp	.+22     	; 0x39c <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     386:	e8 2f       	mov	r30, r24
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	ee 0f       	add	r30, r30
     390:	ff 1f       	adc	r31, r31
     392:	e2 54       	subi	r30, 0x42	; 66
     394:	f8 4f       	sbci	r31, 0xF8	; 248
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	91 83       	std	Z+1, r25	; 0x01
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     39c:	e8 2f       	mov	r30, r24
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ee 0f       	add	r30, r30
     3a2:	ff 1f       	adc	r31, r31
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	e2 54       	subi	r30, 0x42	; 66
     3aa:	f8 4f       	sbci	r31, 0xF8	; 248
     3ac:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     3ae:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     3b0:	92 95       	swap	r25
     3b2:	96 95       	lsr	r25
     3b4:	96 95       	lsr	r25
     3b6:	93 70       	andi	r25, 0x03	; 3
     3b8:	90 fd       	sbrc	r25, 0
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     3bc:	e8 2f       	mov	r30, r24
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	ee 0f       	add	r30, r30
     3c2:	ff 1f       	adc	r31, r31
     3c4:	ee 0f       	add	r30, r30
     3c6:	ff 1f       	adc	r31, r31
     3c8:	e2 54       	subi	r30, 0x42	; 66
     3ca:	f8 4f       	sbci	r31, 0xF8	; 248
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	92 83       	std	Z+2, r25	; 0x02
     3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     3d2:	e8 2f       	mov	r30, r24
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	ee 0f       	add	r30, r30
     3d8:	ff 1f       	adc	r31, r31
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	e2 54       	subi	r30, 0x42	; 66
     3e0:	f8 4f       	sbci	r31, 0xF8	; 248
     3e2:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     3e4:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     3e6:	96 95       	lsr	r25
     3e8:	96 95       	lsr	r25
     3ea:	96 95       	lsr	r25
     3ec:	90 fd       	sbrc	r25, 0
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     3f0:	e8 2f       	mov	r30, r24
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	ee 0f       	add	r30, r30
     3f6:	ff 1f       	adc	r31, r31
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	e2 54       	subi	r30, 0x42	; 66
     3fe:	f8 4f       	sbci	r31, 0xF8	; 248
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	83 83       	std	Z+3, r24	; 0x03
     404:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     406:	e8 2f       	mov	r30, r24
     408:	f0 e0       	ldi	r31, 0x00	; 0
     40a:	ee 0f       	add	r30, r30
     40c:	ff 1f       	adc	r31, r31
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	e2 54       	subi	r30, 0x42	; 66
     414:	f8 4f       	sbci	r31, 0xF8	; 248
     416:	13 82       	std	Z+3, r1	; 0x03
     418:	08 95       	ret

0000041a <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     41a:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     41c:	76 9a       	sbi	0x0e, 6	; 14
}
     41e:	08 95       	ret

00000420 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     420:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     422:	77 9a       	sbi	0x0e, 7	; 14
}
     424:	08 95       	ret

00000426 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     426:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     428:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     42a:	08 95       	ret

0000042c <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     42c:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     42e:	6e 9a       	sbi	0x0d, 6	; 13
}
     430:	08 95       	ret

00000432 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     432:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     434:	6f 9a       	sbi	0x0d, 7	; 13
}
     436:	08 95       	ret

00000438 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     438:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     43a:	24 9a       	sbi	0x04, 4	; 4

}
     43c:	08 95       	ret

0000043e <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     43e:	80 91 e0 07 	lds	r24, 0x07E0
     442:	88 23       	and	r24, r24
     444:	21 f0       	breq	.+8      	; 0x44e <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     446:	10 92 e0 07 	sts	0x07E0, r1
		display_down();
     44a:	0e 94 40 14 	call	0x2880	; 0x2880 <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     44e:	80 91 df 07 	lds	r24, 0x07DF
     452:	88 23       	and	r24, r24
     454:	21 f0       	breq	.+8      	; 0x45e <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     456:	10 92 df 07 	sts	0x07DF, r1
		display_up();		
     45a:	0e 94 22 14 	call	0x2844	; 0x2844 <display_up>
	}
	
	
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     45e:	80 91 c8 07 	lds	r24, 0x07C8
     462:	88 23       	and	r24, r24
     464:	21 f0       	breq	.+8      	; 0x46e <buttons_react+0x30>
		led_set(LED_ID_TC);
     466:	85 e0       	ldi	r24, 0x05	; 5
     468:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
     46c:	03 c0       	rjmp	.+6      	; 0x474 <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     46e:	85 e0       	ldi	r24, 0x05	; 5
     470:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     474:	80 91 c4 07 	lds	r24, 0x07C4
     478:	88 23       	and	r24, r24
     47a:	21 f0       	breq	.+8      	; 0x484 <buttons_react+0x46>
		led_set(LED_ID_TV);
     47c:	86 e0       	ldi	r24, 0x06	; 6
     47e:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
     482:	03 c0       	rjmp	.+6      	; 0x48a <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     484:	86 e0       	ldi	r24, 0x06	; 6
     486:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     48a:	80 91 c1 07 	lds	r24, 0x07C1
     48e:	88 23       	and	r24, r24
     490:	21 f0       	breq	.+8      	; 0x49a <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     492:	87 e0       	ldi	r24, 0x07	; 7
     494:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
     498:	03 c0       	rjmp	.+6      	; 0x4a0 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     49a:	87 e0       	ldi	r24, 0x07	; 7
     49c:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     4a0:	80 91 c9 07 	lds	r24, 0x07C9
     4a4:	88 23       	and	r24, r24
     4a6:	21 f0       	breq	.+8      	; 0x4b0 <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
     4ae:	03 c0       	rjmp	.+6      	; 0x4b6 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     4b0:	88 e0       	ldi	r24, 0x08	; 8
     4b2:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     4b6:	80 91 c5 07 	lds	r24, 0x07C5
     4ba:	88 23       	and	r24, r24
     4bc:	21 f0       	breq	.+8      	; 0x4c6 <buttons_react+0x88>
		led_set(LED_ID_AD);
     4be:	89 e0       	ldi	r24, 0x09	; 9
     4c0:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
     4c4:	03 c0       	rjmp	.+6      	; 0x4cc <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     4c6:	89 e0       	ldi	r24, 0x09	; 9
     4c8:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     4cc:	80 91 bf 07 	lds	r24, 0x07BF
     4d0:	88 23       	and	r24, r24
     4d2:	19 f0       	breq	.+6      	; 0x4da <buttons_react+0x9c>
		radio_on();
     4d4:	0e 94 b0 17 	call	0x2f60	; 0x2f60 <radio_on>
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <buttons_react+0xa0>
	}else{
		radio_off();
     4da:	0e 94 b2 17 	call	0x2f64	; 0x2f64 <radio_off>
	}		
		
		
	
	
	button_key1=0;
     4de:	10 92 2d 07 	sts	0x072D, r1
	if(button_state[BUTTON_ID_TMS]){
     4e2:	80 91 c0 07 	lds	r24, 0x07C0
     4e6:	88 23       	and	r24, r24
     4e8:	19 f0       	breq	.+6      	; 0x4f0 <buttons_react+0xb2>
		button_key1|=1;
     4ea:	81 e0       	ldi	r24, 0x01	; 1
     4ec:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     4f0:	80 91 c8 07 	lds	r24, 0x07C8
     4f4:	88 23       	and	r24, r24
     4f6:	29 f0       	breq	.+10     	; 0x502 <buttons_react+0xc4>
		button_key1|=1<<1;
     4f8:	80 91 2d 07 	lds	r24, 0x072D
     4fc:	82 60       	ori	r24, 0x02	; 2
     4fe:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     502:	80 91 c4 07 	lds	r24, 0x07C4
     506:	88 23       	and	r24, r24
     508:	29 f0       	breq	.+10     	; 0x514 <buttons_react+0xd6>
		button_key1|=1<<2;
     50a:	80 91 2d 07 	lds	r24, 0x072D
     50e:	84 60       	ori	r24, 0x04	; 4
     510:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     514:	80 91 c1 07 	lds	r24, 0x07C1
     518:	88 23       	and	r24, r24
     51a:	29 f0       	breq	.+10     	; 0x526 <buttons_react+0xe8>
		button_key1|=1<<3;
     51c:	80 91 2d 07 	lds	r24, 0x072D
     520:	88 60       	ori	r24, 0x08	; 8
     522:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     526:	80 91 c5 07 	lds	r24, 0x07C5
     52a:	88 23       	and	r24, r24
     52c:	29 f0       	breq	.+10     	; 0x538 <buttons_react+0xfa>
		button_key1|=1<<4;
     52e:	80 91 2d 07 	lds	r24, 0x072D
     532:	80 61       	ori	r24, 0x10	; 16
     534:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     538:	80 91 c9 07 	lds	r24, 0x07C9
     53c:	88 23       	and	r24, r24
     53e:	29 f0       	breq	.+10     	; 0x54a <buttons_react+0x10c>
		button_key1|=1<<5;
     540:	80 91 2d 07 	lds	r24, 0x072D
     544:	80 62       	ori	r24, 0x20	; 32
     546:	80 93 2d 07 	sts	0x072D, r24
	}
	
	button_key2=0;
     54a:	10 92 2c 07 	sts	0x072C, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     54e:	80 91 c2 07 	lds	r24, 0x07C2
     552:	88 23       	and	r24, r24
     554:	19 f0       	breq	.+6      	; 0x55c <buttons_react+0x11e>
		button_key2|=1;
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	80 93 2c 07 	sts	0x072C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     55c:	80 91 c3 07 	lds	r24, 0x07C3
     560:	88 23       	and	r24, r24
     562:	29 f0       	breq	.+10     	; 0x56e <buttons_react+0x130>
		button_key2|=1<<1;
     564:	80 91 2c 07 	lds	r24, 0x072C
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	80 93 2c 07 	sts	0x072C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     56e:	80 91 bf 07 	lds	r24, 0x07BF
     572:	88 23       	and	r24, r24
     574:	29 f0       	breq	.+10     	; 0x580 <buttons_react+0x142>
		button_key2|=1<<3;
     576:	80 91 2c 07 	lds	r24, 0x072C
     57a:	88 60       	ori	r24, 0x08	; 8
     57c:	80 93 2c 07 	sts	0x072C, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     580:	80 91 be 07 	lds	r24, 0x07BE
     584:	88 23       	and	r24, r24
     586:	29 f0       	breq	.+10     	; 0x592 <buttons_react+0x154>
		button_key2|=1<<2;
     588:	80 91 2c 07 	lds	r24, 0x072C
     58c:	84 60       	ori	r24, 0x04	; 4
     58e:	80 93 2c 07 	sts	0x072C, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     592:	80 91 c7 07 	lds	r24, 0x07C7
     596:	88 23       	and	r24, r24
     598:	29 f0       	breq	.+10     	; 0x5a4 <buttons_react+0x166>
		button_key2|=1<<4;
     59a:	80 91 2c 07 	lds	r24, 0x072C
     59e:	80 61       	ori	r24, 0x10	; 16
     5a0:	80 93 2c 07 	sts	0x072C, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     5a4:	80 91 c6 07 	lds	r24, 0x07C6
     5a8:	88 23       	and	r24, r24
     5aa:	29 f0       	breq	.+10     	; 0x5b6 <buttons_react+0x178>
		button_key2|=1<<5;
     5ac:	80 91 2c 07 	lds	r24, 0x072C
     5b0:	80 62       	ori	r24, 0x20	; 32
     5b2:	80 93 2c 07 	sts	0x072C, r24
     5b6:	08 95       	ret

000005b8 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     5b8:	85 b7       	in	r24, 0x35	; 53
     5ba:	8f 7e       	andi	r24, 0xEF	; 239
     5bc:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     5be:	8d b1       	in	r24, 0x0d	; 13
     5c0:	8f 6b       	ori	r24, 0xBF	; 191
     5c2:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     5c4:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     5c6:	8d b1       	in	r24, 0x0d	; 13
     5c8:	8f 67       	ori	r24, 0x7F	; 127
     5ca:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     5cc:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     5ce:	84 b1       	in	r24, 0x04	; 4
     5d0:	8f 6e       	ori	r24, 0xEF	; 239
     5d2:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     5d4:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     5d6:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     5d8:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     5da:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     5dc:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     5de:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     5e0:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     5e2:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     5e4:	43 9a       	sbi	0x08, 3	; 8
     5e6:	e5 ee       	ldi	r30, 0xE5	; 229
     5e8:	f7 e0       	ldi	r31, 0x07	; 7
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     5ea:	cf 01       	movw	r24, r30
     5ec:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     5ee:	21 e0       	ldi	r18, 0x01	; 1
     5f0:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     5f2:	e8 17       	cp	r30, r24
     5f4:	f9 07       	cpc	r31, r25
     5f6:	e1 f7       	brne	.-8      	; 0x5f0 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     5f8:	08 95       	ret

000005fa <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     5fa:	cf 92       	push	r12
     5fc:	df 92       	push	r13
     5fe:	ef 92       	push	r14
     600:	ff 92       	push	r15
     602:	0f 93       	push	r16
     604:	1f 93       	push	r17
     606:	cf 93       	push	r28
     608:	df 93       	push	r29
		
		
	col1_input_high();
     60a:	cd e0       	ldi	r28, 0x0D	; 13
     60c:	d2 e0       	ldi	r29, 0x02	; 2
     60e:	fe 01       	movw	r30, r28
     610:	09 95       	icall
	col2_input_high();
     612:	00 e1       	ldi	r16, 0x10	; 16
     614:	12 e0       	ldi	r17, 0x02	; 2
     616:	f8 01       	movw	r30, r16
     618:	09 95       	icall
	col3_input_high();
     61a:	0f 2e       	mov	r0, r31
     61c:	f3 e1       	ldi	r31, 0x13	; 19
     61e:	ef 2e       	mov	r14, r31
     620:	f2 e0       	ldi	r31, 0x02	; 2
     622:	ff 2e       	mov	r15, r31
     624:	f0 2d       	mov	r31, r0
     626:	f7 01       	movw	r30, r14
     628:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     62a:	f8 01       	movw	r30, r16
     62c:	09 95       	icall
	col3_input_high();
     62e:	f7 01       	movw	r30, r14
     630:	09 95       	icall
	col1_low();
     632:	0e 94 16 02 	call	0x42c	; 0x42c <col1_low>
	
		
	button_read_col(0);
     636:	0f 2e       	mov	r0, r31
     638:	f4 ea       	ldi	r31, 0xA4	; 164
     63a:	cf 2e       	mov	r12, r31
     63c:	f1 e0       	ldi	r31, 0x01	; 1
     63e:	df 2e       	mov	r13, r31
     640:	f0 2d       	mov	r31, r0
     642:	80 e0       	ldi	r24, 0x00	; 0
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	f6 01       	movw	r30, r12
     648:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     64a:	fe 01       	movw	r30, r28
     64c:	09 95       	icall
	col3_input_high();
     64e:	f7 01       	movw	r30, r14
     650:	09 95       	icall
	col2_low();
     652:	0e 94 19 02 	call	0x432	; 0x432 <col2_low>
	
	button_read_col(1);
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	f6 01       	movw	r30, r12
     65c:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     65e:	fe 01       	movw	r30, r28
     660:	09 95       	icall
	col2_input_high();
     662:	f8 01       	movw	r30, r16
     664:	09 95       	icall
	col3_low();	
     666:	0e 94 1c 02 	call	0x438	; 0x438 <col3_low>
	
	button_read_col(2);
     66a:	82 e0       	ldi	r24, 0x02	; 2
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	f6 01       	movw	r30, r12
     670:	09 95       	icall
	
			
	col1_input_high();
     672:	fe 01       	movw	r30, r28
     674:	09 95       	icall
	col2_input_high();
     676:	f8 01       	movw	r30, r16
     678:	09 95       	icall
	col3_input_high();
     67a:	f7 01       	movw	r30, r14
     67c:	09 95       	icall
     67e:	eb ec       	ldi	r30, 0xCB	; 203
     680:	f7 e0       	ldi	r31, 0x07	; 7
     682:	ae eb       	ldi	r26, 0xBE	; 190
     684:	b7 e0       	ldi	r27, 0x07	; 7
     686:	05 ee       	ldi	r16, 0xE5	; 229
     688:	17 e0       	ldi	r17, 0x07	; 7
     68a:	87 ed       	ldi	r24, 0xD7	; 215
     68c:	97 e0       	ldi	r25, 0x07	; 7
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     68e:	af 01       	movw	r20, r30
     690:	44 5f       	subi	r20, 0xF4	; 244
     692:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     694:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     696:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     698:	60 81       	ld	r22, Z
     69a:	66 23       	and	r22, r22
     69c:	59 f4       	brne	.+22     	; 0x6b4 <button_multiplex_cycle+0xba>
     69e:	6c 91       	ld	r22, X
     6a0:	61 30       	cpi	r22, 0x01	; 1
     6a2:	41 f4       	brne	.+16     	; 0x6b4 <button_multiplex_cycle+0xba>
     6a4:	e8 01       	movw	r28, r16
     6a6:	68 81       	ld	r22, Y
     6a8:	61 30       	cpi	r22, 0x01	; 1
     6aa:	81 f4       	brne	.+32     	; 0x6cc <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     6ac:	ec 01       	movw	r28, r24
     6ae:	78 83       	st	Y, r23
			button_released[i]=0;
     6b0:	e8 01       	movw	r28, r16
     6b2:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     6b4:	e9 01       	movw	r28, r18
     6b6:	28 81       	ld	r18, Y
     6b8:	21 30       	cpi	r18, 0x01	; 1
     6ba:	41 f4       	brne	.+16     	; 0x6cc <button_multiplex_cycle+0xd2>
     6bc:	2c 91       	ld	r18, X
     6be:	22 23       	and	r18, r18
     6c0:	29 f4       	brne	.+10     	; 0x6cc <button_multiplex_cycle+0xd2>
     6c2:	e8 01       	movw	r28, r16
     6c4:	28 81       	ld	r18, Y
     6c6:	22 23       	and	r18, r18
     6c8:	09 f4       	brne	.+2      	; 0x6cc <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     6ca:	78 83       	st	Y, r23
     6cc:	31 96       	adiw	r30, 0x01	; 1
     6ce:	11 96       	adiw	r26, 0x01	; 1
     6d0:	0f 5f       	subi	r16, 0xFF	; 255
     6d2:	1f 4f       	sbci	r17, 0xFF	; 255
     6d4:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     6d6:	e4 17       	cp	r30, r20
     6d8:	f5 07       	cpc	r31, r21
     6da:	e9 f6       	brne	.-70     	; 0x696 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     6dc:	0e 94 1f 02 	call	0x43e	; 0x43e <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     6e0:	ab ec       	ldi	r26, 0xCB	; 203
     6e2:	b7 e0       	ldi	r27, 0x07	; 7
     6e4:	ee eb       	ldi	r30, 0xBE	; 190
     6e6:	f7 e0       	ldi	r31, 0x07	; 7
     6e8:	8c e0       	ldi	r24, 0x0C	; 12
     6ea:	01 90       	ld	r0, Z+
     6ec:	0d 92       	st	X+, r0
     6ee:	81 50       	subi	r24, 0x01	; 1
     6f0:	e1 f7       	brne	.-8      	; 0x6ea <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	cf 90       	pop	r12
     702:	08 95       	ret

00000704 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     704:	2e eb       	ldi	r18, 0xBE	; 190
     706:	37 e0       	ldi	r19, 0x07	; 7
     708:	28 0f       	add	r18, r24
     70a:	31 1d       	adc	r19, r1
}
     70c:	f9 01       	movw	r30, r18
     70e:	80 81       	ld	r24, Z
     710:	08 95       	ret

00000712 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     712:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     714:	10 98       	cbi	0x02, 0	; 2
}
     716:	08 95       	ret

00000718 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     718:	10 9a       	sbi	0x02, 0	; 2
}
     71a:	08 95       	ret

0000071c <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     71c:	10 98       	cbi	0x02, 0	; 2
}
     71e:	08 95       	ret

00000720 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     720:	0e 94 8c 03 	call	0x718	; 0x718 <buzzer_on>
	buzz_cycles=6;
     724:	86 e0       	ldi	r24, 0x06	; 6
     726:	80 93 2e 07 	sts	0x072E, r24
	buzzer_count=4;	
     72a:	84 e0       	ldi	r24, 0x04	; 4
     72c:	80 93 2f 07 	sts	0x072F, r24
}
     730:	08 95       	ret

00000732 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     732:	1f 92       	push	r1
     734:	0f 92       	push	r0
     736:	0f b6       	in	r0, 0x3f	; 63
     738:	0f 92       	push	r0
     73a:	11 24       	eor	r1, r1
     73c:	2f 93       	push	r18
     73e:	3f 93       	push	r19
     740:	4f 93       	push	r20
     742:	5f 93       	push	r21
     744:	6f 93       	push	r22
     746:	7f 93       	push	r23
     748:	8f 93       	push	r24
     74a:	9f 93       	push	r25
     74c:	af 93       	push	r26
     74e:	bf 93       	push	r27
     750:	cf 93       	push	r28
     752:	ef 93       	push	r30
     754:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     756:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     75a:	c0 ff       	sbrs	r28, 0
     75c:	08 c0       	rjmp	.+16     	; 0x76e <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     75e:	87 e0       	ldi	r24, 0x07	; 7
     760:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     764:	ee ee       	ldi	r30, 0xEE	; 238
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	8e 7f       	andi	r24, 0xFE	; 254
     76c:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     76e:	c6 ff       	sbrs	r28, 6
     770:	08 c0       	rjmp	.+16     	; 0x782 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     772:	88 e0       	ldi	r24, 0x08	; 8
     774:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     778:	ee ee       	ldi	r30, 0xEE	; 238
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	80 81       	ld	r24, Z
     77e:	8f 7b       	andi	r24, 0xBF	; 191
     780:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     782:	c5 ff       	sbrs	r28, 5
     784:	08 c0       	rjmp	.+16     	; 0x796 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     786:	89 e0       	ldi	r24, 0x09	; 9
     788:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     78c:	eb ed       	ldi	r30, 0xDB	; 219
     78e:	f0 e0       	ldi	r31, 0x00	; 0
     790:	80 81       	ld	r24, Z
     792:	8f 77       	andi	r24, 0x7F	; 127
     794:	80 83       	st	Z, r24
	}
	return;
}
     796:	ff 91       	pop	r31
     798:	ef 91       	pop	r30
     79a:	cf 91       	pop	r28
     79c:	bf 91       	pop	r27
     79e:	af 91       	pop	r26
     7a0:	9f 91       	pop	r25
     7a2:	8f 91       	pop	r24
     7a4:	7f 91       	pop	r23
     7a6:	6f 91       	pop	r22
     7a8:	5f 91       	pop	r21
     7aa:	4f 91       	pop	r20
     7ac:	3f 91       	pop	r19
     7ae:	2f 91       	pop	r18
     7b0:	0f 90       	pop	r0
     7b2:	0f be       	out	0x3f, r0	; 63
     7b4:	0f 90       	pop	r0
     7b6:	1f 90       	pop	r1
     7b8:	18 95       	reti

000007ba <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     7ba:	85 e0       	ldi	r24, 0x05	; 5
     7bc:	0e 94 94 07 	call	0xf28	; 0xf28 <can_init>
	CANSTMOB=0;
     7c0:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     7c4:	eb ed       	ldi	r30, 0xDB	; 219
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	80 81       	ld	r24, Z
     7ca:	88 6b       	ori	r24, 0xB8	; 184
     7cc:	80 83       	st	Z, r24
	CANIE1=0x7F;
     7ce:	8f e7       	ldi	r24, 0x7F	; 127
     7d0:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     7d4:	8f ef       	ldi	r24, 0xFF	; 255
     7d6:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     7da:	10 92 fc 07 	sts	0x07FC, r1
	can_queue_tail=0;
     7de:	10 92 fe 07 	sts	0x07FE, r1
	can_Status=CAN_Ready;
     7e2:	10 92 fd 07 	sts	0x07FD, r1
	can_rx=0;
     7e6:	10 92 00 08 	sts	0x0800, r1
     7ea:	10 92 ff 07 	sts	0x07FF, r1
}
     7ee:	08 95       	ret

000007f0 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     7f0:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     7f2:	70 87       	std	Z+8, r23	; 0x08
     7f4:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     7f6:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     7f8:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     7fa:	53 83       	std	Z+3, r21	; 0x03
     7fc:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     7fe:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     800:	8f ef       	ldi	r24, 0xFF	; 255
     802:	97 e0       	ldi	r25, 0x07	; 7
     804:	a0 e0       	ldi	r26, 0x00	; 0
     806:	b0 e0       	ldi	r27, 0x00	; 0
     808:	82 87       	std	Z+10, r24	; 0x0a
     80a:	93 87       	std	Z+11, r25	; 0x0b
     80c:	a4 87       	std	Z+12, r26	; 0x0c
     80e:	b5 87       	std	Z+13, r27	; 0x0d
}
     810:	08 95       	ret

00000812 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     812:	90 93 00 08 	sts	0x0800, r25
     816:	80 93 ff 07 	sts	0x07FF, r24
	can_rx->cmd=CMD_RX_DATA;
     81a:	25 e0       	ldi	r18, 0x05	; 5
     81c:	fc 01       	movw	r30, r24
     81e:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     820:	80 91 ff 07 	lds	r24, 0x07FF
     824:	90 91 00 08 	lds	r25, 0x0800
     828:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
}
     82c:	08 95       	ret

0000082e <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     82e:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <can_get_status>
	CANGIE|=(1<<ENIT);
     832:	eb ed       	ldi	r30, 0xDB	; 219
     834:	f0 e0       	ldi	r31, 0x00	; 0
     836:	80 81       	ld	r24, Z
     838:	80 68       	ori	r24, 0x80	; 128
     83a:	80 83       	st	Z, r24
}
     83c:	08 95       	ret

0000083e <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     83e:	90 91 fc 07 	lds	r25, 0x07FC
     842:	80 91 fe 07 	lds	r24, 0x07FE
     846:	98 17       	cp	r25, r24
     848:	41 f1       	breq	.+80     	; 0x89a <CANSendData+0x5c>
		if(can_rx!=0){
     84a:	e0 91 ff 07 	lds	r30, 0x07FF
     84e:	f0 91 00 08 	lds	r31, 0x0800
     852:	30 97       	sbiw	r30, 0x00	; 0
     854:	41 f0       	breq	.+16     	; 0x866 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     856:	8c e0       	ldi	r24, 0x0C	; 12
     858:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     85a:	80 91 ff 07 	lds	r24, 0x07FF
     85e:	90 91 00 08 	lds	r25, 0x0800
     862:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     866:	e0 91 fe 07 	lds	r30, 0x07FE
     86a:	f0 e0       	ldi	r31, 0x00	; 0
     86c:	ee 0f       	add	r30, r30
     86e:	ff 1f       	adc	r31, r31
     870:	ee 50       	subi	r30, 0x0E	; 14
     872:	f8 4f       	sbci	r31, 0xF8	; 248
     874:	a0 81       	ld	r26, Z
     876:	b1 81       	ldd	r27, Z+1	; 0x01
     878:	82 e0       	ldi	r24, 0x02	; 2
     87a:	11 96       	adiw	r26, 0x01	; 1
     87c:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     87e:	80 81       	ld	r24, Z
     880:	91 81       	ldd	r25, Z+1	; 0x01
     882:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
     886:	88 23       	and	r24, r24
     888:	21 f0       	breq	.+8      	; 0x892 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     88a:	81 e0       	ldi	r24, 0x01	; 1
     88c:	0e 94 6f 14 	call	0x28de	; 0x28de <AddError>
     890:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	80 93 fd 07 	sts	0x07FD, r24
     898:	08 95       	ret
		}		
	}else if(can_rx!=0){
     89a:	e0 91 ff 07 	lds	r30, 0x07FF
     89e:	f0 91 00 08 	lds	r31, 0x0800
     8a2:	30 97       	sbiw	r30, 0x00	; 0
     8a4:	41 f0       	breq	.+16     	; 0x8b6 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     8a6:	85 e0       	ldi	r24, 0x05	; 5
     8a8:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     8aa:	80 91 ff 07 	lds	r24, 0x07FF
     8ae:	90 91 00 08 	lds	r25, 0x0800
     8b2:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
     8b6:	08 95       	ret

000008b8 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     8b8:	cf 93       	push	r28
     8ba:	df 93       	push	r29
     8bc:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     8be:	e0 91 fc 07 	lds	r30, 0x07FC
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	cf 01       	movw	r24, r30
     8c6:	01 96       	adiw	r24, 0x01	; 1
     8c8:	65 e0       	ldi	r22, 0x05	; 5
     8ca:	70 e0       	ldi	r23, 0x00	; 0
     8cc:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
     8d0:	20 91 fe 07 	lds	r18, 0x07FE
     8d4:	30 e0       	ldi	r19, 0x00	; 0
     8d6:	82 17       	cp	r24, r18
     8d8:	93 07       	cpc	r25, r19
     8da:	49 f0       	breq	.+18     	; 0x8ee <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     8dc:	ee 0f       	add	r30, r30
     8de:	ff 1f       	adc	r31, r31
     8e0:	ee 50       	subi	r30, 0x0E	; 14
     8e2:	f8 4f       	sbci	r31, 0xF8	; 248
     8e4:	d1 83       	std	Z+1, r29	; 0x01
     8e6:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     8e8:	80 93 fc 07 	sts	0x07FC, r24
     8ec:	03 c0       	rjmp	.+6      	; 0x8f4 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     8ee:	84 e0       	ldi	r24, 0x04	; 4
     8f0:	0e 94 6f 14 	call	0x28de	; 0x28de <AddError>
	}
	if(can_Status==CAN_Ready){
     8f4:	80 91 fd 07 	lds	r24, 0x07FD
     8f8:	88 23       	and	r24, r24
     8fa:	11 f4       	brne	.+4      	; 0x900 <__stack+0x1>
		CANSendData();
     8fc:	0e 94 1f 04 	call	0x83e	; 0x83e <CANSendData>
	}
}
     900:	df 91       	pop	r29
     902:	cf 91       	pop	r28
     904:	08 95       	ret

00000906 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     906:	e0 91 fe 07 	lds	r30, 0x07FE
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	ee 0f       	add	r30, r30
     90e:	ff 1f       	adc	r31, r31
     910:	ee 50       	subi	r30, 0x0E	; 14
     912:	f8 4f       	sbci	r31, 0xF8	; 248
}
     914:	80 81       	ld	r24, Z
     916:	91 81       	ldd	r25, Z+1	; 0x01
     918:	08 95       	ret

0000091a <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     91a:	e0 91 fe 07 	lds	r30, 0x07FE
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	ee 0f       	add	r30, r30
     922:	ff 1f       	adc	r31, r31
     924:	ee 50       	subi	r30, 0x0E	; 14
     926:	f8 4f       	sbci	r31, 0xF8	; 248
     928:	a0 81       	ld	r26, Z
     92a:	b1 81       	ldd	r27, Z+1	; 0x01
     92c:	8c e0       	ldi	r24, 0x0C	; 12
     92e:	11 96       	adiw	r26, 0x01	; 1
     930:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     932:	80 81       	ld	r24, Z
     934:	91 81       	ldd	r25, Z+1	; 0x01
     936:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
	can_Status=CAN_Ready;
     93a:	10 92 fd 07 	sts	0x07FD, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     93e:	80 91 fe 07 	lds	r24, 0x07FE
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	01 96       	adiw	r24, 0x01	; 1
     946:	65 e0       	ldi	r22, 0x05	; 5
     948:	70 e0       	ldi	r23, 0x00	; 0
     94a:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
     94e:	80 93 fe 07 	sts	0x07FE, r24
	CANSendData();
     952:	0e 94 1f 04 	call	0x83e	; 0x83e <CANSendData>
}
     956:	08 95       	ret

00000958 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     958:	80 91 fd 07 	lds	r24, 0x07FD
     95c:	81 30       	cpi	r24, 0x01	; 1
     95e:	f9 f4       	brne	.+62     	; 0x99e <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     960:	e0 91 fe 07 	lds	r30, 0x07FE
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	ee 0f       	add	r30, r30
     968:	ff 1f       	adc	r31, r31
     96a:	ee 50       	subi	r30, 0x0E	; 14
     96c:	f8 4f       	sbci	r31, 0xF8	; 248
     96e:	a0 81       	ld	r26, Z
     970:	b1 81       	ldd	r27, Z+1	; 0x01
     972:	8c e0       	ldi	r24, 0x0C	; 12
     974:	11 96       	adiw	r26, 0x01	; 1
     976:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     978:	80 81       	ld	r24, Z
     97a:	91 81       	ldd	r25, Z+1	; 0x01
     97c:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
		AddError(ERROR_CAN_SEND);
     980:	82 e0       	ldi	r24, 0x02	; 2
     982:	0e 94 6f 14 	call	0x28de	; 0x28de <AddError>
		can_Status=CAN_Ready;
     986:	10 92 fd 07 	sts	0x07FD, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     98a:	80 91 fe 07 	lds	r24, 0x07FE
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	01 96       	adiw	r24, 0x01	; 1
     992:	65 e0       	ldi	r22, 0x05	; 5
     994:	70 e0       	ldi	r23, 0x00	; 0
     996:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
     99a:	80 93 fe 07 	sts	0x07FE, r24
     99e:	08 95       	ret

000009a0 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     9a0:	cf 93       	push	r28
     9a2:	df 93       	push	r29
     9a4:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     9a6:	8c e0       	ldi	r24, 0x0C	; 12
     9a8:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     9aa:	ce 01       	movw	r24, r28
     9ac:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     9b0:	ce 01       	movw	r24, r28
     9b2:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <can_get_status>
     9b6:	81 30       	cpi	r24, 0x01	; 1
     9b8:	d9 f3       	breq	.-10     	; 0x9b0 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     9ba:	85 e0       	ldi	r24, 0x05	; 5
     9bc:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     9be:	ce 01       	movw	r24, r28
     9c0:	0e 94 a9 07 	call	0xf52	; 0xf52 <can_cmd>
}
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	08 95       	ret

000009ca <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9ca:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     9cc:	ad ee       	ldi	r26, 0xED	; 237
     9ce:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     9d0:	8e ee       	ldi	r24, 0xEE	; 238
     9d2:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     9d4:	32 2f       	mov	r19, r18
     9d6:	32 95       	swap	r19
     9d8:	30 7f       	andi	r19, 0xF0	; 240
     9da:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     9dc:	fc 01       	movw	r30, r24
     9de:	11 92       	st	Z+, r1
     9e0:	e8 3f       	cpi	r30, 0xF8	; 248
     9e2:	f1 05       	cpc	r31, r1
     9e4:	e1 f7       	brne	.-8      	; 0x9de <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9e6:	2f 5f       	subi	r18, 0xFF	; 255
     9e8:	2f 30       	cpi	r18, 0x0F	; 15
     9ea:	a1 f7       	brne	.-24     	; 0x9d4 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     9ec:	08 95       	ret

000009ee <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     9ee:	ed ee       	ldi	r30, 0xED	; 237
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     9f4:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     9f6:	80 91 ef 00 	lds	r24, 0x00EF
     9fa:	80 7c       	andi	r24, 0xC0	; 192
     9fc:	69 f0       	breq	.+26     	; 0xa18 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9fe:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     a00:	ad ee       	ldi	r26, 0xED	; 237
     a02:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a04:	ef ee       	ldi	r30, 0xEF	; 239
     a06:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a08:	98 2f       	mov	r25, r24
     a0a:	92 95       	swap	r25
     a0c:	90 7f       	andi	r25, 0xF0	; 240
     a0e:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a10:	90 81       	ld	r25, Z
     a12:	90 7c       	andi	r25, 0xC0	; 192
     a14:	29 f4       	brne	.+10     	; 0xa20 <can_get_mob_free+0x32>
     a16:	01 c0       	rjmp	.+2      	; 0xa1a <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a18:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     a1a:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     a1e:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a20:	8f 5f       	subi	r24, 0xFF	; 255
     a22:	8f 30       	cpi	r24, 0x0F	; 15
     a24:	89 f7       	brne	.-30     	; 0xa08 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     a26:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     a2a:	8f ef       	ldi	r24, 0xFF	; 255
}
     a2c:	08 95       	ret

00000a2e <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a2e:	80 91 ef 00 	lds	r24, 0x00EF
     a32:	80 7c       	andi	r24, 0xC0	; 192
     a34:	69 f0       	breq	.+26     	; 0xa50 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a36:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a3a:	89 2f       	mov	r24, r25
     a3c:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a3e:	80 32       	cpi	r24, 0x20	; 32
     a40:	41 f0       	breq	.+16     	; 0xa52 <can_get_mob_status+0x24>
     a42:	80 34       	cpi	r24, 0x40	; 64
     a44:	31 f0       	breq	.+12     	; 0xa52 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     a46:	80 3a       	cpi	r24, 0xA0	; 160
     a48:	21 f0       	breq	.+8      	; 0xa52 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     a4a:	89 2f       	mov	r24, r25
     a4c:	8f 71       	andi	r24, 0x1F	; 31
     a4e:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a50:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     a52:	08 95       	ret

00000a54 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     a54:	cf 93       	push	r28
     a56:	df 93       	push	r29
     a58:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a5a:	80 91 ef 00 	lds	r24, 0x00EF
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	8f 70       	andi	r24, 0x0F	; 15
     a62:	90 70       	andi	r25, 0x00	; 0
     a64:	18 16       	cp	r1, r24
     a66:	19 06       	cpc	r1, r25
     a68:	a4 f4       	brge	.+40     	; 0xa92 <can_get_data+0x3e>
     a6a:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     a6c:	ea ef       	ldi	r30, 0xFA	; 250
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a70:	cf ee       	ldi	r28, 0xEF	; 239
     a72:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     a74:	80 81       	ld	r24, Z
     a76:	da 01       	movw	r26, r20
     a78:	a6 0f       	add	r26, r22
     a7a:	b1 1d       	adc	r27, r1
     a7c:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a7e:	6f 5f       	subi	r22, 0xFF	; 255
     a80:	88 81       	ld	r24, Y
     a82:	26 2f       	mov	r18, r22
     a84:	30 e0       	ldi	r19, 0x00	; 0
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	8f 70       	andi	r24, 0x0F	; 15
     a8a:	90 70       	andi	r25, 0x00	; 0
     a8c:	28 17       	cp	r18, r24
     a8e:	39 07       	cpc	r19, r25
     a90:	8c f3       	brlt	.-30     	; 0xa74 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     a92:	df 91       	pop	r29
     a94:	cf 91       	pop	r28
     a96:	08 95       	ret

00000a98 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     a98:	2f 92       	push	r2
     a9a:	3f 92       	push	r3
     a9c:	4f 92       	push	r4
     a9e:	5f 92       	push	r5
     aa0:	6f 92       	push	r6
     aa2:	7f 92       	push	r7
     aa4:	8f 92       	push	r8
     aa6:	9f 92       	push	r9
     aa8:	af 92       	push	r10
     aaa:	bf 92       	push	r11
     aac:	cf 92       	push	r12
     aae:	df 92       	push	r13
     ab0:	ef 92       	push	r14
     ab2:	ff 92       	push	r15
     ab4:	0f 93       	push	r16
     ab6:	1f 93       	push	r17
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	00 d0       	rcall	.+0      	; 0xabe <can_auto_baudrate+0x26>
     abe:	00 d0       	rcall	.+0      	; 0xac0 <can_auto_baudrate+0x28>
     ac0:	00 d0       	rcall	.+0      	; 0xac2 <can_auto_baudrate+0x2a>
     ac2:	cd b7       	in	r28, 0x3d	; 61
     ac4:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     ac6:	88 23       	and	r24, r24
     ac8:	09 f4       	brne	.+2      	; 0xacc <can_auto_baudrate+0x34>
     aca:	7c c0       	rjmp	.+248    	; 0xbc4 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     acc:	80 91 e2 00 	lds	r24, 0x00E2
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	8e 77       	andi	r24, 0x7E	; 126
     ad4:	90 70       	andi	r25, 0x00	; 0
     ad6:	95 95       	asr	r25
     ad8:	87 95       	ror	r24
     ada:	01 96       	adiw	r24, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	91 05       	cpc	r25, r1
     ae0:	5c f0       	brlt	.+22     	; 0xaf8 <can_auto_baudrate+0x60>
     ae2:	80 91 e2 00 	lds	r24, 0x00E2
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	8e 77       	andi	r24, 0x7E	; 126
     aea:	90 70       	andi	r25, 0x00	; 0
     aec:	95 95       	asr	r25
     aee:	87 95       	ror	r24
     af0:	28 2f       	mov	r18, r24
     af2:	2f 5f       	subi	r18, 0xFF	; 255
     af4:	29 83       	std	Y+1, r18	; 0x01
     af6:	02 c0       	rjmp	.+4      	; 0xafc <can_auto_baudrate+0x64>
     af8:	81 e0       	ldi	r24, 0x01	; 1
     afa:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     afc:	80 91 e3 00 	lds	r24, 0x00E3
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	8e 70       	andi	r24, 0x0E	; 14
     b04:	90 70       	andi	r25, 0x00	; 0
     b06:	95 95       	asr	r25
     b08:	87 95       	ror	r24
     b0a:	01 96       	adiw	r24, 0x01	; 1
     b0c:	82 30       	cpi	r24, 0x02	; 2
     b0e:	91 05       	cpc	r25, r1
     b10:	54 f0       	brlt	.+20     	; 0xb26 <can_auto_baudrate+0x8e>
     b12:	80 91 e3 00 	lds	r24, 0x00E3
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	8e 70       	andi	r24, 0x0E	; 14
     b1a:	90 70       	andi	r25, 0x00	; 0
     b1c:	95 95       	asr	r25
     b1e:	87 95       	ror	r24
     b20:	38 2e       	mov	r3, r24
     b22:	33 94       	inc	r3
     b24:	02 c0       	rjmp	.+4      	; 0xb2a <can_auto_baudrate+0x92>
     b26:	33 24       	eor	r3, r3
     b28:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b2a:	80 91 e4 00 	lds	r24, 0x00E4
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	8e 70       	andi	r24, 0x0E	; 14
     b32:	90 70       	andi	r25, 0x00	; 0
     b34:	95 95       	asr	r25
     b36:	87 95       	ror	r24
     b38:	01 96       	adiw	r24, 0x01	; 1
     b3a:	83 30       	cpi	r24, 0x03	; 3
     b3c:	91 05       	cpc	r25, r1
     b3e:	54 f0       	brlt	.+20     	; 0xb54 <can_auto_baudrate+0xbc>
     b40:	80 91 e4 00 	lds	r24, 0x00E4
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	8e 70       	andi	r24, 0x0E	; 14
     b48:	90 70       	andi	r25, 0x00	; 0
     b4a:	95 95       	asr	r25
     b4c:	87 95       	ror	r24
     b4e:	78 2e       	mov	r7, r24
     b50:	73 94       	inc	r7
     b52:	03 c0       	rjmp	.+6      	; 0xb5a <can_auto_baudrate+0xc2>
     b54:	77 24       	eor	r7, r7
     b56:	68 94       	set
     b58:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     b5a:	80 91 e4 00 	lds	r24, 0x00E4
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	80 77       	andi	r24, 0x70	; 112
     b62:	90 70       	andi	r25, 0x00	; 0
     b64:	95 95       	asr	r25
     b66:	87 95       	ror	r24
     b68:	95 95       	asr	r25
     b6a:	87 95       	ror	r24
     b6c:	95 95       	asr	r25
     b6e:	87 95       	ror	r24
     b70:	95 95       	asr	r25
     b72:	87 95       	ror	r24
     b74:	01 96       	adiw	r24, 0x01	; 1
     b76:	83 30       	cpi	r24, 0x03	; 3
     b78:	91 05       	cpc	r25, r1
     b7a:	84 f0       	brlt	.+32     	; 0xb9c <can_auto_baudrate+0x104>
     b7c:	80 91 e4 00 	lds	r24, 0x00E4
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	80 77       	andi	r24, 0x70	; 112
     b84:	90 70       	andi	r25, 0x00	; 0
     b86:	95 95       	asr	r25
     b88:	87 95       	ror	r24
     b8a:	95 95       	asr	r25
     b8c:	87 95       	ror	r24
     b8e:	95 95       	asr	r25
     b90:	87 95       	ror	r24
     b92:	95 95       	asr	r25
     b94:	87 95       	ror	r24
     b96:	68 2e       	mov	r6, r24
     b98:	63 94       	inc	r6
     b9a:	03 c0       	rjmp	.+6      	; 0xba2 <can_auto_baudrate+0x10a>
     b9c:	66 24       	eor	r6, r6
     b9e:	68 94       	set
     ba0:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     ba2:	87 2d       	mov	r24, r7
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	83 0d       	add	r24, r3
     ba8:	91 1d       	adc	r25, r1
     baa:	86 0d       	add	r24, r6
     bac:	91 1d       	adc	r25, r1
     bae:	01 96       	adiw	r24, 0x01	; 1
     bb0:	88 30       	cpi	r24, 0x08	; 8
     bb2:	91 05       	cpc	r25, r1
     bb4:	14 f4       	brge	.+4      	; 0xbba <can_auto_baudrate+0x122>
     bb6:	88 e0       	ldi	r24, 0x08	; 8
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     bbc:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     bbe:	22 24       	eor	r2, r2
     bc0:	23 94       	inc	r2
     bc2:	10 c0       	rjmp	.+32     	; 0xbe4 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     bc4:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     bc6:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     bc8:	66 24       	eor	r6, r6
     bca:	68 94       	set
     bcc:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     bce:	77 24       	eor	r7, r7
     bd0:	68 94       	set
     bd2:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     bd4:	98 e0       	ldi	r25, 0x08	; 8
     bd6:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     bd8:	0f 2e       	mov	r0, r31
     bda:	f3 e0       	ldi	r31, 0x03	; 3
     bdc:	3f 2e       	mov	r3, r31
     bde:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     be0:	a1 e0       	ldi	r26, 0x01	; 1
     be2:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     be4:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     be6:	ad ee       	ldi	r26, 0xED	; 237
     be8:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     bea:	8e ee       	ldi	r24, 0xEE	; 238
     bec:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     bee:	32 2f       	mov	r19, r18
     bf0:	32 95       	swap	r19
     bf2:	30 7f       	andi	r19, 0xF0	; 240
     bf4:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     bf6:	fc 01       	movw	r30, r24
     bf8:	11 92       	st	Z+, r1
     bfa:	e8 3f       	cpi	r30, 0xF8	; 248
     bfc:	f1 05       	cpc	r31, r1
     bfe:	e1 f7       	brne	.-8      	; 0xbf8 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c00:	2f 5f       	subi	r18, 0xFF	; 255
     c02:	2f 30       	cpi	r18, 0x0F	; 15
     c04:	a1 f7       	brne	.-24     	; 0xbee <can_auto_baudrate+0x156>
     c06:	a4 2e       	mov	r10, r20
     c08:	62 2d       	mov	r22, r2
     c0a:	dd 24       	eor	r13, r13
     c0c:	88 24       	eor	r8, r8
     c0e:	99 24       	eor	r9, r9
     c10:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     c12:	0f 2e       	mov	r0, r31
     c14:	f8 ed       	ldi	r31, 0xD8	; 216
     c16:	ef 2e       	mov	r14, r31
     c18:	ff 24       	eor	r15, r15
     c1a:	f0 2d       	mov	r31, r0
     c1c:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c1e:	e9 ed       	ldi	r30, 0xD9	; 217
     c20:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c22:	0a ed       	ldi	r16, 0xDA	; 218
     c24:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c26:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c28:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c2a:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     c2c:	b2 e0       	ldi	r27, 0x02	; 2
     c2e:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     c30:	88 e0       	ldi	r24, 0x08	; 8
     c32:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c34:	91 e0       	ldi	r25, 0x01	; 1
     c36:	a9 16       	cp	r10, r25
     c38:	09 f0       	breq	.+2      	; 0xc3c <can_auto_baudrate+0x1a4>
     c3a:	57 c0       	rjmp	.+174    	; 0xcea <can_auto_baudrate+0x252>
        {
            Can_reset();
     c3c:	d7 01       	movw	r26, r14
     c3e:	5c 93       	st	X, r21
            conf_index++;
     c40:	08 94       	sec
     c42:	81 1c       	adc	r8, r1
     c44:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     c46:	89 81       	ldd	r24, Y+1	; 0x01
     c48:	81 50       	subi	r24, 0x01	; 1
     c4a:	88 0f       	add	r24, r24
     c4c:	a2 ee       	ldi	r26, 0xE2	; 226
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     c52:	86 2d       	mov	r24, r6
     c54:	86 95       	lsr	r24
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	01 97       	sbiw	r24, 0x01	; 1
     c5a:	2c 01       	movw	r4, r24
     c5c:	44 0c       	add	r4, r4
     c5e:	55 1c       	adc	r5, r5
     c60:	44 0c       	add	r4, r4
     c62:	55 1c       	adc	r5, r5
     c64:	44 0c       	add	r4, r4
     c66:	55 1c       	adc	r5, r5
     c68:	44 0c       	add	r4, r4
     c6a:	55 1c       	adc	r5, r5
     c6c:	44 0c       	add	r4, r4
     c6e:	55 1c       	adc	r5, r5
     c70:	83 2d       	mov	r24, r3
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	01 97       	sbiw	r24, 0x01	; 1
     c76:	88 0f       	add	r24, r24
     c78:	99 1f       	adc	r25, r25
     c7a:	84 29       	or	r24, r4
     c7c:	a3 ee       	ldi	r26, 0xE3	; 227
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     c82:	86 2d       	mov	r24, r6
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	01 97       	sbiw	r24, 0x01	; 1
     c88:	2c 01       	movw	r4, r24
     c8a:	44 0c       	add	r4, r4
     c8c:	55 1c       	adc	r5, r5
     c8e:	44 0c       	add	r4, r4
     c90:	55 1c       	adc	r5, r5
     c92:	44 0c       	add	r4, r4
     c94:	55 1c       	adc	r5, r5
     c96:	44 0c       	add	r4, r4
     c98:	55 1c       	adc	r5, r5
     c9a:	87 2d       	mov	r24, r7
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	01 97       	sbiw	r24, 0x01	; 1
     ca0:	88 0f       	add	r24, r24
     ca2:	99 1f       	adc	r25, r25
     ca4:	84 29       	or	r24, r4
     ca6:	81 60       	ori	r24, 0x01	; 1
     ca8:	a4 ee       	ldi	r26, 0xE4	; 228
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     cae:	c4 01       	movw	r24, r8
     cb0:	96 95       	lsr	r25
     cb2:	87 95       	ror	r24
     cb4:	96 95       	lsr	r25
     cb6:	87 95       	ror	r24
     cb8:	96 95       	lsr	r25
     cba:	87 95       	ror	r24
     cbc:	a5 ee       	ldi	r26, 0xE5	; 229
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     cc2:	ad ee       	ldi	r26, 0xED	; 237
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     cc8:	ae ee       	ldi	r26, 0xEE	; 238
     cca:	b0 e0       	ldi	r27, 0x00	; 0
     ccc:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     cce:	80 e8       	ldi	r24, 0x80	; 128
     cd0:	af ee       	ldi	r26, 0xEF	; 239
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     cd6:	8a e0       	ldi	r24, 0x0A	; 10
     cd8:	d7 01       	movw	r26, r14
     cda:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     cdc:	80 81       	ld	r24, Z
     cde:	82 ff       	sbrs	r24, 2
     ce0:	fd cf       	rjmp	.-6      	; 0xcdc <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     ce2:	8f ef       	ldi	r24, 0xFF	; 255
     ce4:	d8 01       	movw	r26, r16
     ce6:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     ce8:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     cea:	41 30       	cpi	r20, 0x01	; 1
     cec:	b1 f5       	brne	.+108    	; 0xd5a <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     cee:	ae ee       	ldi	r26, 0xEE	; 238
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	85 ff       	sbrs	r24, 5
     cf8:	0e c0       	rjmp	.+28     	; 0xd16 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     cfa:	af ee       	ldi	r26, 0xEF	; 239
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	8c 91       	ld	r24, X
     d00:	8f 73       	andi	r24, 0x3F	; 63
     d02:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d04:	d7 01       	movw	r26, r14
     d06:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d08:	80 81       	ld	r24, Z
     d0a:	82 fd       	sbrc	r24, 2
     d0c:	fd cf       	rjmp	.-6      	; 0xd08 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     d0e:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     d10:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d12:	32 2f       	mov	r19, r18
     d14:	be c0       	rjmp	.+380    	; 0xe92 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     d16:	8f 71       	andi	r24, 0x1F	; 31
     d18:	90 70       	andi	r25, 0x00	; 0
     d1a:	00 97       	sbiw	r24, 0x00	; 0
     d1c:	11 f0       	breq	.+4      	; 0xd22 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     d1e:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d20:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     d22:	d8 01       	movw	r26, r16
     d24:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     d26:	55 24       	eor	r5, r5
     d28:	45 fe       	sbrs	r4, 5
     d2a:	0d c0       	rjmp	.+26     	; 0xd46 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     d2c:	77 23       	and	r23, r23
     d2e:	29 f4       	brne	.+10     	; 0xd3a <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d30:	8c 91       	ld	r24, X
     d32:	80 62       	ori	r24, 0x20	; 32
     d34:	8c 93       	st	X, r24
                        ovrtim_flag++;
     d36:	7c 2d       	mov	r23, r12
     d38:	06 c0       	rjmp	.+12     	; 0xd46 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d3a:	d8 01       	movw	r26, r16
     d3c:	8c 91       	ld	r24, X
     d3e:	80 62       	ori	r24, 0x20	; 32
     d40:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     d42:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     d44:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     d46:	c2 01       	movw	r24, r4
     d48:	8f 70       	andi	r24, 0x0F	; 15
     d4a:	90 70       	andi	r25, 0x00	; 0
     d4c:	00 97       	sbiw	r24, 0x00	; 0
     d4e:	09 f0       	breq	.+2      	; 0xd52 <can_auto_baudrate+0x2ba>
     d50:	9d c0       	rjmp	.+314    	; 0xe8c <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d52:	41 30       	cpi	r20, 0x01	; 1
     d54:	61 f2       	breq	.-104    	; 0xcee <can_auto_baudrate+0x256>
     d56:	35 2f       	mov	r19, r21
     d58:	01 c0       	rjmp	.+2      	; 0xd5c <can_auto_baudrate+0x2c4>
     d5a:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     d5c:	61 30       	cpi	r22, 0x01	; 1
     d5e:	09 f0       	breq	.+2      	; 0xd62 <can_auto_baudrate+0x2ca>
     d60:	78 c0       	rjmp	.+240    	; 0xe52 <can_auto_baudrate+0x3ba>
     d62:	83 2f       	mov	r24, r19
     d64:	37 2d       	mov	r19, r7
     d66:	7a 2c       	mov	r7, r10
     d68:	ad 2c       	mov	r10, r13
     d6a:	d7 2e       	mov	r13, r23
     d6c:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     d6e:	21 10       	cpse	r2, r1
     d70:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     d72:	39 30       	cpi	r19, 0x09	; 9
     d74:	78 f1       	brcs	.+94     	; 0xdd4 <can_auto_baudrate+0x33c>
     d76:	b7 e0       	ldi	r27, 0x07	; 7
     d78:	b6 15       	cp	r27, r6
     d7a:	60 f5       	brcc	.+88     	; 0xdd4 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     d7c:	8a 81       	ldd	r24, Y+2	; 0x02
     d7e:	89 31       	cpi	r24, 0x19	; 25
     d80:	31 f0       	breq	.+12     	; 0xd8e <can_auto_baudrate+0x2f6>
     d82:	8f 5f       	subi	r24, 0xFF	; 255
     d84:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d86:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d88:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d8a:	36 2d       	mov	r19, r6
     d8c:	59 c0       	rjmp	.+178    	; 0xe40 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     d8e:	99 81       	ldd	r25, Y+1	; 0x01
     d90:	90 34       	cpi	r25, 0x40	; 64
     d92:	41 f0       	breq	.+16     	; 0xda4 <can_auto_baudrate+0x30c>
     d94:	9f 5f       	subi	r25, 0xFF	; 255
     d96:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d98:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d9a:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d9c:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     d9e:	ae 81       	ldd	r26, Y+6	; 0x06
     da0:	aa 83       	std	Y+2, r26	; 0x02
     da2:	4e c0       	rjmp	.+156    	; 0xe40 <can_auto_baudrate+0x3a8>
     da4:	a7 2c       	mov	r10, r7
     da6:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     da8:	af ee       	ldi	r26, 0xEF	; 239
     daa:	b0 e0       	ldi	r27, 0x00	; 0
     dac:	8c 91       	ld	r24, X
     dae:	8f 73       	andi	r24, 0x3F	; 63
     db0:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     db2:	d7 01       	movw	r26, r14
     db4:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     db6:	80 81       	ld	r24, Z
     db8:	82 fd       	sbrc	r24, 2
     dba:	fd cf       	rjmp	.-6      	; 0xdb6 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     dbc:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     dbe:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dc0:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     dc2:	66 24       	eor	r6, r6
     dc4:	68 94       	set
     dc6:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     dc8:	77 24       	eor	r7, r7
     dca:	68 94       	set
     dcc:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     dce:	b8 e0       	ldi	r27, 0x08	; 8
     dd0:	ba 83       	std	Y+2, r27	; 0x02
     dd2:	69 c0       	rjmp	.+210    	; 0xea6 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     dd4:	36 30       	cpi	r19, 0x06	; 6
     dd6:	58 f0       	brcs	.+22     	; 0xdee <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     dd8:	43 2e       	mov	r4, r19
     dda:	55 24       	eor	r5, r5
     ddc:	86 2d       	mov	r24, r6
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	01 96       	adiw	r24, 0x01	; 1
     de2:	84 15       	cp	r24, r4
     de4:	95 05       	cpc	r25, r5
     de6:	24 f4       	brge	.+8      	; 0xdf0 <can_auto_baudrate+0x358>
     de8:	63 94       	inc	r6
     dea:	36 2d       	mov	r19, r6
     dec:	01 c0       	rjmp	.+2      	; 0xdf0 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     dee:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     df0:	36 2c       	mov	r3, r6
     df2:	33 0e       	add	r3, r19
     df4:	30 94       	com	r3
     df6:	8a 81       	ldd	r24, Y+2	; 0x02
     df8:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     dfa:	83 2d       	mov	r24, r3
     dfc:	81 50       	subi	r24, 0x01	; 1
     dfe:	88 30       	cpi	r24, 0x08	; 8
     e00:	e0 f4       	brcc	.+56     	; 0xe3a <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     e02:	46 2c       	mov	r4, r6
     e04:	55 24       	eor	r5, r5
     e06:	83 2d       	mov	r24, r3
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	dc 01       	movw	r26, r24
     e0c:	11 96       	adiw	r26, 0x01	; 1
     e0e:	a3 0f       	add	r26, r19
     e10:	b1 1d       	adc	r27, r1
     e12:	bd 83       	std	Y+5, r27	; 0x05
     e14:	ac 83       	std	Y+4, r26	; 0x04
     e16:	c2 01       	movw	r24, r4
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	88 0f       	add	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	8a 17       	cp	r24, r26
     e22:	9b 07       	cpc	r25, r27
     e24:	64 f0       	brlt	.+24     	; 0xe3e <can_auto_baudrate+0x3a6>
     e26:	c2 01       	movw	r24, r4
     e28:	88 0f       	add	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	84 0d       	add	r24, r4
     e2e:	95 1d       	adc	r25, r5
     e30:	a8 17       	cp	r26, r24
     e32:	b9 07       	cpc	r27, r25
     e34:	84 f5       	brge	.+96     	; 0xe96 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e36:	2c 2c       	mov	r2, r12
     e38:	03 c0       	rjmp	.+6      	; 0xe40 <can_auto_baudrate+0x3a8>
     e3a:	2c 2c       	mov	r2, r12
     e3c:	01 c0       	rjmp	.+2      	; 0xe40 <can_auto_baudrate+0x3a8>
     e3e:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     e40:	61 30       	cpi	r22, 0x01	; 1
     e42:	09 f4       	brne	.+2      	; 0xe46 <can_auto_baudrate+0x3ae>
     e44:	94 cf       	rjmp	.-216    	; 0xd6e <can_auto_baudrate+0x2d6>
     e46:	87 2f       	mov	r24, r23
     e48:	7d 2d       	mov	r23, r13
     e4a:	da 2c       	mov	r13, r10
     e4c:	a7 2c       	mov	r10, r7
     e4e:	73 2e       	mov	r7, r19
     e50:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     e52:	31 30       	cpi	r19, 0x01	; 1
     e54:	09 f4       	brne	.+2      	; 0xe58 <can_auto_baudrate+0x3c0>
     e56:	ee ce       	rjmp	.-548    	; 0xc34 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     e58:	8d 2d       	mov	r24, r13
     e5a:	26 96       	adiw	r28, 0x06	; 6
     e5c:	0f b6       	in	r0, 0x3f	; 63
     e5e:	f8 94       	cli
     e60:	de bf       	out	0x3e, r29	; 62
     e62:	0f be       	out	0x3f, r0	; 63
     e64:	cd bf       	out	0x3d, r28	; 61
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	1f 91       	pop	r17
     e6c:	0f 91       	pop	r16
     e6e:	ff 90       	pop	r15
     e70:	ef 90       	pop	r14
     e72:	df 90       	pop	r13
     e74:	cf 90       	pop	r12
     e76:	bf 90       	pop	r11
     e78:	af 90       	pop	r10
     e7a:	9f 90       	pop	r9
     e7c:	8f 90       	pop	r8
     e7e:	7f 90       	pop	r7
     e80:	6f 90       	pop	r6
     e82:	5f 90       	pop	r5
     e84:	4f 90       	pop	r4
     e86:	3f 90       	pop	r3
     e88:	2f 90       	pop	r2
     e8a:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     e8c:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     e8e:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     e90:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     e92:	42 2f       	mov	r20, r18
     e94:	63 cf       	rjmp	.-314    	; 0xd5c <can_auto_baudrate+0x2c4>
     e96:	87 2f       	mov	r24, r23
     e98:	7d 2d       	mov	r23, r13
     e9a:	da 2c       	mov	r13, r10
     e9c:	a7 2c       	mov	r10, r7
     e9e:	73 2e       	mov	r7, r19
     ea0:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     ea2:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ea4:	25 2e       	mov	r2, r21
     ea6:	62 2f       	mov	r22, r18
     ea8:	d4 cf       	rjmp	.-88     	; 0xe52 <can_auto_baudrate+0x3ba>

00000eaa <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     eaa:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     eae:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     eb2:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     eb6:	81 e0       	ldi	r24, 0x01	; 1
     eb8:	08 95       	ret

00000eba <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     eba:	91 e0       	ldi	r25, 0x01	; 1
     ebc:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     ec0:	85 30       	cpi	r24, 0x05	; 5
     ec2:	31 f4       	brne	.+12     	; 0xed0 <can_fixed_baudrate+0x16>
     ec4:	82 e0       	ldi	r24, 0x02	; 2
     ec6:	68 e0       	ldi	r22, 0x08	; 8
     ec8:	45 e2       	ldi	r20, 0x25	; 37
     eca:	0e 94 55 07 	call	0xeaa	; 0xeaa <Can_conf_bt_flex>
     ece:	06 c0       	rjmp	.+12     	; 0xedc <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     ed0:	10 92 e2 00 	sts	0x00E2, r1
     ed4:	10 92 e3 00 	sts	0x00E3, r1
     ed8:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	08 95       	ret

00000ee0 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     ee0:	0f 93       	push	r16
     ee2:	1f 93       	push	r17
     ee4:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     ee6:	87 85       	ldd	r24, Z+15	; 0x0f
     ee8:	88 23       	and	r24, r24
     eea:	91 f4       	brne	.+36     	; 0xf10 <get_idmask+0x30>
		mask = cmd->id_mask;
     eec:	02 85       	ldd	r16, Z+10	; 0x0a
     eee:	13 85       	ldd	r17, Z+11	; 0x0b
     ef0:	24 85       	ldd	r18, Z+12	; 0x0c
     ef2:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     ef4:	0f 2e       	mov	r0, r31
     ef6:	f2 e1       	ldi	r31, 0x12	; 18
     ef8:	00 0f       	add	r16, r16
     efa:	11 1f       	adc	r17, r17
     efc:	22 1f       	adc	r18, r18
     efe:	33 1f       	adc	r19, r19
     f00:	fa 95       	dec	r31
     f02:	d1 f7       	brne	.-12     	; 0xef8 <get_idmask+0x18>
     f04:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     f06:	0f 6f       	ori	r16, 0xFF	; 255
     f08:	1f 6f       	ori	r17, 0xFF	; 255
     f0a:	23 60       	ori	r18, 0x03	; 3
     f0c:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     f0e:	05 c0       	rjmp	.+10     	; 0xf1a <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     f10:	02 85       	ldd	r16, Z+10	; 0x0a
     f12:	13 85       	ldd	r17, Z+11	; 0x0b
     f14:	24 85       	ldd	r18, Z+12	; 0x0c
     f16:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     f18:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     f1a:	60 2f       	mov	r22, r16
     f1c:	71 2f       	mov	r23, r17
     f1e:	82 2f       	mov	r24, r18
     f20:	93 2f       	mov	r25, r19
     f22:	1f 91       	pop	r17
     f24:	0f 91       	pop	r16
     f26:	08 95       	ret

00000f28 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f28:	0e 94 5d 07 	call	0xeba	; 0xeba <can_fixed_baudrate>
     f2c:	88 23       	and	r24, r24
     f2e:	49 f0       	breq	.+18     	; 0xf42 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     f30:	0e 94 e5 04 	call	0x9ca	; 0x9ca <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     f34:	e8 ed       	ldi	r30, 0xD8	; 216
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	82 60       	ori	r24, 0x02	; 2
     f3c:	80 83       	st	Z, r24
    return (1);
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f42:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     f44:	08 95       	ret

00000f46 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     f46:	e8 ed       	ldi	r30, 0xD8	; 216
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	8d 7f       	andi	r24, 0xFD	; 253
     f4e:	80 83       	st	Z, r24
}
     f50:	08 95       	ret

00000f52 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	00 d0       	rcall	.+0      	; 0xf5c <can_cmd+0xa>
     f5c:	00 d0       	rcall	.+0      	; 0xf5e <can_cmd+0xc>
     f5e:	cd b7       	in	r28, 0x3d	; 61
     f60:	de b7       	in	r29, 0x3e	; 62
     f62:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     f64:	dc 01       	movw	r26, r24
     f66:	11 96       	adiw	r26, 0x01	; 1
     f68:	8c 91       	ld	r24, X
     f6a:	11 97       	sbiw	r26, 0x01	; 1
     f6c:	8c 30       	cpi	r24, 0x0C	; 12
     f6e:	b1 f4       	brne	.+44     	; 0xf9c <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     f70:	19 96       	adiw	r26, 0x09	; 9
     f72:	8c 91       	ld	r24, X
     f74:	19 97       	sbiw	r26, 0x09	; 9
     f76:	80 36       	cpi	r24, 0x60	; 96
     f78:	69 f4       	brne	.+26     	; 0xf94 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     f7a:	8c 91       	ld	r24, X
     f7c:	82 95       	swap	r24
     f7e:	80 7f       	andi	r24, 0xF0	; 240
     f80:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     f84:	ef ee       	ldi	r30, 0xEF	; 239
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	8f 73       	andi	r24, 0x3F	; 63
     f8c:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     f8e:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     f92:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     f94:	f8 01       	movw	r30, r16
     f96:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	ac c5       	rjmp	.+2904   	; 0x1af4 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     f9c:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     fa0:	8f 3f       	cpi	r24, 0xFF	; 255
     fa2:	09 f4       	brne	.+2      	; 0xfa6 <can_cmd+0x54>
     fa4:	a1 c5       	rjmp	.+2882   	; 0x1ae8 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     fa6:	90 e6       	ldi	r25, 0x60	; 96
     fa8:	d8 01       	movw	r26, r16
     faa:	19 96       	adiw	r26, 0x09	; 9
     fac:	9c 93       	st	X, r25
     fae:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     fb0:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     fb2:	82 95       	swap	r24
     fb4:	80 7f       	andi	r24, 0xF0	; 240
     fb6:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     fba:	ee ee       	ldi	r30, 0xEE	; 238
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	11 92       	st	Z+, r1
     fc0:	e8 3f       	cpi	r30, 0xF8	; 248
     fc2:	f1 05       	cpc	r31, r1
     fc4:	e1 f7       	brne	.-8      	; 0xfbe <can_cmd+0x6c>
          
      switch (cmd->cmd)
     fc6:	f8 01       	movw	r30, r16
     fc8:	81 81       	ldd	r24, Z+1	; 0x01
     fca:	86 30       	cpi	r24, 0x06	; 6
     fcc:	09 f4       	brne	.+2      	; 0xfd0 <can_cmd+0x7e>
     fce:	56 c2       	rjmp	.+1196   	; 0x147c <can_cmd+0x52a>
     fd0:	87 30       	cpi	r24, 0x07	; 7
     fd2:	90 f4       	brcc	.+36     	; 0xff8 <can_cmd+0xa6>
     fd4:	83 30       	cpi	r24, 0x03	; 3
     fd6:	09 f4       	brne	.+2      	; 0xfda <can_cmd+0x88>
     fd8:	12 c1       	rjmp	.+548    	; 0x11fe <can_cmd+0x2ac>
     fda:	84 30       	cpi	r24, 0x04	; 4
     fdc:	30 f4       	brcc	.+12     	; 0xfea <can_cmd+0x98>
     fde:	81 30       	cpi	r24, 0x01	; 1
     fe0:	11 f1       	breq	.+68     	; 0x1026 <can_cmd+0xd4>
     fe2:	82 30       	cpi	r24, 0x02	; 2
     fe4:	09 f0       	breq	.+2      	; 0xfe8 <can_cmd+0x96>
     fe6:	7c c5       	rjmp	.+2808   	; 0x1ae0 <can_cmd+0xb8e>
     fe8:	98 c0       	rjmp	.+304    	; 0x111a <can_cmd+0x1c8>
     fea:	84 30       	cpi	r24, 0x04	; 4
     fec:	09 f4       	brne	.+2      	; 0xff0 <can_cmd+0x9e>
     fee:	67 c1       	rjmp	.+718    	; 0x12be <can_cmd+0x36c>
     ff0:	85 30       	cpi	r24, 0x05	; 5
     ff2:	09 f0       	breq	.+2      	; 0xff6 <can_cmd+0xa4>
     ff4:	75 c5       	rjmp	.+2794   	; 0x1ae0 <can_cmd+0xb8e>
     ff6:	aa c1       	rjmp	.+852    	; 0x134c <can_cmd+0x3fa>
     ff8:	89 30       	cpi	r24, 0x09	; 9
     ffa:	09 f4       	brne	.+2      	; 0xffe <can_cmd+0xac>
     ffc:	be c3       	rjmp	.+1916   	; 0x177a <can_cmd+0x828>
     ffe:	8a 30       	cpi	r24, 0x0A	; 10
    1000:	38 f4       	brcc	.+14     	; 0x1010 <can_cmd+0xbe>
    1002:	87 30       	cpi	r24, 0x07	; 7
    1004:	09 f4       	brne	.+2      	; 0x1008 <can_cmd+0xb6>
    1006:	8f c2       	rjmp	.+1310   	; 0x1526 <can_cmd+0x5d4>
    1008:	88 30       	cpi	r24, 0x08	; 8
    100a:	09 f0       	breq	.+2      	; 0x100e <can_cmd+0xbc>
    100c:	69 c5       	rjmp	.+2770   	; 0x1ae0 <can_cmd+0xb8e>
    100e:	1b c3       	rjmp	.+1590   	; 0x1646 <can_cmd+0x6f4>
    1010:	8a 30       	cpi	r24, 0x0A	; 10
    1012:	21 f0       	breq	.+8      	; 0x101c <can_cmd+0xca>
    1014:	8b 30       	cpi	r24, 0x0B	; 11
    1016:	09 f0       	breq	.+2      	; 0x101a <can_cmd+0xc8>
    1018:	63 c5       	rjmp	.+2758   	; 0x1ae0 <can_cmd+0xb8e>
    101a:	b1 c4       	rjmp	.+2402   	; 0x197e <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    101c:	86 81       	ldd	r24, Z+6	; 0x06
    101e:	88 23       	and	r24, r24
    1020:	09 f0       	breq	.+2      	; 0x1024 <can_cmd+0xd2>
    1022:	49 c4       	rjmp	.+2194   	; 0x18b6 <can_cmd+0x964>
    1024:	57 c4       	rjmp	.+2222   	; 0x18d4 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1026:	f8 01       	movw	r30, r16
    1028:	87 85       	ldd	r24, Z+15	; 0x0f
    102a:	88 23       	and	r24, r24
    102c:	69 f1       	breq	.+90     	; 0x1088 <can_cmd+0x136>
    102e:	94 81       	ldd	r25, Z+4	; 0x04
    1030:	92 95       	swap	r25
    1032:	96 95       	lsr	r25
    1034:	97 70       	andi	r25, 0x07	; 7
    1036:	85 81       	ldd	r24, Z+5	; 0x05
    1038:	88 0f       	add	r24, r24
    103a:	88 0f       	add	r24, r24
    103c:	88 0f       	add	r24, r24
    103e:	89 0f       	add	r24, r25
    1040:	80 93 f3 00 	sts	0x00F3, r24
    1044:	93 81       	ldd	r25, Z+3	; 0x03
    1046:	92 95       	swap	r25
    1048:	96 95       	lsr	r25
    104a:	97 70       	andi	r25, 0x07	; 7
    104c:	84 81       	ldd	r24, Z+4	; 0x04
    104e:	88 0f       	add	r24, r24
    1050:	88 0f       	add	r24, r24
    1052:	88 0f       	add	r24, r24
    1054:	89 0f       	add	r24, r25
    1056:	80 93 f2 00 	sts	0x00F2, r24
    105a:	92 81       	ldd	r25, Z+2	; 0x02
    105c:	92 95       	swap	r25
    105e:	96 95       	lsr	r25
    1060:	97 70       	andi	r25, 0x07	; 7
    1062:	83 81       	ldd	r24, Z+3	; 0x03
    1064:	88 0f       	add	r24, r24
    1066:	88 0f       	add	r24, r24
    1068:	88 0f       	add	r24, r24
    106a:	89 0f       	add	r24, r25
    106c:	80 93 f1 00 	sts	0x00F1, r24
    1070:	82 81       	ldd	r24, Z+2	; 0x02
    1072:	88 0f       	add	r24, r24
    1074:	88 0f       	add	r24, r24
    1076:	88 0f       	add	r24, r24
    1078:	80 93 f0 00 	sts	0x00F0, r24
    107c:	ef ee       	ldi	r30, 0xEF	; 239
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	80 61       	ori	r24, 0x10	; 16
    1084:	80 83       	st	Z, r24
    1086:	16 c0       	rjmp	.+44     	; 0x10b4 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    1088:	92 81       	ldd	r25, Z+2	; 0x02
    108a:	96 95       	lsr	r25
    108c:	96 95       	lsr	r25
    108e:	96 95       	lsr	r25
    1090:	83 81       	ldd	r24, Z+3	; 0x03
    1092:	82 95       	swap	r24
    1094:	88 0f       	add	r24, r24
    1096:	80 7e       	andi	r24, 0xE0	; 224
    1098:	89 0f       	add	r24, r25
    109a:	80 93 f3 00 	sts	0x00F3, r24
    109e:	82 81       	ldd	r24, Z+2	; 0x02
    10a0:	82 95       	swap	r24
    10a2:	88 0f       	add	r24, r24
    10a4:	80 7e       	andi	r24, 0xE0	; 224
    10a6:	80 93 f2 00 	sts	0x00F2, r24
    10aa:	ef ee       	ldi	r30, 0xEF	; 239
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	8f 7e       	andi	r24, 0xEF	; 239
    10b2:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10b4:	f8 01       	movw	r30, r16
    10b6:	86 81       	ldd	r24, Z+6	; 0x06
    10b8:	88 23       	and	r24, r24
    10ba:	79 f0       	breq	.+30     	; 0x10da <can_cmd+0x188>
    10bc:	80 e0       	ldi	r24, 0x00	; 0
    10be:	2a ef       	ldi	r18, 0xFA	; 250
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	f8 01       	movw	r30, r16
    10c4:	a7 81       	ldd	r26, Z+7	; 0x07
    10c6:	b0 85       	ldd	r27, Z+8	; 0x08
    10c8:	a8 0f       	add	r26, r24
    10ca:	b1 1d       	adc	r27, r1
    10cc:	9c 91       	ld	r25, X
    10ce:	d9 01       	movw	r26, r18
    10d0:	9c 93       	st	X, r25
    10d2:	8f 5f       	subi	r24, 0xFF	; 255
    10d4:	96 81       	ldd	r25, Z+6	; 0x06
    10d6:	89 17       	cp	r24, r25
    10d8:	a0 f3       	brcs	.-24     	; 0x10c2 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    10da:	f8 01       	movw	r30, r16
    10dc:	86 85       	ldd	r24, Z+14	; 0x0e
    10de:	88 23       	and	r24, r24
    10e0:	31 f0       	breq	.+12     	; 0x10ee <can_cmd+0x19c>
    10e2:	e0 ef       	ldi	r30, 0xF0	; 240
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	84 60       	ori	r24, 0x04	; 4
    10ea:	80 83       	st	Z, r24
    10ec:	05 c0       	rjmp	.+10     	; 0x10f8 <can_cmd+0x1a6>
            else Can_clear_rtr();    
    10ee:	e0 ef       	ldi	r30, 0xF0	; 240
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8b 7f       	andi	r24, 0xFB	; 251
    10f6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    10f8:	ef ee       	ldi	r30, 0xEF	; 239
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	90 81       	ld	r25, Z
    10fe:	d8 01       	movw	r26, r16
    1100:	16 96       	adiw	r26, 0x06	; 6
    1102:	8c 91       	ld	r24, X
    1104:	16 97       	sbiw	r26, 0x06	; 6
    1106:	89 2b       	or	r24, r25
    1108:	80 83       	st	Z, r24
          Can_config_tx();
    110a:	80 81       	ld	r24, Z
    110c:	8f 73       	andi	r24, 0x3F	; 63
    110e:	80 83       	st	Z, r24
    1110:	80 81       	ld	r24, Z
    1112:	80 64       	ori	r24, 0x40	; 64
    1114:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1116:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1118:	ed c4       	rjmp	.+2522   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    111a:	f8 01       	movw	r30, r16
    111c:	87 85       	ldd	r24, Z+15	; 0x0f
    111e:	88 23       	and	r24, r24
    1120:	69 f1       	breq	.+90     	; 0x117c <can_cmd+0x22a>
    1122:	94 81       	ldd	r25, Z+4	; 0x04
    1124:	92 95       	swap	r25
    1126:	96 95       	lsr	r25
    1128:	97 70       	andi	r25, 0x07	; 7
    112a:	85 81       	ldd	r24, Z+5	; 0x05
    112c:	88 0f       	add	r24, r24
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	89 0f       	add	r24, r25
    1134:	80 93 f3 00 	sts	0x00F3, r24
    1138:	93 81       	ldd	r25, Z+3	; 0x03
    113a:	92 95       	swap	r25
    113c:	96 95       	lsr	r25
    113e:	97 70       	andi	r25, 0x07	; 7
    1140:	84 81       	ldd	r24, Z+4	; 0x04
    1142:	88 0f       	add	r24, r24
    1144:	88 0f       	add	r24, r24
    1146:	88 0f       	add	r24, r24
    1148:	89 0f       	add	r24, r25
    114a:	80 93 f2 00 	sts	0x00F2, r24
    114e:	92 81       	ldd	r25, Z+2	; 0x02
    1150:	92 95       	swap	r25
    1152:	96 95       	lsr	r25
    1154:	97 70       	andi	r25, 0x07	; 7
    1156:	83 81       	ldd	r24, Z+3	; 0x03
    1158:	88 0f       	add	r24, r24
    115a:	88 0f       	add	r24, r24
    115c:	88 0f       	add	r24, r24
    115e:	89 0f       	add	r24, r25
    1160:	80 93 f1 00 	sts	0x00F1, r24
    1164:	82 81       	ldd	r24, Z+2	; 0x02
    1166:	88 0f       	add	r24, r24
    1168:	88 0f       	add	r24, r24
    116a:	88 0f       	add	r24, r24
    116c:	80 93 f0 00 	sts	0x00F0, r24
    1170:	ef ee       	ldi	r30, 0xEF	; 239
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	80 61       	ori	r24, 0x10	; 16
    1178:	80 83       	st	Z, r24
    117a:	16 c0       	rjmp	.+44     	; 0x11a8 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    117c:	92 81       	ldd	r25, Z+2	; 0x02
    117e:	96 95       	lsr	r25
    1180:	96 95       	lsr	r25
    1182:	96 95       	lsr	r25
    1184:	83 81       	ldd	r24, Z+3	; 0x03
    1186:	82 95       	swap	r24
    1188:	88 0f       	add	r24, r24
    118a:	80 7e       	andi	r24, 0xE0	; 224
    118c:	89 0f       	add	r24, r25
    118e:	80 93 f3 00 	sts	0x00F3, r24
    1192:	82 81       	ldd	r24, Z+2	; 0x02
    1194:	82 95       	swap	r24
    1196:	88 0f       	add	r24, r24
    1198:	80 7e       	andi	r24, 0xE0	; 224
    119a:	80 93 f2 00 	sts	0x00F2, r24
    119e:	ef ee       	ldi	r30, 0xEF	; 239
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	8f 7e       	andi	r24, 0xEF	; 239
    11a6:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    11a8:	f8 01       	movw	r30, r16
    11aa:	86 81       	ldd	r24, Z+6	; 0x06
    11ac:	88 23       	and	r24, r24
    11ae:	79 f0       	breq	.+30     	; 0x11ce <can_cmd+0x27c>
    11b0:	80 e0       	ldi	r24, 0x00	; 0
    11b2:	2a ef       	ldi	r18, 0xFA	; 250
    11b4:	30 e0       	ldi	r19, 0x00	; 0
    11b6:	f8 01       	movw	r30, r16
    11b8:	a7 81       	ldd	r26, Z+7	; 0x07
    11ba:	b0 85       	ldd	r27, Z+8	; 0x08
    11bc:	a8 0f       	add	r26, r24
    11be:	b1 1d       	adc	r27, r1
    11c0:	9c 91       	ld	r25, X
    11c2:	d9 01       	movw	r26, r18
    11c4:	9c 93       	st	X, r25
    11c6:	8f 5f       	subi	r24, 0xFF	; 255
    11c8:	96 81       	ldd	r25, Z+6	; 0x06
    11ca:	89 17       	cp	r24, r25
    11cc:	a0 f3       	brcs	.-24     	; 0x11b6 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    11ce:	f8 01       	movw	r30, r16
    11d0:	16 86       	std	Z+14, r1	; 0x0e
    11d2:	e0 ef       	ldi	r30, 0xF0	; 240
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	8b 7f       	andi	r24, 0xFB	; 251
    11da:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    11dc:	ef ee       	ldi	r30, 0xEF	; 239
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	90 81       	ld	r25, Z
    11e2:	d8 01       	movw	r26, r16
    11e4:	16 96       	adiw	r26, 0x06	; 6
    11e6:	8c 91       	ld	r24, X
    11e8:	16 97       	sbiw	r26, 0x06	; 6
    11ea:	89 2b       	or	r24, r25
    11ec:	80 83       	st	Z, r24
          Can_config_tx();
    11ee:	80 81       	ld	r24, Z
    11f0:	8f 73       	andi	r24, 0x3F	; 63
    11f2:	80 83       	st	Z, r24
    11f4:	80 81       	ld	r24, Z
    11f6:	80 64       	ori	r24, 0x40	; 64
    11f8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11fa:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    11fc:	7b c4       	rjmp	.+2294   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11fe:	f8 01       	movw	r30, r16
    1200:	87 85       	ldd	r24, Z+15	; 0x0f
    1202:	88 23       	and	r24, r24
    1204:	69 f1       	breq	.+90     	; 0x1260 <can_cmd+0x30e>
    1206:	94 81       	ldd	r25, Z+4	; 0x04
    1208:	92 95       	swap	r25
    120a:	96 95       	lsr	r25
    120c:	97 70       	andi	r25, 0x07	; 7
    120e:	85 81       	ldd	r24, Z+5	; 0x05
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	88 0f       	add	r24, r24
    1216:	89 0f       	add	r24, r25
    1218:	80 93 f3 00 	sts	0x00F3, r24
    121c:	93 81       	ldd	r25, Z+3	; 0x03
    121e:	92 95       	swap	r25
    1220:	96 95       	lsr	r25
    1222:	97 70       	andi	r25, 0x07	; 7
    1224:	84 81       	ldd	r24, Z+4	; 0x04
    1226:	88 0f       	add	r24, r24
    1228:	88 0f       	add	r24, r24
    122a:	88 0f       	add	r24, r24
    122c:	89 0f       	add	r24, r25
    122e:	80 93 f2 00 	sts	0x00F2, r24
    1232:	92 81       	ldd	r25, Z+2	; 0x02
    1234:	92 95       	swap	r25
    1236:	96 95       	lsr	r25
    1238:	97 70       	andi	r25, 0x07	; 7
    123a:	83 81       	ldd	r24, Z+3	; 0x03
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	88 0f       	add	r24, r24
    1242:	89 0f       	add	r24, r25
    1244:	80 93 f1 00 	sts	0x00F1, r24
    1248:	82 81       	ldd	r24, Z+2	; 0x02
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	88 0f       	add	r24, r24
    1250:	80 93 f0 00 	sts	0x00F0, r24
    1254:	ef ee       	ldi	r30, 0xEF	; 239
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	80 61       	ori	r24, 0x10	; 16
    125c:	80 83       	st	Z, r24
    125e:	16 c0       	rjmp	.+44     	; 0x128c <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    1260:	92 81       	ldd	r25, Z+2	; 0x02
    1262:	96 95       	lsr	r25
    1264:	96 95       	lsr	r25
    1266:	96 95       	lsr	r25
    1268:	83 81       	ldd	r24, Z+3	; 0x03
    126a:	82 95       	swap	r24
    126c:	88 0f       	add	r24, r24
    126e:	80 7e       	andi	r24, 0xE0	; 224
    1270:	89 0f       	add	r24, r25
    1272:	80 93 f3 00 	sts	0x00F3, r24
    1276:	82 81       	ldd	r24, Z+2	; 0x02
    1278:	82 95       	swap	r24
    127a:	88 0f       	add	r24, r24
    127c:	80 7e       	andi	r24, 0xE0	; 224
    127e:	80 93 f2 00 	sts	0x00F2, r24
    1282:	ef ee       	ldi	r30, 0xEF	; 239
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	8f 7e       	andi	r24, 0xEF	; 239
    128a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	f8 01       	movw	r30, r16
    1290:	86 87       	std	Z+14, r24	; 0x0e
    1292:	e0 ef       	ldi	r30, 0xF0	; 240
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	84 60       	ori	r24, 0x04	; 4
    129a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    129c:	ef ee       	ldi	r30, 0xEF	; 239
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	90 81       	ld	r25, Z
    12a2:	d8 01       	movw	r26, r16
    12a4:	16 96       	adiw	r26, 0x06	; 6
    12a6:	8c 91       	ld	r24, X
    12a8:	16 97       	sbiw	r26, 0x06	; 6
    12aa:	89 2b       	or	r24, r25
    12ac:	80 83       	st	Z, r24
          Can_config_tx();
    12ae:	80 81       	ld	r24, Z
    12b0:	8f 73       	andi	r24, 0x3F	; 63
    12b2:	80 83       	st	Z, r24
    12b4:	80 81       	ld	r24, Z
    12b6:	80 64       	ori	r24, 0x40	; 64
    12b8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12ba:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    12bc:	1b c4       	rjmp	.+2102   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    12be:	8f ef       	ldi	r24, 0xFF	; 255
    12c0:	9f ef       	ldi	r25, 0xFF	; 255
    12c2:	dc 01       	movw	r26, r24
    12c4:	89 83       	std	Y+1, r24	; 0x01
    12c6:	9a 83       	std	Y+2, r25	; 0x02
    12c8:	ab 83       	std	Y+3, r26	; 0x03
    12ca:	bc 83       	std	Y+4, r27	; 0x04
    12cc:	9b 81       	ldd	r25, Y+3	; 0x03
    12ce:	92 95       	swap	r25
    12d0:	96 95       	lsr	r25
    12d2:	97 70       	andi	r25, 0x07	; 7
    12d4:	8c 81       	ldd	r24, Y+4	; 0x04
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	89 0f       	add	r24, r25
    12de:	80 93 f7 00 	sts	0x00F7, r24
    12e2:	9a 81       	ldd	r25, Y+2	; 0x02
    12e4:	92 95       	swap	r25
    12e6:	96 95       	lsr	r25
    12e8:	97 70       	andi	r25, 0x07	; 7
    12ea:	8b 81       	ldd	r24, Y+3	; 0x03
    12ec:	88 0f       	add	r24, r24
    12ee:	88 0f       	add	r24, r24
    12f0:	88 0f       	add	r24, r24
    12f2:	89 0f       	add	r24, r25
    12f4:	80 93 f6 00 	sts	0x00F6, r24
    12f8:	99 81       	ldd	r25, Y+1	; 0x01
    12fa:	92 95       	swap	r25
    12fc:	96 95       	lsr	r25
    12fe:	97 70       	andi	r25, 0x07	; 7
    1300:	8a 81       	ldd	r24, Y+2	; 0x02
    1302:	88 0f       	add	r24, r24
    1304:	88 0f       	add	r24, r24
    1306:	88 0f       	add	r24, r24
    1308:	89 0f       	add	r24, r25
    130a:	80 93 f5 00 	sts	0x00F5, r24
    130e:	89 81       	ldd	r24, Y+1	; 0x01
    1310:	88 0f       	add	r24, r24
    1312:	88 0f       	add	r24, r24
    1314:	88 0f       	add	r24, r24
    1316:	24 ef       	ldi	r18, 0xF4	; 244
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	f9 01       	movw	r30, r18
    131c:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    131e:	ef ee       	ldi	r30, 0xEF	; 239
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	90 81       	ld	r25, Z
    1324:	d8 01       	movw	r26, r16
    1326:	16 96       	adiw	r26, 0x06	; 6
    1328:	8c 91       	ld	r24, X
    132a:	89 2b       	or	r24, r25
    132c:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    132e:	d9 01       	movw	r26, r18
    1330:	8c 91       	ld	r24, X
    1332:	8b 7f       	andi	r24, 0xFB	; 251
    1334:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1336:	8c 91       	ld	r24, X
    1338:	8e 7f       	andi	r24, 0xFE	; 254
    133a:	8c 93       	st	X, r24
          Can_config_rx();       
    133c:	80 81       	ld	r24, Z
    133e:	8f 73       	andi	r24, 0x3F	; 63
    1340:	80 83       	st	Z, r24
    1342:	80 81       	ld	r24, Z
    1344:	80 68       	ori	r24, 0x80	; 128
    1346:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1348:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    134a:	d4 c3       	rjmp	.+1960   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    134c:	f8 01       	movw	r30, r16
    134e:	87 85       	ldd	r24, Z+15	; 0x0f
    1350:	88 23       	and	r24, r24
    1352:	69 f1       	breq	.+90     	; 0x13ae <can_cmd+0x45c>
    1354:	94 81       	ldd	r25, Z+4	; 0x04
    1356:	92 95       	swap	r25
    1358:	96 95       	lsr	r25
    135a:	97 70       	andi	r25, 0x07	; 7
    135c:	85 81       	ldd	r24, Z+5	; 0x05
    135e:	88 0f       	add	r24, r24
    1360:	88 0f       	add	r24, r24
    1362:	88 0f       	add	r24, r24
    1364:	89 0f       	add	r24, r25
    1366:	80 93 f3 00 	sts	0x00F3, r24
    136a:	93 81       	ldd	r25, Z+3	; 0x03
    136c:	92 95       	swap	r25
    136e:	96 95       	lsr	r25
    1370:	97 70       	andi	r25, 0x07	; 7
    1372:	84 81       	ldd	r24, Z+4	; 0x04
    1374:	88 0f       	add	r24, r24
    1376:	88 0f       	add	r24, r24
    1378:	88 0f       	add	r24, r24
    137a:	89 0f       	add	r24, r25
    137c:	80 93 f2 00 	sts	0x00F2, r24
    1380:	92 81       	ldd	r25, Z+2	; 0x02
    1382:	92 95       	swap	r25
    1384:	96 95       	lsr	r25
    1386:	97 70       	andi	r25, 0x07	; 7
    1388:	83 81       	ldd	r24, Z+3	; 0x03
    138a:	88 0f       	add	r24, r24
    138c:	88 0f       	add	r24, r24
    138e:	88 0f       	add	r24, r24
    1390:	89 0f       	add	r24, r25
    1392:	80 93 f1 00 	sts	0x00F1, r24
    1396:	82 81       	ldd	r24, Z+2	; 0x02
    1398:	88 0f       	add	r24, r24
    139a:	88 0f       	add	r24, r24
    139c:	88 0f       	add	r24, r24
    139e:	80 93 f0 00 	sts	0x00F0, r24
    13a2:	ef ee       	ldi	r30, 0xEF	; 239
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	80 61       	ori	r24, 0x10	; 16
    13aa:	80 83       	st	Z, r24
    13ac:	16 c0       	rjmp	.+44     	; 0x13da <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    13ae:	92 81       	ldd	r25, Z+2	; 0x02
    13b0:	96 95       	lsr	r25
    13b2:	96 95       	lsr	r25
    13b4:	96 95       	lsr	r25
    13b6:	83 81       	ldd	r24, Z+3	; 0x03
    13b8:	82 95       	swap	r24
    13ba:	88 0f       	add	r24, r24
    13bc:	80 7e       	andi	r24, 0xE0	; 224
    13be:	89 0f       	add	r24, r25
    13c0:	80 93 f3 00 	sts	0x00F3, r24
    13c4:	82 81       	ldd	r24, Z+2	; 0x02
    13c6:	82 95       	swap	r24
    13c8:	88 0f       	add	r24, r24
    13ca:	80 7e       	andi	r24, 0xE0	; 224
    13cc:	80 93 f2 00 	sts	0x00F2, r24
    13d0:	ef ee       	ldi	r30, 0xEF	; 239
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	8f 7e       	andi	r24, 0xEF	; 239
    13d8:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    13da:	8f ef       	ldi	r24, 0xFF	; 255
    13dc:	9f ef       	ldi	r25, 0xFF	; 255
    13de:	dc 01       	movw	r26, r24
    13e0:	89 83       	std	Y+1, r24	; 0x01
    13e2:	9a 83       	std	Y+2, r25	; 0x02
    13e4:	ab 83       	std	Y+3, r26	; 0x03
    13e6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    13e8:	9b 81       	ldd	r25, Y+3	; 0x03
    13ea:	92 95       	swap	r25
    13ec:	96 95       	lsr	r25
    13ee:	97 70       	andi	r25, 0x07	; 7
    13f0:	8c 81       	ldd	r24, Y+4	; 0x04
    13f2:	88 0f       	add	r24, r24
    13f4:	88 0f       	add	r24, r24
    13f6:	88 0f       	add	r24, r24
    13f8:	89 0f       	add	r24, r25
    13fa:	80 93 f7 00 	sts	0x00F7, r24
    13fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1400:	92 95       	swap	r25
    1402:	96 95       	lsr	r25
    1404:	97 70       	andi	r25, 0x07	; 7
    1406:	8b 81       	ldd	r24, Y+3	; 0x03
    1408:	88 0f       	add	r24, r24
    140a:	88 0f       	add	r24, r24
    140c:	88 0f       	add	r24, r24
    140e:	89 0f       	add	r24, r25
    1410:	80 93 f6 00 	sts	0x00F6, r24
    1414:	99 81       	ldd	r25, Y+1	; 0x01
    1416:	92 95       	swap	r25
    1418:	96 95       	lsr	r25
    141a:	97 70       	andi	r25, 0x07	; 7
    141c:	8a 81       	ldd	r24, Y+2	; 0x02
    141e:	88 0f       	add	r24, r24
    1420:	88 0f       	add	r24, r24
    1422:	88 0f       	add	r24, r24
    1424:	89 0f       	add	r24, r25
    1426:	80 93 f5 00 	sts	0x00F5, r24
    142a:	89 81       	ldd	r24, Y+1	; 0x01
    142c:	88 0f       	add	r24, r24
    142e:	88 0f       	add	r24, r24
    1430:	88 0f       	add	r24, r24
    1432:	44 ef       	ldi	r20, 0xF4	; 244
    1434:	50 e0       	ldi	r21, 0x00	; 0
    1436:	fa 01       	movw	r30, r20
    1438:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    143a:	ef ee       	ldi	r30, 0xEF	; 239
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	90 81       	ld	r25, Z
    1440:	d8 01       	movw	r26, r16
    1442:	16 96       	adiw	r26, 0x06	; 6
    1444:	8c 91       	ld	r24, X
    1446:	16 97       	sbiw	r26, 0x06	; 6
    1448:	89 2b       	or	r24, r25
    144a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    144c:	1e 96       	adiw	r26, 0x0e	; 14
    144e:	1c 92       	st	X, r1
    1450:	da 01       	movw	r26, r20
    1452:	8c 91       	ld	r24, X
    1454:	84 60       	ori	r24, 0x04	; 4
    1456:	8c 93       	st	X, r24
    1458:	80 ef       	ldi	r24, 0xF0	; 240
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	dc 01       	movw	r26, r24
    145e:	2c 91       	ld	r18, X
    1460:	2b 7f       	andi	r18, 0xFB	; 251
    1462:	2c 93       	st	X, r18
          Can_set_idemsk();
    1464:	da 01       	movw	r26, r20
    1466:	8c 91       	ld	r24, X
    1468:	81 60       	ori	r24, 0x01	; 1
    146a:	8c 93       	st	X, r24
          Can_config_rx()    
    146c:	80 81       	ld	r24, Z
    146e:	8f 73       	andi	r24, 0x3F	; 63
    1470:	80 83       	st	Z, r24
    1472:	80 81       	ld	r24, Z
    1474:	80 68       	ori	r24, 0x80	; 128
    1476:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1478:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    147a:	3c c3       	rjmp	.+1656   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    147c:	8f ef       	ldi	r24, 0xFF	; 255
    147e:	9f ef       	ldi	r25, 0xFF	; 255
    1480:	dc 01       	movw	r26, r24
    1482:	89 83       	std	Y+1, r24	; 0x01
    1484:	9a 83       	std	Y+2, r25	; 0x02
    1486:	ab 83       	std	Y+3, r26	; 0x03
    1488:	bc 83       	std	Y+4, r27	; 0x04
    148a:	9b 81       	ldd	r25, Y+3	; 0x03
    148c:	92 95       	swap	r25
    148e:	96 95       	lsr	r25
    1490:	97 70       	andi	r25, 0x07	; 7
    1492:	8c 81       	ldd	r24, Y+4	; 0x04
    1494:	88 0f       	add	r24, r24
    1496:	88 0f       	add	r24, r24
    1498:	88 0f       	add	r24, r24
    149a:	89 0f       	add	r24, r25
    149c:	80 93 f7 00 	sts	0x00F7, r24
    14a0:	9a 81       	ldd	r25, Y+2	; 0x02
    14a2:	92 95       	swap	r25
    14a4:	96 95       	lsr	r25
    14a6:	97 70       	andi	r25, 0x07	; 7
    14a8:	8b 81       	ldd	r24, Y+3	; 0x03
    14aa:	88 0f       	add	r24, r24
    14ac:	88 0f       	add	r24, r24
    14ae:	88 0f       	add	r24, r24
    14b0:	89 0f       	add	r24, r25
    14b2:	80 93 f6 00 	sts	0x00F6, r24
    14b6:	99 81       	ldd	r25, Y+1	; 0x01
    14b8:	92 95       	swap	r25
    14ba:	96 95       	lsr	r25
    14bc:	97 70       	andi	r25, 0x07	; 7
    14be:	8a 81       	ldd	r24, Y+2	; 0x02
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	88 0f       	add	r24, r24
    14c6:	89 0f       	add	r24, r25
    14c8:	80 93 f5 00 	sts	0x00F5, r24
    14cc:	89 81       	ldd	r24, Y+1	; 0x01
    14ce:	88 0f       	add	r24, r24
    14d0:	88 0f       	add	r24, r24
    14d2:	88 0f       	add	r24, r24
    14d4:	44 ef       	ldi	r20, 0xF4	; 244
    14d6:	50 e0       	ldi	r21, 0x00	; 0
    14d8:	fa 01       	movw	r30, r20
    14da:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    14dc:	ef ee       	ldi	r30, 0xEF	; 239
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	90 81       	ld	r25, Z
    14e2:	d8 01       	movw	r26, r16
    14e4:	16 96       	adiw	r26, 0x06	; 6
    14e6:	8c 91       	ld	r24, X
    14e8:	16 97       	sbiw	r26, 0x06	; 6
    14ea:	89 2b       	or	r24, r25
    14ec:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	1e 96       	adiw	r26, 0x0e	; 14
    14f2:	8c 93       	st	X, r24
    14f4:	da 01       	movw	r26, r20
    14f6:	8c 91       	ld	r24, X
    14f8:	84 60       	ori	r24, 0x04	; 4
    14fa:	8c 93       	st	X, r24
    14fc:	80 ef       	ldi	r24, 0xF0	; 240
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	dc 01       	movw	r26, r24
    1502:	2c 91       	ld	r18, X
    1504:	24 60       	ori	r18, 0x04	; 4
    1506:	2c 93       	st	X, r18
          Can_clear_rplv();
    1508:	80 81       	ld	r24, Z
    150a:	8f 7d       	andi	r24, 0xDF	; 223
    150c:	80 83       	st	Z, r24
          Can_clear_idemsk();
    150e:	da 01       	movw	r26, r20
    1510:	8c 91       	ld	r24, X
    1512:	8e 7f       	andi	r24, 0xFE	; 254
    1514:	8c 93       	st	X, r24
          Can_config_rx();       
    1516:	80 81       	ld	r24, Z
    1518:	8f 73       	andi	r24, 0x3F	; 63
    151a:	80 83       	st	Z, r24
    151c:	80 81       	ld	r24, Z
    151e:	80 68       	ori	r24, 0x80	; 128
    1520:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1522:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1524:	e7 c2       	rjmp	.+1486   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1526:	f8 01       	movw	r30, r16
    1528:	87 85       	ldd	r24, Z+15	; 0x0f
    152a:	88 23       	and	r24, r24
    152c:	69 f1       	breq	.+90     	; 0x1588 <can_cmd+0x636>
    152e:	94 81       	ldd	r25, Z+4	; 0x04
    1530:	92 95       	swap	r25
    1532:	96 95       	lsr	r25
    1534:	97 70       	andi	r25, 0x07	; 7
    1536:	85 81       	ldd	r24, Z+5	; 0x05
    1538:	88 0f       	add	r24, r24
    153a:	88 0f       	add	r24, r24
    153c:	88 0f       	add	r24, r24
    153e:	89 0f       	add	r24, r25
    1540:	80 93 f3 00 	sts	0x00F3, r24
    1544:	93 81       	ldd	r25, Z+3	; 0x03
    1546:	92 95       	swap	r25
    1548:	96 95       	lsr	r25
    154a:	97 70       	andi	r25, 0x07	; 7
    154c:	84 81       	ldd	r24, Z+4	; 0x04
    154e:	88 0f       	add	r24, r24
    1550:	88 0f       	add	r24, r24
    1552:	88 0f       	add	r24, r24
    1554:	89 0f       	add	r24, r25
    1556:	80 93 f2 00 	sts	0x00F2, r24
    155a:	92 81       	ldd	r25, Z+2	; 0x02
    155c:	92 95       	swap	r25
    155e:	96 95       	lsr	r25
    1560:	97 70       	andi	r25, 0x07	; 7
    1562:	83 81       	ldd	r24, Z+3	; 0x03
    1564:	88 0f       	add	r24, r24
    1566:	88 0f       	add	r24, r24
    1568:	88 0f       	add	r24, r24
    156a:	89 0f       	add	r24, r25
    156c:	80 93 f1 00 	sts	0x00F1, r24
    1570:	82 81       	ldd	r24, Z+2	; 0x02
    1572:	88 0f       	add	r24, r24
    1574:	88 0f       	add	r24, r24
    1576:	88 0f       	add	r24, r24
    1578:	80 93 f0 00 	sts	0x00F0, r24
    157c:	ef ee       	ldi	r30, 0xEF	; 239
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	80 61       	ori	r24, 0x10	; 16
    1584:	80 83       	st	Z, r24
    1586:	16 c0       	rjmp	.+44     	; 0x15b4 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1588:	92 81       	ldd	r25, Z+2	; 0x02
    158a:	96 95       	lsr	r25
    158c:	96 95       	lsr	r25
    158e:	96 95       	lsr	r25
    1590:	83 81       	ldd	r24, Z+3	; 0x03
    1592:	82 95       	swap	r24
    1594:	88 0f       	add	r24, r24
    1596:	80 7e       	andi	r24, 0xE0	; 224
    1598:	89 0f       	add	r24, r25
    159a:	80 93 f3 00 	sts	0x00F3, r24
    159e:	82 81       	ldd	r24, Z+2	; 0x02
    15a0:	82 95       	swap	r24
    15a2:	88 0f       	add	r24, r24
    15a4:	80 7e       	andi	r24, 0xE0	; 224
    15a6:	80 93 f2 00 	sts	0x00F2, r24
    15aa:	ef ee       	ldi	r30, 0xEF	; 239
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	80 81       	ld	r24, Z
    15b0:	8f 7e       	andi	r24, 0xEF	; 239
    15b2:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    15b4:	c8 01       	movw	r24, r16
    15b6:	0e 94 70 07 	call	0xee0	; 0xee0 <get_idmask>
    15ba:	dc 01       	movw	r26, r24
    15bc:	cb 01       	movw	r24, r22
    15be:	89 83       	std	Y+1, r24	; 0x01
    15c0:	9a 83       	std	Y+2, r25	; 0x02
    15c2:	ab 83       	std	Y+3, r26	; 0x03
    15c4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    15c6:	9b 81       	ldd	r25, Y+3	; 0x03
    15c8:	92 95       	swap	r25
    15ca:	96 95       	lsr	r25
    15cc:	97 70       	andi	r25, 0x07	; 7
    15ce:	8c 81       	ldd	r24, Y+4	; 0x04
    15d0:	88 0f       	add	r24, r24
    15d2:	88 0f       	add	r24, r24
    15d4:	88 0f       	add	r24, r24
    15d6:	89 0f       	add	r24, r25
    15d8:	80 93 f7 00 	sts	0x00F7, r24
    15dc:	9a 81       	ldd	r25, Y+2	; 0x02
    15de:	92 95       	swap	r25
    15e0:	96 95       	lsr	r25
    15e2:	97 70       	andi	r25, 0x07	; 7
    15e4:	8b 81       	ldd	r24, Y+3	; 0x03
    15e6:	88 0f       	add	r24, r24
    15e8:	88 0f       	add	r24, r24
    15ea:	88 0f       	add	r24, r24
    15ec:	89 0f       	add	r24, r25
    15ee:	80 93 f6 00 	sts	0x00F6, r24
    15f2:	99 81       	ldd	r25, Y+1	; 0x01
    15f4:	92 95       	swap	r25
    15f6:	96 95       	lsr	r25
    15f8:	97 70       	andi	r25, 0x07	; 7
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	88 0f       	add	r24, r24
    15fe:	88 0f       	add	r24, r24
    1600:	88 0f       	add	r24, r24
    1602:	89 0f       	add	r24, r25
    1604:	80 93 f5 00 	sts	0x00F5, r24
    1608:	89 81       	ldd	r24, Y+1	; 0x01
    160a:	88 0f       	add	r24, r24
    160c:	88 0f       	add	r24, r24
    160e:	88 0f       	add	r24, r24
    1610:	24 ef       	ldi	r18, 0xF4	; 244
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	f9 01       	movw	r30, r18
    1616:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1618:	ef ee       	ldi	r30, 0xEF	; 239
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	90 81       	ld	r25, Z
    161e:	d8 01       	movw	r26, r16
    1620:	16 96       	adiw	r26, 0x06	; 6
    1622:	8c 91       	ld	r24, X
    1624:	89 2b       	or	r24, r25
    1626:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1628:	d9 01       	movw	r26, r18
    162a:	8c 91       	ld	r24, X
    162c:	8b 7f       	andi	r24, 0xFB	; 251
    162e:	8c 93       	st	X, r24
          Can_set_idemsk();
    1630:	8c 91       	ld	r24, X
    1632:	81 60       	ori	r24, 0x01	; 1
    1634:	8c 93       	st	X, r24
          Can_config_rx();       
    1636:	80 81       	ld	r24, Z
    1638:	8f 73       	andi	r24, 0x3F	; 63
    163a:	80 83       	st	Z, r24
    163c:	80 81       	ld	r24, Z
    163e:	80 68       	ori	r24, 0x80	; 128
    1640:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1642:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1644:	57 c2       	rjmp	.+1198   	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1646:	f8 01       	movw	r30, r16
    1648:	87 85       	ldd	r24, Z+15	; 0x0f
    164a:	88 23       	and	r24, r24
    164c:	69 f1       	breq	.+90     	; 0x16a8 <can_cmd+0x756>
    164e:	94 81       	ldd	r25, Z+4	; 0x04
    1650:	92 95       	swap	r25
    1652:	96 95       	lsr	r25
    1654:	97 70       	andi	r25, 0x07	; 7
    1656:	85 81       	ldd	r24, Z+5	; 0x05
    1658:	88 0f       	add	r24, r24
    165a:	88 0f       	add	r24, r24
    165c:	88 0f       	add	r24, r24
    165e:	89 0f       	add	r24, r25
    1660:	80 93 f3 00 	sts	0x00F3, r24
    1664:	93 81       	ldd	r25, Z+3	; 0x03
    1666:	92 95       	swap	r25
    1668:	96 95       	lsr	r25
    166a:	97 70       	andi	r25, 0x07	; 7
    166c:	84 81       	ldd	r24, Z+4	; 0x04
    166e:	88 0f       	add	r24, r24
    1670:	88 0f       	add	r24, r24
    1672:	88 0f       	add	r24, r24
    1674:	89 0f       	add	r24, r25
    1676:	80 93 f2 00 	sts	0x00F2, r24
    167a:	92 81       	ldd	r25, Z+2	; 0x02
    167c:	92 95       	swap	r25
    167e:	96 95       	lsr	r25
    1680:	97 70       	andi	r25, 0x07	; 7
    1682:	83 81       	ldd	r24, Z+3	; 0x03
    1684:	88 0f       	add	r24, r24
    1686:	88 0f       	add	r24, r24
    1688:	88 0f       	add	r24, r24
    168a:	89 0f       	add	r24, r25
    168c:	80 93 f1 00 	sts	0x00F1, r24
    1690:	82 81       	ldd	r24, Z+2	; 0x02
    1692:	88 0f       	add	r24, r24
    1694:	88 0f       	add	r24, r24
    1696:	88 0f       	add	r24, r24
    1698:	80 93 f0 00 	sts	0x00F0, r24
    169c:	ef ee       	ldi	r30, 0xEF	; 239
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	80 61       	ori	r24, 0x10	; 16
    16a4:	80 83       	st	Z, r24
    16a6:	16 c0       	rjmp	.+44     	; 0x16d4 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    16a8:	92 81       	ldd	r25, Z+2	; 0x02
    16aa:	96 95       	lsr	r25
    16ac:	96 95       	lsr	r25
    16ae:	96 95       	lsr	r25
    16b0:	83 81       	ldd	r24, Z+3	; 0x03
    16b2:	82 95       	swap	r24
    16b4:	88 0f       	add	r24, r24
    16b6:	80 7e       	andi	r24, 0xE0	; 224
    16b8:	89 0f       	add	r24, r25
    16ba:	80 93 f3 00 	sts	0x00F3, r24
    16be:	82 81       	ldd	r24, Z+2	; 0x02
    16c0:	82 95       	swap	r24
    16c2:	88 0f       	add	r24, r24
    16c4:	80 7e       	andi	r24, 0xE0	; 224
    16c6:	80 93 f2 00 	sts	0x00F2, r24
    16ca:	ef ee       	ldi	r30, 0xEF	; 239
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	8f 7e       	andi	r24, 0xEF	; 239
    16d2:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    16d4:	c8 01       	movw	r24, r16
    16d6:	0e 94 70 07 	call	0xee0	; 0xee0 <get_idmask>
    16da:	dc 01       	movw	r26, r24
    16dc:	cb 01       	movw	r24, r22
    16de:	89 83       	std	Y+1, r24	; 0x01
    16e0:	9a 83       	std	Y+2, r25	; 0x02
    16e2:	ab 83       	std	Y+3, r26	; 0x03
    16e4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    16e6:	9b 81       	ldd	r25, Y+3	; 0x03
    16e8:	92 95       	swap	r25
    16ea:	96 95       	lsr	r25
    16ec:	97 70       	andi	r25, 0x07	; 7
    16ee:	8c 81       	ldd	r24, Y+4	; 0x04
    16f0:	88 0f       	add	r24, r24
    16f2:	88 0f       	add	r24, r24
    16f4:	88 0f       	add	r24, r24
    16f6:	89 0f       	add	r24, r25
    16f8:	80 93 f7 00 	sts	0x00F7, r24
    16fc:	9a 81       	ldd	r25, Y+2	; 0x02
    16fe:	92 95       	swap	r25
    1700:	96 95       	lsr	r25
    1702:	97 70       	andi	r25, 0x07	; 7
    1704:	8b 81       	ldd	r24, Y+3	; 0x03
    1706:	88 0f       	add	r24, r24
    1708:	88 0f       	add	r24, r24
    170a:	88 0f       	add	r24, r24
    170c:	89 0f       	add	r24, r25
    170e:	80 93 f6 00 	sts	0x00F6, r24
    1712:	99 81       	ldd	r25, Y+1	; 0x01
    1714:	92 95       	swap	r25
    1716:	96 95       	lsr	r25
    1718:	97 70       	andi	r25, 0x07	; 7
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	88 0f       	add	r24, r24
    171e:	88 0f       	add	r24, r24
    1720:	88 0f       	add	r24, r24
    1722:	89 0f       	add	r24, r25
    1724:	80 93 f5 00 	sts	0x00F5, r24
    1728:	89 81       	ldd	r24, Y+1	; 0x01
    172a:	88 0f       	add	r24, r24
    172c:	88 0f       	add	r24, r24
    172e:	88 0f       	add	r24, r24
    1730:	44 ef       	ldi	r20, 0xF4	; 244
    1732:	50 e0       	ldi	r21, 0x00	; 0
    1734:	fa 01       	movw	r30, r20
    1736:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1738:	ef ee       	ldi	r30, 0xEF	; 239
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	90 81       	ld	r25, Z
    173e:	d8 01       	movw	r26, r16
    1740:	16 96       	adiw	r26, 0x06	; 6
    1742:	8c 91       	ld	r24, X
    1744:	16 97       	sbiw	r26, 0x06	; 6
    1746:	89 2b       	or	r24, r25
    1748:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    174a:	1e 96       	adiw	r26, 0x0e	; 14
    174c:	1c 92       	st	X, r1
    174e:	da 01       	movw	r26, r20
    1750:	8c 91       	ld	r24, X
    1752:	84 60       	ori	r24, 0x04	; 4
    1754:	8c 93       	st	X, r24
    1756:	80 ef       	ldi	r24, 0xF0	; 240
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	dc 01       	movw	r26, r24
    175c:	2c 91       	ld	r18, X
    175e:	2b 7f       	andi	r18, 0xFB	; 251
    1760:	2c 93       	st	X, r18
          Can_set_idemsk();
    1762:	da 01       	movw	r26, r20
    1764:	8c 91       	ld	r24, X
    1766:	81 60       	ori	r24, 0x01	; 1
    1768:	8c 93       	st	X, r24
          Can_config_rx();       
    176a:	80 81       	ld	r24, Z
    176c:	8f 73       	andi	r24, 0x3F	; 63
    176e:	80 83       	st	Z, r24
    1770:	80 81       	ld	r24, Z
    1772:	80 68       	ori	r24, 0x80	; 128
    1774:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1776:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1778:	bd c1       	rjmp	.+890    	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    177a:	f8 01       	movw	r30, r16
    177c:	87 85       	ldd	r24, Z+15	; 0x0f
    177e:	88 23       	and	r24, r24
    1780:	69 f1       	breq	.+90     	; 0x17dc <can_cmd+0x88a>
    1782:	94 81       	ldd	r25, Z+4	; 0x04
    1784:	92 95       	swap	r25
    1786:	96 95       	lsr	r25
    1788:	97 70       	andi	r25, 0x07	; 7
    178a:	85 81       	ldd	r24, Z+5	; 0x05
    178c:	88 0f       	add	r24, r24
    178e:	88 0f       	add	r24, r24
    1790:	88 0f       	add	r24, r24
    1792:	89 0f       	add	r24, r25
    1794:	80 93 f3 00 	sts	0x00F3, r24
    1798:	93 81       	ldd	r25, Z+3	; 0x03
    179a:	92 95       	swap	r25
    179c:	96 95       	lsr	r25
    179e:	97 70       	andi	r25, 0x07	; 7
    17a0:	84 81       	ldd	r24, Z+4	; 0x04
    17a2:	88 0f       	add	r24, r24
    17a4:	88 0f       	add	r24, r24
    17a6:	88 0f       	add	r24, r24
    17a8:	89 0f       	add	r24, r25
    17aa:	80 93 f2 00 	sts	0x00F2, r24
    17ae:	92 81       	ldd	r25, Z+2	; 0x02
    17b0:	92 95       	swap	r25
    17b2:	96 95       	lsr	r25
    17b4:	97 70       	andi	r25, 0x07	; 7
    17b6:	83 81       	ldd	r24, Z+3	; 0x03
    17b8:	88 0f       	add	r24, r24
    17ba:	88 0f       	add	r24, r24
    17bc:	88 0f       	add	r24, r24
    17be:	89 0f       	add	r24, r25
    17c0:	80 93 f1 00 	sts	0x00F1, r24
    17c4:	82 81       	ldd	r24, Z+2	; 0x02
    17c6:	88 0f       	add	r24, r24
    17c8:	88 0f       	add	r24, r24
    17ca:	88 0f       	add	r24, r24
    17cc:	80 93 f0 00 	sts	0x00F0, r24
    17d0:	ef ee       	ldi	r30, 0xEF	; 239
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	80 81       	ld	r24, Z
    17d6:	80 61       	ori	r24, 0x10	; 16
    17d8:	80 83       	st	Z, r24
    17da:	16 c0       	rjmp	.+44     	; 0x1808 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    17dc:	92 81       	ldd	r25, Z+2	; 0x02
    17de:	96 95       	lsr	r25
    17e0:	96 95       	lsr	r25
    17e2:	96 95       	lsr	r25
    17e4:	83 81       	ldd	r24, Z+3	; 0x03
    17e6:	82 95       	swap	r24
    17e8:	88 0f       	add	r24, r24
    17ea:	80 7e       	andi	r24, 0xE0	; 224
    17ec:	89 0f       	add	r24, r25
    17ee:	80 93 f3 00 	sts	0x00F3, r24
    17f2:	82 81       	ldd	r24, Z+2	; 0x02
    17f4:	82 95       	swap	r24
    17f6:	88 0f       	add	r24, r24
    17f8:	80 7e       	andi	r24, 0xE0	; 224
    17fa:	80 93 f2 00 	sts	0x00F2, r24
    17fe:	ef ee       	ldi	r30, 0xEF	; 239
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	8f 7e       	andi	r24, 0xEF	; 239
    1806:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1808:	c8 01       	movw	r24, r16
    180a:	0e 94 70 07 	call	0xee0	; 0xee0 <get_idmask>
    180e:	dc 01       	movw	r26, r24
    1810:	cb 01       	movw	r24, r22
    1812:	89 83       	std	Y+1, r24	; 0x01
    1814:	9a 83       	std	Y+2, r25	; 0x02
    1816:	ab 83       	std	Y+3, r26	; 0x03
    1818:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    181a:	9b 81       	ldd	r25, Y+3	; 0x03
    181c:	92 95       	swap	r25
    181e:	96 95       	lsr	r25
    1820:	97 70       	andi	r25, 0x07	; 7
    1822:	8c 81       	ldd	r24, Y+4	; 0x04
    1824:	88 0f       	add	r24, r24
    1826:	88 0f       	add	r24, r24
    1828:	88 0f       	add	r24, r24
    182a:	89 0f       	add	r24, r25
    182c:	80 93 f7 00 	sts	0x00F7, r24
    1830:	9a 81       	ldd	r25, Y+2	; 0x02
    1832:	92 95       	swap	r25
    1834:	96 95       	lsr	r25
    1836:	97 70       	andi	r25, 0x07	; 7
    1838:	8b 81       	ldd	r24, Y+3	; 0x03
    183a:	88 0f       	add	r24, r24
    183c:	88 0f       	add	r24, r24
    183e:	88 0f       	add	r24, r24
    1840:	89 0f       	add	r24, r25
    1842:	80 93 f6 00 	sts	0x00F6, r24
    1846:	99 81       	ldd	r25, Y+1	; 0x01
    1848:	92 95       	swap	r25
    184a:	96 95       	lsr	r25
    184c:	97 70       	andi	r25, 0x07	; 7
    184e:	8a 81       	ldd	r24, Y+2	; 0x02
    1850:	88 0f       	add	r24, r24
    1852:	88 0f       	add	r24, r24
    1854:	88 0f       	add	r24, r24
    1856:	89 0f       	add	r24, r25
    1858:	80 93 f5 00 	sts	0x00F5, r24
    185c:	89 81       	ldd	r24, Y+1	; 0x01
    185e:	88 0f       	add	r24, r24
    1860:	88 0f       	add	r24, r24
    1862:	88 0f       	add	r24, r24
    1864:	44 ef       	ldi	r20, 0xF4	; 244
    1866:	50 e0       	ldi	r21, 0x00	; 0
    1868:	fa 01       	movw	r30, r20
    186a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    186c:	ef ee       	ldi	r30, 0xEF	; 239
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	90 81       	ld	r25, Z
    1872:	d8 01       	movw	r26, r16
    1874:	16 96       	adiw	r26, 0x06	; 6
    1876:	8c 91       	ld	r24, X
    1878:	16 97       	sbiw	r26, 0x06	; 6
    187a:	89 2b       	or	r24, r25
    187c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	1e 96       	adiw	r26, 0x0e	; 14
    1882:	8c 93       	st	X, r24
    1884:	da 01       	movw	r26, r20
    1886:	8c 91       	ld	r24, X
    1888:	84 60       	ori	r24, 0x04	; 4
    188a:	8c 93       	st	X, r24
    188c:	80 ef       	ldi	r24, 0xF0	; 240
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	dc 01       	movw	r26, r24
    1892:	2c 91       	ld	r18, X
    1894:	24 60       	ori	r18, 0x04	; 4
    1896:	2c 93       	st	X, r18
          Can_clear_rplv();
    1898:	80 81       	ld	r24, Z
    189a:	8f 7d       	andi	r24, 0xDF	; 223
    189c:	80 83       	st	Z, r24
          Can_set_idemsk();
    189e:	da 01       	movw	r26, r20
    18a0:	8c 91       	ld	r24, X
    18a2:	81 60       	ori	r24, 0x01	; 1
    18a4:	8c 93       	st	X, r24
          Can_config_rx();       
    18a6:	80 81       	ld	r24, Z
    18a8:	8f 73       	andi	r24, 0x3F	; 63
    18aa:	80 83       	st	Z, r24
    18ac:	80 81       	ld	r24, Z
    18ae:	80 68       	ori	r24, 0x80	; 128
    18b0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    18b2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    18b4:	1f c1       	rjmp	.+574    	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	2a ef       	ldi	r18, 0xFA	; 250
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	f8 01       	movw	r30, r16
    18be:	a7 81       	ldd	r26, Z+7	; 0x07
    18c0:	b0 85       	ldd	r27, Z+8	; 0x08
    18c2:	a8 0f       	add	r26, r24
    18c4:	b1 1d       	adc	r27, r1
    18c6:	9c 91       	ld	r25, X
    18c8:	d9 01       	movw	r26, r18
    18ca:	9c 93       	st	X, r25
    18cc:	8f 5f       	subi	r24, 0xFF	; 255
    18ce:	96 81       	ldd	r25, Z+6	; 0x06
    18d0:	89 17       	cp	r24, r25
    18d2:	a0 f3       	brcs	.-24     	; 0x18bc <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    18d4:	8f ef       	ldi	r24, 0xFF	; 255
    18d6:	9f ef       	ldi	r25, 0xFF	; 255
    18d8:	dc 01       	movw	r26, r24
    18da:	89 83       	std	Y+1, r24	; 0x01
    18dc:	9a 83       	std	Y+2, r25	; 0x02
    18de:	ab 83       	std	Y+3, r26	; 0x03
    18e0:	bc 83       	std	Y+4, r27	; 0x04
    18e2:	9b 81       	ldd	r25, Y+3	; 0x03
    18e4:	92 95       	swap	r25
    18e6:	96 95       	lsr	r25
    18e8:	97 70       	andi	r25, 0x07	; 7
    18ea:	8c 81       	ldd	r24, Y+4	; 0x04
    18ec:	88 0f       	add	r24, r24
    18ee:	88 0f       	add	r24, r24
    18f0:	88 0f       	add	r24, r24
    18f2:	89 0f       	add	r24, r25
    18f4:	80 93 f7 00 	sts	0x00F7, r24
    18f8:	9a 81       	ldd	r25, Y+2	; 0x02
    18fa:	92 95       	swap	r25
    18fc:	96 95       	lsr	r25
    18fe:	97 70       	andi	r25, 0x07	; 7
    1900:	8b 81       	ldd	r24, Y+3	; 0x03
    1902:	88 0f       	add	r24, r24
    1904:	88 0f       	add	r24, r24
    1906:	88 0f       	add	r24, r24
    1908:	89 0f       	add	r24, r25
    190a:	80 93 f6 00 	sts	0x00F6, r24
    190e:	99 81       	ldd	r25, Y+1	; 0x01
    1910:	92 95       	swap	r25
    1912:	96 95       	lsr	r25
    1914:	97 70       	andi	r25, 0x07	; 7
    1916:	8a 81       	ldd	r24, Y+2	; 0x02
    1918:	88 0f       	add	r24, r24
    191a:	88 0f       	add	r24, r24
    191c:	88 0f       	add	r24, r24
    191e:	89 0f       	add	r24, r25
    1920:	80 93 f5 00 	sts	0x00F5, r24
    1924:	89 81       	ldd	r24, Y+1	; 0x01
    1926:	88 0f       	add	r24, r24
    1928:	88 0f       	add	r24, r24
    192a:	88 0f       	add	r24, r24
    192c:	44 ef       	ldi	r20, 0xF4	; 244
    192e:	50 e0       	ldi	r21, 0x00	; 0
    1930:	fa 01       	movw	r30, r20
    1932:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1934:	ef ee       	ldi	r30, 0xEF	; 239
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	90 81       	ld	r25, Z
    193a:	d8 01       	movw	r26, r16
    193c:	16 96       	adiw	r26, 0x06	; 6
    193e:	8c 91       	ld	r24, X
    1940:	16 97       	sbiw	r26, 0x06	; 6
    1942:	89 2b       	or	r24, r25
    1944:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1946:	81 e0       	ldi	r24, 0x01	; 1
    1948:	1e 96       	adiw	r26, 0x0e	; 14
    194a:	8c 93       	st	X, r24
    194c:	da 01       	movw	r26, r20
    194e:	8c 91       	ld	r24, X
    1950:	84 60       	ori	r24, 0x04	; 4
    1952:	8c 93       	st	X, r24
    1954:	80 ef       	ldi	r24, 0xF0	; 240
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	dc 01       	movw	r26, r24
    195a:	2c 91       	ld	r18, X
    195c:	24 60       	ori	r18, 0x04	; 4
    195e:	2c 93       	st	X, r18
          Can_set_rplv();
    1960:	80 81       	ld	r24, Z
    1962:	80 62       	ori	r24, 0x20	; 32
    1964:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1966:	da 01       	movw	r26, r20
    1968:	8c 91       	ld	r24, X
    196a:	8e 7f       	andi	r24, 0xFE	; 254
    196c:	8c 93       	st	X, r24
          Can_config_rx();       
    196e:	80 81       	ld	r24, Z
    1970:	8f 73       	andi	r24, 0x3F	; 63
    1972:	80 83       	st	Z, r24
    1974:	80 81       	ld	r24, Z
    1976:	80 68       	ori	r24, 0x80	; 128
    1978:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    197a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    197c:	bb c0       	rjmp	.+374    	; 0x1af4 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    197e:	f8 01       	movw	r30, r16
    1980:	87 85       	ldd	r24, Z+15	; 0x0f
    1982:	88 23       	and	r24, r24
    1984:	69 f1       	breq	.+90     	; 0x19e0 <can_cmd+0xa8e>
    1986:	94 81       	ldd	r25, Z+4	; 0x04
    1988:	92 95       	swap	r25
    198a:	96 95       	lsr	r25
    198c:	97 70       	andi	r25, 0x07	; 7
    198e:	85 81       	ldd	r24, Z+5	; 0x05
    1990:	88 0f       	add	r24, r24
    1992:	88 0f       	add	r24, r24
    1994:	88 0f       	add	r24, r24
    1996:	89 0f       	add	r24, r25
    1998:	80 93 f3 00 	sts	0x00F3, r24
    199c:	93 81       	ldd	r25, Z+3	; 0x03
    199e:	92 95       	swap	r25
    19a0:	96 95       	lsr	r25
    19a2:	97 70       	andi	r25, 0x07	; 7
    19a4:	84 81       	ldd	r24, Z+4	; 0x04
    19a6:	88 0f       	add	r24, r24
    19a8:	88 0f       	add	r24, r24
    19aa:	88 0f       	add	r24, r24
    19ac:	89 0f       	add	r24, r25
    19ae:	80 93 f2 00 	sts	0x00F2, r24
    19b2:	92 81       	ldd	r25, Z+2	; 0x02
    19b4:	92 95       	swap	r25
    19b6:	96 95       	lsr	r25
    19b8:	97 70       	andi	r25, 0x07	; 7
    19ba:	83 81       	ldd	r24, Z+3	; 0x03
    19bc:	88 0f       	add	r24, r24
    19be:	88 0f       	add	r24, r24
    19c0:	88 0f       	add	r24, r24
    19c2:	89 0f       	add	r24, r25
    19c4:	80 93 f1 00 	sts	0x00F1, r24
    19c8:	82 81       	ldd	r24, Z+2	; 0x02
    19ca:	88 0f       	add	r24, r24
    19cc:	88 0f       	add	r24, r24
    19ce:	88 0f       	add	r24, r24
    19d0:	80 93 f0 00 	sts	0x00F0, r24
    19d4:	ef ee       	ldi	r30, 0xEF	; 239
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	80 81       	ld	r24, Z
    19da:	80 61       	ori	r24, 0x10	; 16
    19dc:	80 83       	st	Z, r24
    19de:	16 c0       	rjmp	.+44     	; 0x1a0c <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    19e0:	92 81       	ldd	r25, Z+2	; 0x02
    19e2:	96 95       	lsr	r25
    19e4:	96 95       	lsr	r25
    19e6:	96 95       	lsr	r25
    19e8:	83 81       	ldd	r24, Z+3	; 0x03
    19ea:	82 95       	swap	r24
    19ec:	88 0f       	add	r24, r24
    19ee:	80 7e       	andi	r24, 0xE0	; 224
    19f0:	89 0f       	add	r24, r25
    19f2:	80 93 f3 00 	sts	0x00F3, r24
    19f6:	82 81       	ldd	r24, Z+2	; 0x02
    19f8:	82 95       	swap	r24
    19fa:	88 0f       	add	r24, r24
    19fc:	80 7e       	andi	r24, 0xE0	; 224
    19fe:	80 93 f2 00 	sts	0x00F2, r24
    1a02:	ef ee       	ldi	r30, 0xEF	; 239
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	80 81       	ld	r24, Z
    1a08:	8f 7e       	andi	r24, 0xEF	; 239
    1a0a:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1a0c:	f8 01       	movw	r30, r16
    1a0e:	86 81       	ldd	r24, Z+6	; 0x06
    1a10:	88 23       	and	r24, r24
    1a12:	79 f0       	breq	.+30     	; 0x1a32 <can_cmd+0xae0>
    1a14:	80 e0       	ldi	r24, 0x00	; 0
    1a16:	2a ef       	ldi	r18, 0xFA	; 250
    1a18:	30 e0       	ldi	r19, 0x00	; 0
    1a1a:	f8 01       	movw	r30, r16
    1a1c:	a7 81       	ldd	r26, Z+7	; 0x07
    1a1e:	b0 85       	ldd	r27, Z+8	; 0x08
    1a20:	a8 0f       	add	r26, r24
    1a22:	b1 1d       	adc	r27, r1
    1a24:	9c 91       	ld	r25, X
    1a26:	d9 01       	movw	r26, r18
    1a28:	9c 93       	st	X, r25
    1a2a:	8f 5f       	subi	r24, 0xFF	; 255
    1a2c:	96 81       	ldd	r25, Z+6	; 0x06
    1a2e:	89 17       	cp	r24, r25
    1a30:	a0 f3       	brcs	.-24     	; 0x1a1a <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1a32:	c8 01       	movw	r24, r16
    1a34:	0e 94 70 07 	call	0xee0	; 0xee0 <get_idmask>
    1a38:	dc 01       	movw	r26, r24
    1a3a:	cb 01       	movw	r24, r22
    1a3c:	89 83       	std	Y+1, r24	; 0x01
    1a3e:	9a 83       	std	Y+2, r25	; 0x02
    1a40:	ab 83       	std	Y+3, r26	; 0x03
    1a42:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1a44:	9b 81       	ldd	r25, Y+3	; 0x03
    1a46:	92 95       	swap	r25
    1a48:	96 95       	lsr	r25
    1a4a:	97 70       	andi	r25, 0x07	; 7
    1a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4e:	88 0f       	add	r24, r24
    1a50:	88 0f       	add	r24, r24
    1a52:	88 0f       	add	r24, r24
    1a54:	89 0f       	add	r24, r25
    1a56:	80 93 f7 00 	sts	0x00F7, r24
    1a5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a5c:	92 95       	swap	r25
    1a5e:	96 95       	lsr	r25
    1a60:	97 70       	andi	r25, 0x07	; 7
    1a62:	8b 81       	ldd	r24, Y+3	; 0x03
    1a64:	88 0f       	add	r24, r24
    1a66:	88 0f       	add	r24, r24
    1a68:	88 0f       	add	r24, r24
    1a6a:	89 0f       	add	r24, r25
    1a6c:	80 93 f6 00 	sts	0x00F6, r24
    1a70:	99 81       	ldd	r25, Y+1	; 0x01
    1a72:	92 95       	swap	r25
    1a74:	96 95       	lsr	r25
    1a76:	97 70       	andi	r25, 0x07	; 7
    1a78:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7a:	88 0f       	add	r24, r24
    1a7c:	88 0f       	add	r24, r24
    1a7e:	88 0f       	add	r24, r24
    1a80:	89 0f       	add	r24, r25
    1a82:	80 93 f5 00 	sts	0x00F5, r24
    1a86:	89 81       	ldd	r24, Y+1	; 0x01
    1a88:	88 0f       	add	r24, r24
    1a8a:	88 0f       	add	r24, r24
    1a8c:	88 0f       	add	r24, r24
    1a8e:	44 ef       	ldi	r20, 0xF4	; 244
    1a90:	50 e0       	ldi	r21, 0x00	; 0
    1a92:	fa 01       	movw	r30, r20
    1a94:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1a96:	ef ee       	ldi	r30, 0xEF	; 239
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	90 81       	ld	r25, Z
    1a9c:	d8 01       	movw	r26, r16
    1a9e:	16 96       	adiw	r26, 0x06	; 6
    1aa0:	8c 91       	ld	r24, X
    1aa2:	16 97       	sbiw	r26, 0x06	; 6
    1aa4:	89 2b       	or	r24, r25
    1aa6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1aa8:	81 e0       	ldi	r24, 0x01	; 1
    1aaa:	1e 96       	adiw	r26, 0x0e	; 14
    1aac:	8c 93       	st	X, r24
    1aae:	da 01       	movw	r26, r20
    1ab0:	8c 91       	ld	r24, X
    1ab2:	84 60       	ori	r24, 0x04	; 4
    1ab4:	8c 93       	st	X, r24
    1ab6:	80 ef       	ldi	r24, 0xF0	; 240
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	dc 01       	movw	r26, r24
    1abc:	2c 91       	ld	r18, X
    1abe:	24 60       	ori	r18, 0x04	; 4
    1ac0:	2c 93       	st	X, r18
          Can_set_rplv();
    1ac2:	80 81       	ld	r24, Z
    1ac4:	80 62       	ori	r24, 0x20	; 32
    1ac6:	80 83       	st	Z, r24
          Can_set_idemsk();
    1ac8:	da 01       	movw	r26, r20
    1aca:	8c 91       	ld	r24, X
    1acc:	81 60       	ori	r24, 0x01	; 1
    1ace:	8c 93       	st	X, r24
          Can_config_rx();       
    1ad0:	80 81       	ld	r24, Z
    1ad2:	8f 73       	andi	r24, 0x3F	; 63
    1ad4:	80 83       	st	Z, r24
    1ad6:	80 81       	ld	r24, Z
    1ad8:	80 68       	ori	r24, 0x80	; 128
    1ada:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1adc:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1ade:	0a c0       	rjmp	.+20     	; 0x1af4 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1ae0:	f8 01       	movw	r30, r16
    1ae2:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1ae6:	06 c0       	rjmp	.+12     	; 0x1af4 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1ae8:	8f e1       	ldi	r24, 0x1F	; 31
    1aea:	d8 01       	movw	r26, r16
    1aec:	19 96       	adiw	r26, 0x09	; 9
    1aee:	8c 93       	st	X, r24
    1af0:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1af2:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1af4:	0f 90       	pop	r0
    1af6:	0f 90       	pop	r0
    1af8:	0f 90       	pop	r0
    1afa:	0f 90       	pop	r0
    1afc:	df 91       	pop	r29
    1afe:	cf 91       	pop	r28
    1b00:	1f 91       	pop	r17
    1b02:	0f 91       	pop	r16
    1b04:	08 95       	ret

00001b06 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1b06:	ef 92       	push	r14
    1b08:	ff 92       	push	r15
    1b0a:	1f 93       	push	r17
    1b0c:	cf 93       	push	r28
    1b0e:	df 93       	push	r29
    1b10:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1b12:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1b14:	88 23       	and	r24, r24
    1b16:	09 f4       	brne	.+2      	; 0x1b1a <can_get_status+0x14>
    1b18:	96 c0       	rjmp	.+300    	; 0x1c46 <can_get_status+0x140>
    1b1a:	8f 31       	cpi	r24, 0x1F	; 31
    1b1c:	09 f4       	brne	.+2      	; 0x1b20 <can_get_status+0x1a>
    1b1e:	95 c0       	rjmp	.+298    	; 0x1c4a <can_get_status+0x144>
    1b20:	8f 3f       	cpi	r24, 0xFF	; 255
    1b22:	09 f4       	brne	.+2      	; 0x1b26 <can_get_status+0x20>
    1b24:	94 c0       	rjmp	.+296    	; 0x1c4e <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1b26:	88 81       	ld	r24, Y
    1b28:	82 95       	swap	r24
    1b2a:	80 7f       	andi	r24, 0xF0	; 240
    1b2c:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1b30:	0e 94 17 05 	call	0xa2e	; 0xa2e <can_get_mob_status>
    1b34:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1b36:	80 32       	cpi	r24, 0x20	; 32
    1b38:	61 f0       	breq	.+24     	; 0x1b52 <can_get_status+0x4c>
    1b3a:	81 32       	cpi	r24, 0x21	; 33
    1b3c:	20 f4       	brcc	.+8      	; 0x1b46 <can_get_status+0x40>
    1b3e:	88 23       	and	r24, r24
    1b40:	09 f4       	brne	.+2      	; 0x1b44 <can_get_status+0x3e>
    1b42:	87 c0       	rjmp	.+270    	; 0x1c52 <can_get_status+0x14c>
    1b44:	76 c0       	rjmp	.+236    	; 0x1c32 <can_get_status+0x12c>
    1b46:	80 34       	cpi	r24, 0x40	; 64
    1b48:	09 f4       	brne	.+2      	; 0x1b4c <can_get_status+0x46>
    1b4a:	68 c0       	rjmp	.+208    	; 0x1c1c <can_get_status+0x116>
    1b4c:	80 3a       	cpi	r24, 0xA0	; 160
    1b4e:	09 f0       	breq	.+2      	; 0x1b52 <can_get_status+0x4c>
    1b50:	70 c0       	rjmp	.+224    	; 0x1c32 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1b52:	0f 2e       	mov	r0, r31
    1b54:	ff ee       	ldi	r31, 0xEF	; 239
    1b56:	ef 2e       	mov	r14, r31
    1b58:	ff 24       	eor	r15, r15
    1b5a:	f0 2d       	mov	r31, r0
    1b5c:	f7 01       	movw	r30, r14
    1b5e:	80 81       	ld	r24, Z
    1b60:	8f 70       	andi	r24, 0x0F	; 15
    1b62:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1b64:	8f 81       	ldd	r24, Y+7	; 0x07
    1b66:	98 85       	ldd	r25, Y+8	; 0x08
    1b68:	0e 94 2a 05 	call	0xa54	; 0xa54 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1b6c:	80 91 f0 00 	lds	r24, 0x00F0
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	84 70       	andi	r24, 0x04	; 4
    1b74:	90 70       	andi	r25, 0x00	; 0
    1b76:	95 95       	asr	r25
    1b78:	87 95       	ror	r24
    1b7a:	95 95       	asr	r25
    1b7c:	87 95       	ror	r24
    1b7e:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1b80:	f7 01       	movw	r30, r14
    1b82:	80 81       	ld	r24, Z
    1b84:	84 ff       	sbrs	r24, 4
    1b86:	2d c0       	rjmp	.+90     	; 0x1be2 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1b88:	81 e0       	ldi	r24, 0x01	; 1
    1b8a:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1b8c:	e3 ef       	ldi	r30, 0xF3	; 243
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	86 95       	lsr	r24
    1b94:	86 95       	lsr	r24
    1b96:	86 95       	lsr	r24
    1b98:	8d 83       	std	Y+5, r24	; 0x05
    1b9a:	a2 ef       	ldi	r26, 0xF2	; 242
    1b9c:	b0 e0       	ldi	r27, 0x00	; 0
    1b9e:	8c 91       	ld	r24, X
    1ba0:	90 81       	ld	r25, Z
    1ba2:	92 95       	swap	r25
    1ba4:	99 0f       	add	r25, r25
    1ba6:	90 7e       	andi	r25, 0xE0	; 224
    1ba8:	86 95       	lsr	r24
    1baa:	86 95       	lsr	r24
    1bac:	86 95       	lsr	r24
    1bae:	89 0f       	add	r24, r25
    1bb0:	8c 83       	std	Y+4, r24	; 0x04
    1bb2:	e1 ef       	ldi	r30, 0xF1	; 241
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	9c 91       	ld	r25, X
    1bba:	92 95       	swap	r25
    1bbc:	99 0f       	add	r25, r25
    1bbe:	90 7e       	andi	r25, 0xE0	; 224
    1bc0:	86 95       	lsr	r24
    1bc2:	86 95       	lsr	r24
    1bc4:	86 95       	lsr	r24
    1bc6:	89 0f       	add	r24, r25
    1bc8:	8b 83       	std	Y+3, r24	; 0x03
    1bca:	80 91 f0 00 	lds	r24, 0x00F0
    1bce:	90 81       	ld	r25, Z
    1bd0:	92 95       	swap	r25
    1bd2:	99 0f       	add	r25, r25
    1bd4:	90 7e       	andi	r25, 0xE0	; 224
    1bd6:	86 95       	lsr	r24
    1bd8:	86 95       	lsr	r24
    1bda:	86 95       	lsr	r24
    1bdc:	89 0f       	add	r24, r25
    1bde:	8a 83       	std	Y+2, r24	; 0x02
    1be0:	13 c0       	rjmp	.+38     	; 0x1c08 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1be2:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1be4:	e3 ef       	ldi	r30, 0xF3	; 243
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	82 95       	swap	r24
    1bec:	86 95       	lsr	r24
    1bee:	87 70       	andi	r24, 0x07	; 7
    1bf0:	8b 83       	std	Y+3, r24	; 0x03
    1bf2:	80 91 f2 00 	lds	r24, 0x00F2
    1bf6:	90 81       	ld	r25, Z
    1bf8:	99 0f       	add	r25, r25
    1bfa:	99 0f       	add	r25, r25
    1bfc:	99 0f       	add	r25, r25
    1bfe:	82 95       	swap	r24
    1c00:	86 95       	lsr	r24
    1c02:	87 70       	andi	r24, 0x07	; 7
    1c04:	89 0f       	add	r24, r25
    1c06:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1c08:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c0a:	ef ee       	ldi	r30, 0xEF	; 239
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	8f 73       	andi	r24, 0x3F	; 63
    1c12:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c14:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c18:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c1a:	1c c0       	rjmp	.+56     	; 0x1c54 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1c1c:	80 e4       	ldi	r24, 0x40	; 64
    1c1e:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c20:	ef ee       	ldi	r30, 0xEF	; 239
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	8f 73       	andi	r24, 0x3F	; 63
    1c28:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c2a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c2e:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c30:	11 c0       	rjmp	.+34     	; 0x1c54 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1c32:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c34:	ef ee       	ldi	r30, 0xEF	; 239
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	8f 73       	andi	r24, 0x3F	; 63
    1c3c:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c3e:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1c42:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1c44:	07 c0       	rjmp	.+14     	; 0x1c54 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1c46:	82 e0       	ldi	r24, 0x02	; 2
    1c48:	05 c0       	rjmp	.+10     	; 0x1c54 <can_get_status+0x14e>
    1c4a:	82 e0       	ldi	r24, 0x02	; 2
    1c4c:	03 c0       	rjmp	.+6      	; 0x1c54 <can_get_status+0x14e>
    1c4e:	82 e0       	ldi	r24, 0x02	; 2
    1c50:	01 c0       	rjmp	.+2      	; 0x1c54 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1c52:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1c54:	df 91       	pop	r29
    1c56:	cf 91       	pop	r28
    1c58:	1f 91       	pop	r17
    1c5a:	ff 90       	pop	r15
    1c5c:	ef 90       	pop	r14
    1c5e:	08 95       	ret

00001c60 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1c60:	fc 01       	movw	r30, r24
    1c62:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1c64:	86 2f       	mov	r24, r22
    1c66:	64 e6       	ldi	r22, 0x64	; 100
    1c68:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1c6c:	48 2f       	mov	r20, r24
    1c6e:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1c70:	2a e0       	ldi	r18, 0x0A	; 10
    1c72:	83 2f       	mov	r24, r19
    1c74:	62 2f       	mov	r22, r18
    1c76:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1c7a:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1c7e:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1c80:	40 33       	cpi	r20, 0x30	; 48
    1c82:	31 f4       	brne	.+12     	; 0x1c90 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1c84:	90 33       	cpi	r25, 0x30	; 48
    1c86:	11 f0       	breq	.+4      	; 0x1c8c <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c88:	40 e2       	ldi	r20, 0x20	; 32
    1c8a:	02 c0       	rjmp	.+4      	; 0x1c90 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1c8c:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c8e:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1c90:	20 e2       	ldi	r18, 0x20	; 32
    1c92:	20 83       	st	Z, r18
    1c94:	21 83       	std	Z+1, r18	; 0x01
    1c96:	22 83       	std	Z+2, r18	; 0x02
    1c98:	23 83       	std	Z+3, r18	; 0x03
    1c9a:	24 83       	std	Z+4, r18	; 0x04
    1c9c:	25 83       	std	Z+5, r18	; 0x05
    1c9e:	26 83       	std	Z+6, r18	; 0x06
    1ca0:	27 83       	std	Z+7, r18	; 0x07
    1ca2:	40 87       	std	Z+8, r20	; 0x08
    1ca4:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1ca6:	83 2f       	mov	r24, r19
    1ca8:	6a e0       	ldi	r22, 0x0A	; 10
    1caa:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1cae:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1cb0:	92 87       	std	Z+10, r25	; 0x0a
    1cb2:	85 e2       	ldi	r24, 0x25	; 37
    1cb4:	83 87       	std	Z+11, r24	; 0x0b
    1cb6:	24 87       	std	Z+12, r18	; 0x0c
    1cb8:	25 87       	std	Z+13, r18	; 0x0d
    1cba:	26 87       	std	Z+14, r18	; 0x0e
    1cbc:	27 87       	std	Z+15, r18	; 0x0f
    1cbe:	20 8b       	std	Z+16, r18	; 0x10
    1cc0:	21 8b       	std	Z+17, r18	; 0x11
    1cc2:	22 8b       	std	Z+18, r18	; 0x12
    1cc4:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1cc6:	08 95       	ret

00001cc8 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1cc8:	cf 93       	push	r28
    1cca:	fc 01       	movw	r30, r24
    1ccc:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cce:	c4 e6       	ldi	r28, 0x64	; 100
    1cd0:	86 2f       	mov	r24, r22
    1cd2:	6c 2f       	mov	r22, r28
    1cd4:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1cd8:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cda:	80 83       	st	Z, r24
    1cdc:	be e2       	ldi	r27, 0x2E	; 46
    1cde:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ce0:	5a e0       	ldi	r21, 0x0A	; 10
    1ce2:	83 2f       	mov	r24, r19
    1ce4:	65 2f       	mov	r22, r21
    1ce6:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1cea:	39 2f       	mov	r19, r25
    1cec:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1cf0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1cf2:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cf4:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1cf6:	33 83       	std	Z+3, r19	; 0x03
    1cf8:	a6 e5       	ldi	r26, 0x56	; 86
    1cfa:	a4 83       	std	Z+4, r26	; 0x04
    1cfc:	30 e2       	ldi	r19, 0x20	; 32
    1cfe:	35 83       	std	Z+5, r19	; 0x05
    1d00:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d02:	84 2f       	mov	r24, r20
    1d04:	6c 2f       	mov	r22, r28
    1d06:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d0a:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d0c:	87 83       	std	Z+7, r24	; 0x07
    1d0e:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d10:	84 2f       	mov	r24, r20
    1d12:	65 2f       	mov	r22, r21
    1d14:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d18:	49 2f       	mov	r20, r25
    1d1a:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d1e:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d20:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d22:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d24:	42 87       	std	Z+10, r20	; 0x0a
    1d26:	a3 87       	std	Z+11, r26	; 0x0b
    1d28:	34 87       	std	Z+12, r19	; 0x0c
    1d2a:	35 87       	std	Z+13, r19	; 0x0d
    1d2c:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d2e:	82 2f       	mov	r24, r18
    1d30:	6c 2f       	mov	r22, r28
    1d32:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d36:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d38:	87 87       	std	Z+15, r24	; 0x0f
    1d3a:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d3c:	82 2f       	mov	r24, r18
    1d3e:	65 2f       	mov	r22, r21
    1d40:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d44:	29 2f       	mov	r18, r25
    1d46:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d4a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d4c:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d4e:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d50:	22 8b       	std	Z+18, r18	; 0x12
    1d52:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1d54:	cf 91       	pop	r28
    1d56:	08 95       	ret

00001d58 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d58:	1f 93       	push	r17
    1d5a:	cf 93       	push	r28
    1d5c:	df 93       	push	r29
    1d5e:	cd b7       	in	r28, 0x3d	; 61
    1d60:	de b7       	in	r29, 0x3e	; 62
    1d62:	64 97       	sbiw	r28, 0x14	; 20
    1d64:	0f b6       	in	r0, 0x3f	; 63
    1d66:	f8 94       	cli
    1d68:	de bf       	out	0x3e, r29	; 62
    1d6a:	0f be       	out	0x3f, r0	; 63
    1d6c:	cd bf       	out	0x3d, r28	; 61
    1d6e:	58 2f       	mov	r21, r24
    1d70:	19 2f       	mov	r17, r25
    1d72:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1d74:	ce 01       	movw	r24, r28
    1d76:	01 96       	adiw	r24, 0x01	; 1
    1d78:	e0 e0       	ldi	r30, 0x00	; 0
    1d7a:	f1 e0       	ldi	r31, 0x01	; 1
    1d7c:	24 e1       	ldi	r18, 0x14	; 20
    1d7e:	01 90       	ld	r0, Z+
    1d80:	dc 01       	movw	r26, r24
    1d82:	0d 92       	st	X+, r0
    1d84:	cd 01       	movw	r24, r26
    1d86:	21 50       	subi	r18, 0x01	; 1
    1d88:	d1 f7       	brne	.-12     	; 0x1d7e <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d8a:	84 2f       	mov	r24, r20
    1d8c:	6a e0       	ldi	r22, 0x0A	; 10
    1d8e:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d92:	b8 2f       	mov	r27, r24
    1d94:	6b e0       	ldi	r22, 0x0B	; 11
    1d96:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1d9a:	29 2f       	mov	r18, r25
    1d9c:	30 e0       	ldi	r19, 0x00	; 0
    1d9e:	12 16       	cp	r1, r18
    1da0:	13 06       	cpc	r1, r19
    1da2:	44 f0       	brlt	.+16     	; 0x1db4 <display_make_display_line_percent_bar+0x5c>
    1da4:	20 e0       	ldi	r18, 0x00	; 0
    1da6:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1da8:	fe 01       	movw	r30, r28
    1daa:	e2 0f       	add	r30, r18
    1dac:	f3 1f       	adc	r31, r19
    1dae:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1db0:	8a e2       	ldi	r24, 0x2A	; 42
    1db2:	0f c0       	rjmp	.+30     	; 0x1dd2 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1db4:	fe 01       	movw	r30, r28
    1db6:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1db8:	bf 01       	movw	r22, r30
    1dba:	69 0f       	add	r22, r25
    1dbc:	71 1d       	adc	r23, r1
    1dbe:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1dc0:	66 e1       	ldi	r22, 0x16	; 22
    1dc2:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1dc4:	e8 17       	cp	r30, r24
    1dc6:	f9 07       	cpc	r31, r25
    1dc8:	e1 f7       	brne	.-8      	; 0x1dc2 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dca:	2a 30       	cpi	r18, 0x0A	; 10
    1dcc:	31 05       	cpc	r19, r1
    1dce:	64 f3       	brlt	.-40     	; 0x1da8 <display_make_display_line_percent_bar+0x50>
    1dd0:	06 c0       	rjmp	.+12     	; 0x1dde <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1dd2:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dd4:	2f 5f       	subi	r18, 0xFF	; 255
    1dd6:	3f 4f       	sbci	r19, 0xFF	; 255
    1dd8:	2a 30       	cpi	r18, 0x0A	; 10
    1dda:	31 05       	cpc	r19, r1
    1ddc:	d4 f3       	brlt	.-12     	; 0x1dd2 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1dde:	44 56       	subi	r20, 0x64	; 100
    1de0:	44 36       	cpi	r20, 0x64	; 100
    1de2:	30 f4       	brcc	.+12     	; 0x1df0 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1de4:	fe 01       	movw	r30, r28
    1de6:	e2 0f       	add	r30, r18
    1de8:	f3 1f       	adc	r31, r19
    1dea:	81 e3       	ldi	r24, 0x31	; 49
    1dec:	86 83       	std	Z+6, r24	; 0x06
    1dee:	05 c0       	rjmp	.+10     	; 0x1dfa <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1df0:	fe 01       	movw	r30, r28
    1df2:	e2 0f       	add	r30, r18
    1df4:	f3 1f       	adc	r31, r19
    1df6:	80 e2       	ldi	r24, 0x20	; 32
    1df8:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1dfa:	fe 01       	movw	r30, r28
    1dfc:	e2 0f       	add	r30, r18
    1dfe:	f3 1f       	adc	r31, r19
    1e00:	8b 2f       	mov	r24, r27
    1e02:	6a e0       	ldi	r22, 0x0A	; 10
    1e04:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e08:	90 5d       	subi	r25, 0xD0	; 208
    1e0a:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1e0c:	fe 01       	movw	r30, r28
    1e0e:	e2 0f       	add	r30, r18
    1e10:	f3 1f       	adc	r31, r19
    1e12:	80 e3       	ldi	r24, 0x30	; 48
    1e14:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1e16:	85 e2       	ldi	r24, 0x25	; 37
    1e18:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1e1a:	e5 2f       	mov	r30, r21
    1e1c:	f1 2f       	mov	r31, r17
    1e1e:	de 01       	movw	r26, r28
    1e20:	11 96       	adiw	r26, 0x01	; 1
    1e22:	84 e1       	ldi	r24, 0x14	; 20
    1e24:	0d 90       	ld	r0, X+
    1e26:	01 92       	st	Z+, r0
    1e28:	81 50       	subi	r24, 0x01	; 1
    1e2a:	e1 f7       	brne	.-8      	; 0x1e24 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1e2c:	64 96       	adiw	r28, 0x14	; 20
    1e2e:	0f b6       	in	r0, 0x3f	; 63
    1e30:	f8 94       	cli
    1e32:	de bf       	out	0x3e, r29	; 62
    1e34:	0f be       	out	0x3f, r0	; 63
    1e36:	cd bf       	out	0x3d, r28	; 61
    1e38:	df 91       	pop	r29
    1e3a:	cf 91       	pop	r28
    1e3c:	1f 91       	pop	r17
    1e3e:	08 95       	ret

00001e40 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1e40:	cf 93       	push	r28
    1e42:	fc 01       	movw	r30, r24
    1e44:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e46:	c4 e6       	ldi	r28, 0x64	; 100
    1e48:	86 2f       	mov	r24, r22
    1e4a:	6c 2f       	mov	r22, r28
    1e4c:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e50:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e52:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e54:	5a e0       	ldi	r21, 0x0A	; 10
    1e56:	83 2f       	mov	r24, r19
    1e58:	65 2f       	mov	r22, r21
    1e5a:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e5e:	39 2f       	mov	r19, r25
    1e60:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e64:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e66:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e68:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e6a:	32 83       	std	Z+2, r19	; 0x02
    1e6c:	b0 eb       	ldi	r27, 0xB0	; 176
    1e6e:	b3 83       	std	Z+3, r27	; 0x03
    1e70:	a3 e4       	ldi	r26, 0x43	; 67
    1e72:	a4 83       	std	Z+4, r26	; 0x04
    1e74:	30 e2       	ldi	r19, 0x20	; 32
    1e76:	35 83       	std	Z+5, r19	; 0x05
    1e78:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e7a:	84 2f       	mov	r24, r20
    1e7c:	6c 2f       	mov	r22, r28
    1e7e:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e82:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e84:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e86:	84 2f       	mov	r24, r20
    1e88:	65 2f       	mov	r22, r21
    1e8a:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e8e:	49 2f       	mov	r20, r25
    1e90:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1e94:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e96:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e98:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e9a:	41 87       	std	Z+9, r20	; 0x09
    1e9c:	b2 87       	std	Z+10, r27	; 0x0a
    1e9e:	a3 87       	std	Z+11, r26	; 0x0b
    1ea0:	34 87       	std	Z+12, r19	; 0x0c
    1ea2:	35 87       	std	Z+13, r19	; 0x0d
    1ea4:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ea6:	82 2f       	mov	r24, r18
    1ea8:	6c 2f       	mov	r22, r28
    1eaa:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1eae:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eb0:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1eb2:	82 2f       	mov	r24, r18
    1eb4:	65 2f       	mov	r22, r21
    1eb6:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1eba:	29 2f       	mov	r18, r25
    1ebc:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1ec0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ec2:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ec4:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ec6:	21 8b       	std	Z+17, r18	; 0x11
    1ec8:	b2 8b       	std	Z+18, r27	; 0x12
    1eca:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1ecc:	cf 91       	pop	r28
    1ece:	08 95       	ret

00001ed0 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1ed0:	fc 01       	movw	r30, r24
    1ed2:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1ed4:	20 e2       	ldi	r18, 0x20	; 32
    1ed6:	20 83       	st	Z, r18
    1ed8:	21 83       	std	Z+1, r18	; 0x01
    1eda:	22 83       	std	Z+2, r18	; 0x02
    1edc:	23 83       	std	Z+3, r18	; 0x03
    1ede:	24 83       	std	Z+4, r18	; 0x04
    1ee0:	25 83       	std	Z+5, r18	; 0x05
    1ee2:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ee4:	86 2f       	mov	r24, r22
    1ee6:	64 e6       	ldi	r22, 0x64	; 100
    1ee8:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1eec:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eee:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ef0:	3a e0       	ldi	r19, 0x0A	; 10
    1ef2:	84 2f       	mov	r24, r20
    1ef4:	63 2f       	mov	r22, r19
    1ef6:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1efa:	49 2f       	mov	r20, r25
    1efc:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    1f00:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f02:	90 87       	std	Z+8, r25	; 0x08
    1f04:	8e e2       	ldi	r24, 0x2E	; 46
    1f06:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1f08:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f0a:	42 87       	std	Z+10, r20	; 0x0a
    1f0c:	86 e5       	ldi	r24, 0x56	; 86
    1f0e:	83 87       	std	Z+11, r24	; 0x0b
    1f10:	24 87       	std	Z+12, r18	; 0x0c
    1f12:	25 87       	std	Z+13, r18	; 0x0d
    1f14:	26 87       	std	Z+14, r18	; 0x0e
    1f16:	27 87       	std	Z+15, r18	; 0x0f
    1f18:	20 8b       	std	Z+16, r18	; 0x10
    1f1a:	21 8b       	std	Z+17, r18	; 0x11
    1f1c:	22 8b       	std	Z+18, r18	; 0x12
    1f1e:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1f20:	08 95       	ret

00001f22 <display_make_display_line_error_or_message>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1f22:	1f 93       	push	r17
    1f24:	cf 93       	push	r28
    1f26:	df 93       	push	r29
    1f28:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1f2a:	36 2f       	mov	r19, r22
    1f2c:	3a 50       	subi	r19, 0x0A	; 10
    1f2e:	3a 30       	cpi	r19, 0x0A	; 10
    1f30:	18 f0       	brcs	.+6      	; 0x1f38 <display_make_display_line_error_or_message+0x16>
    1f32:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1f34:	10 e0       	ldi	r17, 0x00	; 0
    1f36:	01 c0       	rjmp	.+2      	; 0x1f3a <display_make_display_line_error_or_message+0x18>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1f38:	11 e0       	ldi	r17, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1f3a:	e3 2f       	mov	r30, r19
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	e6 5b       	subi	r30, 0xB6	; 182
    1f40:	ff 4f       	sbci	r31, 0xFF	; 255
    1f42:	ee 0f       	add	r30, r30
    1f44:	ff 1f       	adc	r31, r31
    1f46:	05 90       	lpm	r0, Z+
    1f48:	f4 91       	lpm	r31, Z
    1f4a:	e0 2d       	mov	r30, r0
    1f4c:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1f4e:	fe 01       	movw	r30, r28
    1f50:	a8 e1       	ldi	r26, 0x18	; 24
    1f52:	b7 e0       	ldi	r27, 0x07	; 7
    1f54:	84 e1       	ldi	r24, 0x14	; 20
    1f56:	0d 90       	ld	r0, X+
    1f58:	01 92       	st	Z+, r0
    1f5a:	81 50       	subi	r24, 0x01	; 1
    1f5c:	e1 f7       	brne	.-8      	; 0x1f56 <display_make_display_line_error_or_message+0x34>
    1f5e:	5e c1       	rjmp	.+700    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1f60:	fe 01       	movw	r30, r28
    1f62:	a4 e0       	ldi	r26, 0x04	; 4
    1f64:	b7 e0       	ldi	r27, 0x07	; 7
    1f66:	84 e1       	ldi	r24, 0x14	; 20
    1f68:	0d 90       	ld	r0, X+
    1f6a:	01 92       	st	Z+, r0
    1f6c:	81 50       	subi	r24, 0x01	; 1
    1f6e:	e1 f7       	brne	.-8      	; 0x1f68 <display_make_display_line_error_or_message+0x46>
    1f70:	55 c1       	rjmp	.+682    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1f72:	fe 01       	movw	r30, r28
    1f74:	ac ed       	ldi	r26, 0xDC	; 220
    1f76:	b6 e0       	ldi	r27, 0x06	; 6
    1f78:	84 e1       	ldi	r24, 0x14	; 20
    1f7a:	0d 90       	ld	r0, X+
    1f7c:	01 92       	st	Z+, r0
    1f7e:	81 50       	subi	r24, 0x01	; 1
    1f80:	e1 f7       	brne	.-8      	; 0x1f7a <display_make_display_line_error_or_message+0x58>
    1f82:	4c c1       	rjmp	.+664    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1f84:	fe 01       	movw	r30, r28
    1f86:	a8 ec       	ldi	r26, 0xC8	; 200
    1f88:	b6 e0       	ldi	r27, 0x06	; 6
    1f8a:	84 e1       	ldi	r24, 0x14	; 20
    1f8c:	0d 90       	ld	r0, X+
    1f8e:	01 92       	st	Z+, r0
    1f90:	81 50       	subi	r24, 0x01	; 1
    1f92:	e1 f7       	brne	.-8      	; 0x1f8c <display_make_display_line_error_or_message+0x6a>
    1f94:	43 c1       	rjmp	.+646    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1f96:	fe 01       	movw	r30, r28
    1f98:	a4 eb       	ldi	r26, 0xB4	; 180
    1f9a:	b6 e0       	ldi	r27, 0x06	; 6
    1f9c:	84 e1       	ldi	r24, 0x14	; 20
    1f9e:	0d 90       	ld	r0, X+
    1fa0:	01 92       	st	Z+, r0
    1fa2:	81 50       	subi	r24, 0x01	; 1
    1fa4:	e1 f7       	brne	.-8      	; 0x1f9e <display_make_display_line_error_or_message+0x7c>
    1fa6:	3a c1       	rjmp	.+628    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_RELAY:
				memcpy(dpl,display_line_error_bms_relay,20);
    1fa8:	fe 01       	movw	r30, r28
    1faa:	a8 e2       	ldi	r26, 0x28	; 40
    1fac:	b6 e0       	ldi	r27, 0x06	; 6
    1fae:	84 e1       	ldi	r24, 0x14	; 20
    1fb0:	0d 90       	ld	r0, X+
    1fb2:	01 92       	st	Z+, r0
    1fb4:	81 50       	subi	r24, 0x01	; 1
    1fb6:	e1 f7       	brne	.-8      	; 0x1fb0 <display_make_display_line_error_or_message+0x8e>
    1fb8:	31 c1       	rjmp	.+610    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
				break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1fba:	fe 01       	movw	r30, r28
    1fbc:	a0 ea       	ldi	r26, 0xA0	; 160
    1fbe:	b6 e0       	ldi	r27, 0x06	; 6
    1fc0:	84 e1       	ldi	r24, 0x14	; 20
    1fc2:	0d 90       	ld	r0, X+
    1fc4:	01 92       	st	Z+, r0
    1fc6:	81 50       	subi	r24, 0x01	; 1
    1fc8:	e1 f7       	brne	.-8      	; 0x1fc2 <display_make_display_line_error_or_message+0xa0>
    1fca:	28 c1       	rjmp	.+592    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1fcc:	fe 01       	movw	r30, r28
    1fce:	ac e8       	ldi	r26, 0x8C	; 140
    1fd0:	b6 e0       	ldi	r27, 0x06	; 6
    1fd2:	84 e1       	ldi	r24, 0x14	; 20
    1fd4:	0d 90       	ld	r0, X+
    1fd6:	01 92       	st	Z+, r0
    1fd8:	81 50       	subi	r24, 0x01	; 1
    1fda:	e1 f7       	brne	.-8      	; 0x1fd4 <display_make_display_line_error_or_message+0xb2>
    1fdc:	1f c1       	rjmp	.+574    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1fde:	fe 01       	movw	r30, r28
    1fe0:	a8 e7       	ldi	r26, 0x78	; 120
    1fe2:	b6 e0       	ldi	r27, 0x06	; 6
    1fe4:	84 e1       	ldi	r24, 0x14	; 20
    1fe6:	0d 90       	ld	r0, X+
    1fe8:	01 92       	st	Z+, r0
    1fea:	81 50       	subi	r24, 0x01	; 1
    1fec:	e1 f7       	brne	.-8      	; 0x1fe6 <display_make_display_line_error_or_message+0xc4>
    1fee:	16 c1       	rjmp	.+556    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1ff0:	fe 01       	movw	r30, r28
    1ff2:	a4 e6       	ldi	r26, 0x64	; 100
    1ff4:	b6 e0       	ldi	r27, 0x06	; 6
    1ff6:	84 e1       	ldi	r24, 0x14	; 20
    1ff8:	0d 90       	ld	r0, X+
    1ffa:	01 92       	st	Z+, r0
    1ffc:	81 50       	subi	r24, 0x01	; 1
    1ffe:	e1 f7       	brne	.-8      	; 0x1ff8 <display_make_display_line_error_or_message+0xd6>
    2000:	0d c1       	rjmp	.+538    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;		
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_error_bms_undervoltage,20);
    2002:	fe 01       	movw	r30, r28
    2004:	ac ee       	ldi	r26, 0xEC	; 236
    2006:	b5 e0       	ldi	r27, 0x05	; 5
    2008:	84 e1       	ldi	r24, 0x14	; 20
    200a:	0d 90       	ld	r0, X+
    200c:	01 92       	st	Z+, r0
    200e:	81 50       	subi	r24, 0x01	; 1
    2010:	e1 f7       	brne	.-8      	; 0x200a <display_make_display_line_error_or_message+0xe8>
    2012:	04 c1       	rjmp	.+520    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_error_bms_overcurrent,20);
    2014:	fe 01       	movw	r30, r28
    2016:	a8 ed       	ldi	r26, 0xD8	; 216
    2018:	b5 e0       	ldi	r27, 0x05	; 5
    201a:	84 e1       	ldi	r24, 0x14	; 20
    201c:	0d 90       	ld	r0, X+
    201e:	01 92       	st	Z+, r0
    2020:	81 50       	subi	r24, 0x01	; 1
    2022:	e1 f7       	brne	.-8      	; 0x201c <display_make_display_line_error_or_message+0xfa>
    2024:	fb c0       	rjmp	.+502    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_error_bms_overtemp,20);
    2026:	fe 01       	movw	r30, r28
    2028:	a4 ec       	ldi	r26, 0xC4	; 196
    202a:	b5 e0       	ldi	r27, 0x05	; 5
    202c:	84 e1       	ldi	r24, 0x14	; 20
    202e:	0d 90       	ld	r0, X+
    2030:	01 92       	st	Z+, r0
    2032:	81 50       	subi	r24, 0x01	; 1
    2034:	e1 f7       	brne	.-8      	; 0x202e <display_make_display_line_error_or_message+0x10c>
    2036:	f2 c0       	rjmp	.+484    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_DISCHARGE_TEMP:
			memcpy(dpl,display_line_error_bms_dischargetemp,20);
    2038:	fe 01       	movw	r30, r28
    203a:	a0 eb       	ldi	r26, 0xB0	; 176
    203c:	b5 e0       	ldi	r27, 0x05	; 5
    203e:	84 e1       	ldi	r24, 0x14	; 20
    2040:	0d 90       	ld	r0, X+
    2042:	01 92       	st	Z+, r0
    2044:	81 50       	subi	r24, 0x01	; 1
    2046:	e1 f7       	brne	.-8      	; 0x2040 <display_make_display_line_error_or_message+0x11e>
    2048:	e9 c0       	rjmp	.+466    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_THROTTLE_FAIL:
			memcpy(dpl,display_line_throttle_fail,20);
    204a:	fe 01       	movw	r30, r28
    204c:	ac e9       	ldi	r26, 0x9C	; 156
    204e:	b5 e0       	ldi	r27, 0x05	; 5
    2050:	84 e1       	ldi	r24, 0x14	; 20
    2052:	0d 90       	ld	r0, X+
    2054:	01 92       	st	Z+, r0
    2056:	81 50       	subi	r24, 0x01	; 1
    2058:	e1 f7       	brne	.-8      	; 0x2052 <display_make_display_line_error_or_message+0x130>
    205a:	e0 c0       	rjmp	.+448    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BRAKE_FORCE_FAIL:
			memcpy(dpl,display_line_brake_force_fail,20);
    205c:	fe 01       	movw	r30, r28
    205e:	a8 e8       	ldi	r26, 0x88	; 136
    2060:	b5 e0       	ldi	r27, 0x05	; 5
    2062:	84 e1       	ldi	r24, 0x14	; 20
    2064:	0d 90       	ld	r0, X+
    2066:	01 92       	st	Z+, r0
    2068:	81 50       	subi	r24, 0x01	; 1
    206a:	e1 f7       	brne	.-8      	; 0x2064 <display_make_display_line_error_or_message+0x142>
    206c:	d7 c0       	rjmp	.+430    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    206e:	fe 01       	movw	r30, r28
    2070:	a4 e7       	ldi	r26, 0x74	; 116
    2072:	b5 e0       	ldi	r27, 0x05	; 5
    2074:	84 e1       	ldi	r24, 0x14	; 20
    2076:	0d 90       	ld	r0, X+
    2078:	01 92       	st	Z+, r0
    207a:	81 50       	subi	r24, 0x01	; 1
    207c:	e1 f7       	brne	.-8      	; 0x2076 <display_make_display_line_error_or_message+0x154>
    207e:	ce c0       	rjmp	.+412    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    2080:	fe 01       	movw	r30, r28
    2082:	a0 e6       	ldi	r26, 0x60	; 96
    2084:	b5 e0       	ldi	r27, 0x05	; 5
    2086:	84 e1       	ldi	r24, 0x14	; 20
    2088:	0d 90       	ld	r0, X+
    208a:	01 92       	st	Z+, r0
    208c:	81 50       	subi	r24, 0x01	; 1
    208e:	e1 f7       	brne	.-8      	; 0x2088 <display_make_display_line_error_or_message+0x166>
    2090:	c5 c0       	rjmp	.+394    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    2092:	fe 01       	movw	r30, r28
    2094:	ac e4       	ldi	r26, 0x4C	; 76
    2096:	b5 e0       	ldi	r27, 0x05	; 5
    2098:	84 e1       	ldi	r24, 0x14	; 20
    209a:	0d 90       	ld	r0, X+
    209c:	01 92       	st	Z+, r0
    209e:	81 50       	subi	r24, 0x01	; 1
    20a0:	e1 f7       	brne	.-8      	; 0x209a <display_make_display_line_error_or_message+0x178>
    20a2:	bc c0       	rjmp	.+376    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    20a4:	fe 01       	movw	r30, r28
    20a6:	a8 e3       	ldi	r26, 0x38	; 56
    20a8:	b5 e0       	ldi	r27, 0x05	; 5
    20aa:	84 e1       	ldi	r24, 0x14	; 20
    20ac:	0d 90       	ld	r0, X+
    20ae:	01 92       	st	Z+, r0
    20b0:	81 50       	subi	r24, 0x01	; 1
    20b2:	e1 f7       	brne	.-8      	; 0x20ac <display_make_display_line_error_or_message+0x18a>
    20b4:	b3 c0       	rjmp	.+358    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    20b6:	fe 01       	movw	r30, r28
    20b8:	a4 e2       	ldi	r26, 0x24	; 36
    20ba:	b5 e0       	ldi	r27, 0x05	; 5
    20bc:	84 e1       	ldi	r24, 0x14	; 20
    20be:	0d 90       	ld	r0, X+
    20c0:	01 92       	st	Z+, r0
    20c2:	81 50       	subi	r24, 0x01	; 1
    20c4:	e1 f7       	brne	.-8      	; 0x20be <display_make_display_line_error_or_message+0x19c>
    20c6:	aa c0       	rjmp	.+340    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    20c8:	fe 01       	movw	r30, r28
    20ca:	a0 e1       	ldi	r26, 0x10	; 16
    20cc:	b5 e0       	ldi	r27, 0x05	; 5
    20ce:	84 e1       	ldi	r24, 0x14	; 20
    20d0:	0d 90       	ld	r0, X+
    20d2:	01 92       	st	Z+, r0
    20d4:	81 50       	subi	r24, 0x01	; 1
    20d6:	e1 f7       	brne	.-8      	; 0x20d0 <display_make_display_line_error_or_message+0x1ae>
    20d8:	a1 c0       	rjmp	.+322    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    20da:	fe 01       	movw	r30, r28
    20dc:	ac ef       	ldi	r26, 0xFC	; 252
    20de:	b4 e0       	ldi	r27, 0x04	; 4
    20e0:	84 e1       	ldi	r24, 0x14	; 20
    20e2:	0d 90       	ld	r0, X+
    20e4:	01 92       	st	Z+, r0
    20e6:	81 50       	subi	r24, 0x01	; 1
    20e8:	e1 f7       	brne	.-8      	; 0x20e2 <display_make_display_line_error_or_message+0x1c0>
    20ea:	98 c0       	rjmp	.+304    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRp_meltdown:
			memcpy(dpl,display_line_error_airp_melt_down,20);
    20ec:	fe 01       	movw	r30, r28
    20ee:	a4 ed       	ldi	r26, 0xD4	; 212
    20f0:	b4 e0       	ldi	r27, 0x04	; 4
    20f2:	84 e1       	ldi	r24, 0x14	; 20
    20f4:	0d 90       	ld	r0, X+
    20f6:	01 92       	st	Z+, r0
    20f8:	81 50       	subi	r24, 0x01	; 1
    20fa:	e1 f7       	brne	.-8      	; 0x20f4 <display_make_display_line_error_or_message+0x1d2>
    20fc:	8f c0       	rjmp	.+286    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRn_meltdown:
			memcpy(dpl,display_line_error_airn_melt_down,20);
    20fe:	fe 01       	movw	r30, r28
    2100:	a0 ec       	ldi	r26, 0xC0	; 192
    2102:	b4 e0       	ldi	r27, 0x04	; 4
    2104:	84 e1       	ldi	r24, 0x14	; 20
    2106:	0d 90       	ld	r0, X+
    2108:	01 92       	st	Z+, r0
    210a:	81 50       	subi	r24, 0x01	; 1
    210c:	e1 f7       	brne	.-8      	; 0x2106 <display_make_display_line_error_or_message+0x1e4>
    210e:	86 c0       	rjmp	.+268    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRror:
			memcpy(dpl,display_line_error_air_ror,20);
    2110:	fe 01       	movw	r30, r28
    2112:	a8 ee       	ldi	r26, 0xE8	; 232
    2114:	b4 e0       	ldi	r27, 0x04	; 4
    2116:	84 e1       	ldi	r24, 0x14	; 20
    2118:	0d 90       	ld	r0, X+
    211a:	01 92       	st	Z+, r0
    211c:	81 50       	subi	r24, 0x01	; 1
    211e:	e1 f7       	brne	.-8      	; 0x2118 <display_make_display_line_error_or_message+0x1f6>
    2120:	7d c0       	rjmp	.+250    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    2122:	fe 01       	movw	r30, r28
    2124:	ac ea       	ldi	r26, 0xAC	; 172
    2126:	b4 e0       	ldi	r27, 0x04	; 4
    2128:	84 e1       	ldi	r24, 0x14	; 20
    212a:	0d 90       	ld	r0, X+
    212c:	01 92       	st	Z+, r0
    212e:	81 50       	subi	r24, 0x01	; 1
    2130:	e1 f7       	brne	.-8      	; 0x212a <display_make_display_line_error_or_message+0x208>
    2132:	74 c0       	rjmp	.+232    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    2134:	fe 01       	movw	r30, r28
    2136:	a8 e9       	ldi	r26, 0x98	; 152
    2138:	b4 e0       	ldi	r27, 0x04	; 4
    213a:	84 e1       	ldi	r24, 0x14	; 20
    213c:	0d 90       	ld	r0, X+
    213e:	01 92       	st	Z+, r0
    2140:	81 50       	subi	r24, 0x01	; 1
    2142:	e1 f7       	brne	.-8      	; 0x213c <display_make_display_line_error_or_message+0x21a>
    2144:	6b c0       	rjmp	.+214    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharging,20);
    2146:	fe 01       	movw	r30, r28
    2148:	a4 e8       	ldi	r26, 0x84	; 132
    214a:	b4 e0       	ldi	r27, 0x04	; 4
    214c:	84 e1       	ldi	r24, 0x14	; 20
    214e:	0d 90       	ld	r0, X+
    2150:	01 92       	st	Z+, r0
    2152:	81 50       	subi	r24, 0x01	; 1
    2154:	e1 f7       	brne	.-8      	; 0x214e <display_make_display_line_error_or_message+0x22c>
    2156:	62 c0       	rjmp	.+196    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGED:
			memcpy(dpl,display_line_message_precharged,20);
    2158:	fe 01       	movw	r30, r28
    215a:	a0 e7       	ldi	r26, 0x70	; 112
    215c:	b4 e0       	ldi	r27, 0x04	; 4
    215e:	84 e1       	ldi	r24, 0x14	; 20
    2160:	0d 90       	ld	r0, X+
    2162:	01 92       	st	Z+, r0
    2164:	81 50       	subi	r24, 0x01	; 1
    2166:	e1 f7       	brne	.-8      	; 0x2160 <display_make_display_line_error_or_message+0x23e>
    2168:	59 c0       	rjmp	.+178    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_precharged,20);
    216a:	fe 01       	movw	r30, r28
    216c:	a0 e7       	ldi	r26, 0x70	; 112
    216e:	b4 e0       	ldi	r27, 0x04	; 4
    2170:	84 e1       	ldi	r24, 0x14	; 20
    2172:	0d 90       	ld	r0, X+
    2174:	01 92       	st	Z+, r0
    2176:	81 50       	subi	r24, 0x01	; 1
    2178:	e1 f7       	brne	.-8      	; 0x2172 <display_make_display_line_error_or_message+0x250>
    217a:	50 c0       	rjmp	.+160    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    217c:	fe 01       	movw	r30, r28
    217e:	a8 e4       	ldi	r26, 0x48	; 72
    2180:	b4 e0       	ldi	r27, 0x04	; 4
    2182:	84 e1       	ldi	r24, 0x14	; 20
    2184:	0d 90       	ld	r0, X+
    2186:	01 92       	st	Z+, r0
    2188:	81 50       	subi	r24, 0x01	; 1
    218a:	e1 f7       	brne	.-8      	; 0x2184 <display_make_display_line_error_or_message+0x262>
    218c:	47 c0       	rjmp	.+142    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MANUAL_MC:
			memcpy(dpl,display_line_message_manual_mc,20);
    218e:	fe 01       	movw	r30, r28
    2190:	a4 e3       	ldi	r26, 0x34	; 52
    2192:	b4 e0       	ldi	r27, 0x04	; 4
    2194:	84 e1       	ldi	r24, 0x14	; 20
    2196:	0d 90       	ld	r0, X+
    2198:	01 92       	st	Z+, r0
    219a:	81 50       	subi	r24, 0x01	; 1
    219c:	e1 f7       	brne	.-8      	; 0x2196 <display_make_display_line_error_or_message+0x274>
    219e:	3e c0       	rjmp	.+124    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_ONLY:
			memcpy(dpl,display_line_message_precharge_only,20);
    21a0:	fe 01       	movw	r30, r28
    21a2:	a0 e2       	ldi	r26, 0x20	; 32
    21a4:	b4 e0       	ldi	r27, 0x04	; 4
    21a6:	84 e1       	ldi	r24, 0x14	; 20
    21a8:	0d 90       	ld	r0, X+
    21aa:	01 92       	st	Z+, r0
    21ac:	81 50       	subi	r24, 0x01	; 1
    21ae:	e1 f7       	brne	.-8      	; 0x21a8 <display_make_display_line_error_or_message+0x286>
    21b0:	35 c0       	rjmp	.+106    	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    21b2:	fe 01       	movw	r30, r28
    21b4:	ac e0       	ldi	r26, 0x0C	; 12
    21b6:	b4 e0       	ldi	r27, 0x04	; 4
    21b8:	84 e1       	ldi	r24, 0x14	; 20
    21ba:	0d 90       	ld	r0, X+
    21bc:	01 92       	st	Z+, r0
    21be:	81 50       	subi	r24, 0x01	; 1
    21c0:	e1 f7       	brne	.-8      	; 0x21ba <display_make_display_line_error_or_message+0x298>
    21c2:	2c c0       	rjmp	.+88     	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    21c4:	fe 01       	movw	r30, r28
    21c6:	a8 ef       	ldi	r26, 0xF8	; 248
    21c8:	b3 e0       	ldi	r27, 0x03	; 3
    21ca:	84 e1       	ldi	r24, 0x14	; 20
    21cc:	0d 90       	ld	r0, X+
    21ce:	01 92       	st	Z+, r0
    21d0:	81 50       	subi	r24, 0x01	; 1
    21d2:	e1 f7       	brne	.-8      	; 0x21cc <display_make_display_line_error_or_message+0x2aa>
    21d4:	23 c0       	rjmp	.+70     	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_precharge_fail,20);
    21d6:	fe 01       	movw	r30, r28
    21d8:	a4 ee       	ldi	r26, 0xE4	; 228
    21da:	b3 e0       	ldi	r27, 0x03	; 3
    21dc:	84 e1       	ldi	r24, 0x14	; 20
    21de:	0d 90       	ld	r0, X+
    21e0:	01 92       	st	Z+, r0
    21e2:	81 50       	subi	r24, 0x01	; 1
    21e4:	e1 f7       	brne	.-8      	; 0x21de <display_make_display_line_error_or_message+0x2bc>
    21e6:	1a c0       	rjmp	.+52     	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MC_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    21e8:	fe 01       	movw	r30, r28
    21ea:	a0 ed       	ldi	r26, 0xD0	; 208
    21ec:	b3 e0       	ldi	r27, 0x03	; 3
    21ee:	84 e1       	ldi	r24, 0x14	; 20
    21f0:	0d 90       	ld	r0, X+
    21f2:	01 92       	st	Z+, r0
    21f4:	81 50       	subi	r24, 0x01	; 1
    21f6:	e1 f7       	brne	.-8      	; 0x21f0 <display_make_display_line_error_or_message+0x2ce>
    21f8:	11 c0       	rjmp	.+34     	; 0x221c <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_BOOT_UP:
				memcpy(dpl,display_line_message_boot_up,20);
    21fa:	fe 01       	movw	r30, r28
    21fc:	ac eb       	ldi	r26, 0xBC	; 188
    21fe:	b3 e0       	ldi	r27, 0x03	; 3
    2200:	84 e1       	ldi	r24, 0x14	; 20
    2202:	0d 90       	ld	r0, X+
    2204:	01 92       	st	Z+, r0
    2206:	81 50       	subi	r24, 0x01	; 1
    2208:	e1 f7       	brne	.-8      	; 0x2202 <display_make_display_line_error_or_message+0x2e0>
    220a:	08 c0       	rjmp	.+16     	; 0x221c <display_make_display_line_error_or_message+0x2fa>
				break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    220c:	fe 01       	movw	r30, r28
    220e:	a0 ef       	ldi	r26, 0xF0	; 240
    2210:	b6 e0       	ldi	r27, 0x06	; 6
    2212:	84 e1       	ldi	r24, 0x14	; 20
    2214:	0d 90       	ld	r0, X+
    2216:	01 92       	st	Z+, r0
    2218:	81 50       	subi	r24, 0x01	; 1
    221a:	e1 f7       	brne	.-8      	; 0x2214 <display_make_display_line_error_or_message+0x2f2>
		break;
	}
	
	if(bpd){
    221c:	11 23       	and	r17, r17
    221e:	11 f0       	breq	.+4      	; 0x2224 <display_make_display_line_error_or_message+0x302>
		dpl[19]='P';
		dpl[19]='+';		
    2220:	8b e2       	ldi	r24, 0x2B	; 43
    2222:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	if((code>23)&&(code<30)){ // General BMS ERROR
    2224:	83 2f       	mov	r24, r19
    2226:	88 51       	subi	r24, 0x18	; 24
    2228:	86 30       	cpi	r24, 0x06	; 6
    222a:	40 f4       	brcc	.+16     	; 0x223c <display_make_display_line_error_or_message+0x31a>
			memcpy(dpl,display_line_error_bms,20);
    222c:	de 01       	movw	r26, r28
    222e:	ec e3       	ldi	r30, 0x3C	; 60
    2230:	f6 e0       	ldi	r31, 0x06	; 6
    2232:	84 e1       	ldi	r24, 0x14	; 20
    2234:	01 90       	ld	r0, Z+
    2236:	0d 92       	st	X+, r0
    2238:	81 50       	subi	r24, 0x01	; 1
    223a:	e1 f7       	brne	.-8      	; 0x2234 <display_make_display_line_error_or_message+0x312>
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    223c:	83 2f       	mov	r24, r19
    223e:	6a e0       	ldi	r22, 0x0A	; 10
    2240:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2244:	28 2f       	mov	r18, r24
    2246:	48 2f       	mov	r20, r24
    2248:	50 e0       	ldi	r21, 0x00	; 0
    224a:	ca 01       	movw	r24, r20
    224c:	88 0f       	add	r24, r24
    224e:	99 1f       	adc	r25, r25
    2250:	ac 01       	movw	r20, r24
    2252:	44 0f       	add	r20, r20
    2254:	55 1f       	adc	r21, r21
    2256:	44 0f       	add	r20, r20
    2258:	55 1f       	adc	r21, r21
    225a:	84 0f       	add	r24, r20
    225c:	95 1f       	adc	r25, r21
    225e:	88 32       	cpi	r24, 0x28	; 40
    2260:	91 05       	cpc	r25, r1
    2262:	79 f0       	breq	.+30     	; 0x2282 <display_make_display_line_error_or_message+0x360>
    2264:	82 33       	cpi	r24, 0x32	; 50
    2266:	91 05       	cpc	r25, r1
    2268:	a9 f0       	breq	.+42     	; 0x2294 <display_make_display_line_error_or_message+0x372>
    226a:	8e 31       	cpi	r24, 0x1E	; 30
    226c:	91 05       	cpc	r25, r1
    226e:	d1 f4       	brne	.+52     	; 0x22a4 <display_make_display_line_error_or_message+0x382>
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    2270:	de 01       	movw	r26, r28
    2272:	e4 e1       	ldi	r30, 0x14	; 20
    2274:	f6 e0       	ldi	r31, 0x06	; 6
    2276:	84 e1       	ldi	r24, 0x14	; 20
    2278:	01 90       	ld	r0, Z+
    227a:	0d 92       	st	X+, r0
    227c:	81 50       	subi	r24, 0x01	; 1
    227e:	e1 f7       	brne	.-8      	; 0x2278 <display_make_display_line_error_or_message+0x356>
    2280:	11 c0       	rjmp	.+34     	; 0x22a4 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    2282:	de 01       	movw	r26, r28
    2284:	e0 e0       	ldi	r30, 0x00	; 0
    2286:	f6 e0       	ldi	r31, 0x06	; 6
    2288:	84 e1       	ldi	r24, 0x14	; 20
    228a:	01 90       	ld	r0, Z+
    228c:	0d 92       	st	X+, r0
    228e:	81 50       	subi	r24, 0x01	; 1
    2290:	e1 f7       	brne	.-8      	; 0x228a <display_make_display_line_error_or_message+0x368>
    2292:	08 c0       	rjmp	.+16     	; 0x22a4 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    2294:	de 01       	movw	r26, r28
    2296:	e0 e0       	ldi	r30, 0x00	; 0
    2298:	f6 e0       	ldi	r31, 0x06	; 6
    229a:	84 e1       	ldi	r24, 0x14	; 20
    229c:	01 90       	ld	r0, Z+
    229e:	0d 92       	st	X+, r0
    22a0:	81 50       	subi	r24, 0x01	; 1
    22a2:	e1 f7       	brne	.-8      	; 0x229c <display_make_display_line_error_or_message+0x37a>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    22a4:	83 2f       	mov	r24, r19
    22a6:	64 e6       	ldi	r22, 0x64	; 100
    22a8:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    22ac:	80 5d       	subi	r24, 0xD0	; 208
    22ae:	89 83       	std	Y+1, r24	; 0x01
	if(bpd){
    22b0:	11 23       	and	r17, r17
    22b2:	19 f0       	breq	.+6      	; 0x22ba <display_make_display_line_error_or_message+0x398>
		dpl[2]='1';
    22b4:	81 e3       	ldi	r24, 0x31	; 49
    22b6:	8a 83       	std	Y+2, r24	; 0x02
    22b8:	06 c0       	rjmp	.+12     	; 0x22c6 <display_make_display_line_error_or_message+0x3a4>
	}else{
		dpl[2]=GET_DEC_POS2_ERROR(code);
    22ba:	82 2f       	mov	r24, r18
    22bc:	6a e0       	ldi	r22, 0x0A	; 10
    22be:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    22c2:	90 5d       	subi	r25, 0xD0	; 208
    22c4:	9a 83       	std	Y+2, r25	; 0x02
	}	
	dpl[3]=GET_DEC_POS1_ERROR(code);
    22c6:	83 2f       	mov	r24, r19
    22c8:	6a e0       	ldi	r22, 0x0A	; 10
    22ca:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    22ce:	90 5d       	subi	r25, 0xD0	; 208
    22d0:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    22d2:	df 91       	pop	r29
    22d4:	cf 91       	pop	r28
    22d6:	1f 91       	pop	r17
    22d8:	08 95       	ret

000022da <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    22da:	fc 01       	movw	r30, r24
    22dc:	e6 0f       	add	r30, r22
    22de:	f1 1d       	adc	r31, r1
    22e0:	40 5d       	subi	r20, 0xD0	; 208
    22e2:	40 83       	st	Z, r20

	
}	
    22e4:	08 95       	ret

000022e6 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    22e6:	cf 93       	push	r28
    22e8:	df 93       	push	r29
    22ea:	cd b7       	in	r28, 0x3d	; 61
    22ec:	de b7       	in	r29, 0x3e	; 62
    22ee:	64 97       	sbiw	r28, 0x14	; 20
    22f0:	0f b6       	in	r0, 0x3f	; 63
    22f2:	f8 94       	cli
    22f4:	de bf       	out	0x3e, r29	; 62
    22f6:	0f be       	out	0x3f, r0	; 63
    22f8:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    22fa:	de 01       	movw	r26, r28
    22fc:	11 96       	adiw	r26, 0x01	; 1
    22fe:	e4 e1       	ldi	r30, 0x14	; 20
    2300:	f1 e0       	ldi	r31, 0x01	; 1
    2302:	24 e1       	ldi	r18, 0x14	; 20
    2304:	01 90       	ld	r0, Z+
    2306:	0d 92       	st	X+, r0
    2308:	21 50       	subi	r18, 0x01	; 1
    230a:	e1 f7       	brne	.-8      	; 0x2304 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    230c:	e8 2f       	mov	r30, r24
    230e:	f9 2f       	mov	r31, r25
    2310:	de 01       	movw	r26, r28
    2312:	11 96       	adiw	r26, 0x01	; 1
    2314:	84 e1       	ldi	r24, 0x14	; 20
    2316:	0d 90       	ld	r0, X+
    2318:	01 92       	st	Z+, r0
    231a:	81 50       	subi	r24, 0x01	; 1
    231c:	e1 f7       	brne	.-8      	; 0x2316 <display_make_display_line_blank+0x30>
}
    231e:	64 96       	adiw	r28, 0x14	; 20
    2320:	0f b6       	in	r0, 0x3f	; 63
    2322:	f8 94       	cli
    2324:	de bf       	out	0x3e, r29	; 62
    2326:	0f be       	out	0x3f, r0	; 63
    2328:	cd bf       	out	0x3d, r28	; 61
    232a:	df 91       	pop	r29
    232c:	cf 91       	pop	r28
    232e:	08 95       	ret

00002330 <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    2330:	62 30       	cpi	r22, 0x02	; 2
    2332:	21 f1       	breq	.+72     	; 0x237c <display_make_display_line_select_player+0x4c>
    2334:	63 30       	cpi	r22, 0x03	; 3
    2336:	30 f4       	brcc	.+12     	; 0x2344 <display_make_display_line_select_player+0x14>
    2338:	66 23       	and	r22, r22
    233a:	61 f0       	breq	.+24     	; 0x2354 <display_make_display_line_select_player+0x24>
    233c:	61 30       	cpi	r22, 0x01	; 1
    233e:	09 f0       	breq	.+2      	; 0x2342 <display_make_display_line_select_player+0x12>
    2340:	44 c0       	rjmp	.+136    	; 0x23ca <display_make_display_line_select_player+0x9a>
    2342:	12 c0       	rjmp	.+36     	; 0x2368 <display_make_display_line_select_player+0x38>
    2344:	64 30       	cpi	r22, 0x04	; 4
    2346:	71 f1       	breq	.+92     	; 0x23a4 <display_make_display_line_select_player+0x74>
    2348:	64 30       	cpi	r22, 0x04	; 4
    234a:	10 f1       	brcs	.+68     	; 0x2390 <display_make_display_line_select_player+0x60>
    234c:	65 30       	cpi	r22, 0x05	; 5
    234e:	09 f0       	breq	.+2      	; 0x2352 <display_make_display_line_select_player+0x22>
    2350:	3c c0       	rjmp	.+120    	; 0x23ca <display_make_display_line_select_player+0x9a>
    2352:	32 c0       	rjmp	.+100    	; 0x23b8 <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    2354:	e8 2f       	mov	r30, r24
    2356:	f9 2f       	mov	r31, r25
    2358:	a4 eb       	ldi	r26, 0xB4	; 180
    235a:	b1 e0       	ldi	r27, 0x01	; 1
    235c:	84 e1       	ldi	r24, 0x14	; 20
    235e:	0d 90       	ld	r0, X+
    2360:	01 92       	st	Z+, r0
    2362:	81 50       	subi	r24, 0x01	; 1
    2364:	e1 f7       	brne	.-8      	; 0x235e <display_make_display_line_select_player+0x2e>
    2366:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    2368:	e8 2f       	mov	r30, r24
    236a:	f9 2f       	mov	r31, r25
    236c:	a0 ea       	ldi	r26, 0xA0	; 160
    236e:	b1 e0       	ldi	r27, 0x01	; 1
    2370:	84 e1       	ldi	r24, 0x14	; 20
    2372:	0d 90       	ld	r0, X+
    2374:	01 92       	st	Z+, r0
    2376:	81 50       	subi	r24, 0x01	; 1
    2378:	e1 f7       	brne	.-8      	; 0x2372 <display_make_display_line_select_player+0x42>
    237a:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    237c:	e8 2f       	mov	r30, r24
    237e:	f9 2f       	mov	r31, r25
    2380:	a8 ec       	ldi	r26, 0xC8	; 200
    2382:	b1 e0       	ldi	r27, 0x01	; 1
    2384:	84 e1       	ldi	r24, 0x14	; 20
    2386:	0d 90       	ld	r0, X+
    2388:	01 92       	st	Z+, r0
    238a:	81 50       	subi	r24, 0x01	; 1
    238c:	e1 f7       	brne	.-8      	; 0x2386 <display_make_display_line_select_player+0x56>
    238e:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    2390:	e8 2f       	mov	r30, r24
    2392:	f9 2f       	mov	r31, r25
    2394:	a8 e7       	ldi	r26, 0x78	; 120
    2396:	b1 e0       	ldi	r27, 0x01	; 1
    2398:	84 e1       	ldi	r24, 0x14	; 20
    239a:	0d 90       	ld	r0, X+
    239c:	01 92       	st	Z+, r0
    239e:	81 50       	subi	r24, 0x01	; 1
    23a0:	e1 f7       	brne	.-8      	; 0x239a <display_make_display_line_select_player+0x6a>
    23a2:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    23a4:	e8 2f       	mov	r30, r24
    23a6:	f9 2f       	mov	r31, r25
    23a8:	a4 e6       	ldi	r26, 0x64	; 100
    23aa:	b1 e0       	ldi	r27, 0x01	; 1
    23ac:	84 e1       	ldi	r24, 0x14	; 20
    23ae:	0d 90       	ld	r0, X+
    23b0:	01 92       	st	Z+, r0
    23b2:	81 50       	subi	r24, 0x01	; 1
    23b4:	e1 f7       	brne	.-8      	; 0x23ae <display_make_display_line_select_player+0x7e>
    23b6:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    23b8:	e8 2f       	mov	r30, r24
    23ba:	f9 2f       	mov	r31, r25
    23bc:	ac e8       	ldi	r26, 0x8C	; 140
    23be:	b1 e0       	ldi	r27, 0x01	; 1
    23c0:	84 e1       	ldi	r24, 0x14	; 20
    23c2:	0d 90       	ld	r0, X+
    23c4:	01 92       	st	Z+, r0
    23c6:	81 50       	subi	r24, 0x01	; 1
    23c8:	e1 f7       	brne	.-8      	; 0x23c2 <display_make_display_line_select_player+0x92>
    23ca:	08 95       	ret

000023cc <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    23cc:	0f 93       	push	r16
    23ce:	1f 93       	push	r17
    23d0:	cf 93       	push	r28
    23d2:	df 93       	push	r29
    23d4:	cd b7       	in	r28, 0x3d	; 61
    23d6:	de b7       	in	r29, 0x3e	; 62
    23d8:	64 97       	sbiw	r28, 0x14	; 20
    23da:	0f b6       	in	r0, 0x3f	; 63
    23dc:	f8 94       	cli
    23de:	de bf       	out	0x3e, r29	; 62
    23e0:	0f be       	out	0x3f, r0	; 63
    23e2:	cd bf       	out	0x3d, r28	; 61
    23e4:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    23e6:	65 36       	cpi	r22, 0x65	; 101
    23e8:	88 f5       	brcc	.+98     	; 0x244c <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    23ea:	44 e6       	ldi	r20, 0x64	; 100
    23ec:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    23ee:	9e 01       	movw	r18, r28
    23f0:	2f 5f       	subi	r18, 0xFF	; 255
    23f2:	3f 4f       	sbci	r19, 0xFF	; 255
    23f4:	a8 e2       	ldi	r26, 0x28	; 40
    23f6:	b1 e0       	ldi	r27, 0x01	; 1
    23f8:	84 e1       	ldi	r24, 0x14	; 20
    23fa:	0d 90       	ld	r0, X+
    23fc:	f9 01       	movw	r30, r18
    23fe:	01 92       	st	Z+, r0
    2400:	9f 01       	movw	r18, r30
    2402:	81 50       	subi	r24, 0x01	; 1
    2404:	d1 f7       	brne	.-12     	; 0x23fa <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2406:	98 01       	movw	r18, r16
    2408:	de 01       	movw	r26, r28
    240a:	11 96       	adiw	r26, 0x01	; 1
    240c:	84 e1       	ldi	r24, 0x14	; 20
    240e:	0d 90       	ld	r0, X+
    2410:	f9 01       	movw	r30, r18
    2412:	01 92       	st	Z+, r0
    2414:	9f 01       	movw	r18, r30
    2416:	81 50       	subi	r24, 0x01	; 1
    2418:	d1 f7       	brne	.-12     	; 0x240e <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    241a:	2a e0       	ldi	r18, 0x0A	; 10
    241c:	86 2f       	mov	r24, r22
    241e:	62 2f       	mov	r22, r18
    2420:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2424:	39 2f       	mov	r19, r25
    2426:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    242a:	89 2f       	mov	r24, r25
    242c:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    242e:	f8 01       	movw	r30, r16
    2430:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    2432:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2434:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    2436:	84 2f       	mov	r24, r20
    2438:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    243c:	39 2f       	mov	r19, r25
    243e:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2442:	89 2f       	mov	r24, r25
    2444:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2446:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    2448:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    244a:	31 8b       	std	Z+17, r19	; 0x11
	
}
    244c:	64 96       	adiw	r28, 0x14	; 20
    244e:	0f b6       	in	r0, 0x3f	; 63
    2450:	f8 94       	cli
    2452:	de bf       	out	0x3e, r29	; 62
    2454:	0f be       	out	0x3f, r0	; 63
    2456:	cd bf       	out	0x3d, r28	; 61
    2458:	df 91       	pop	r29
    245a:	cf 91       	pop	r28
    245c:	1f 91       	pop	r17
    245e:	0f 91       	pop	r16
    2460:	08 95       	ret

00002462 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    2462:	cf 92       	push	r12
    2464:	df 92       	push	r13
    2466:	ef 92       	push	r14
    2468:	ff 92       	push	r15
    246a:	0f 93       	push	r16
    246c:	1f 93       	push	r17
    246e:	cf 93       	push	r28
    2470:	df 93       	push	r29
    2472:	cd b7       	in	r28, 0x3d	; 61
    2474:	de b7       	in	r29, 0x3e	; 62
    2476:	64 97       	sbiw	r28, 0x14	; 20
    2478:	0f b6       	in	r0, 0x3f	; 63
    247a:	f8 94       	cli
    247c:	de bf       	out	0x3e, r29	; 62
    247e:	0f be       	out	0x3f, r0	; 63
    2480:	cd bf       	out	0x3d, r28	; 61
    2482:	f8 2e       	mov	r15, r24
    2484:	e9 2e       	mov	r14, r25
    2486:	9b 01       	movw	r18, r22
    2488:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    248a:	04 e6       	ldi	r16, 0x64	; 100
    248c:	10 e0       	ldi	r17, 0x00	; 0
    248e:	cb 01       	movw	r24, r22
    2490:	b8 01       	movw	r22, r16
    2492:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    2496:	46 2f       	mov	r20, r22
    2498:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    249a:	ea e0       	ldi	r30, 0x0A	; 10
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	c9 01       	movw	r24, r18
    24a0:	bf 01       	movw	r22, r30
    24a2:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    24a6:	cb 01       	movw	r24, r22
    24a8:	bf 01       	movw	r22, r30
    24aa:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    24ae:	38 2f       	mov	r19, r24
    24b0:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    24b2:	c6 01       	movw	r24, r12
    24b4:	b8 01       	movw	r22, r16
    24b6:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    24ba:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    24bc:	40 33       	cpi	r20, 0x30	; 48
    24be:	21 f4       	brne	.+8      	; 0x24c8 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    24c0:	30 33       	cpi	r19, 0x30	; 48
    24c2:	21 f0       	breq	.+8      	; 0x24cc <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    24c4:	80 e2       	ldi	r24, 0x20	; 32
    24c6:	04 c0       	rjmp	.+8      	; 0x24d0 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    24c8:	84 2f       	mov	r24, r20
    24ca:	02 c0       	rjmp	.+4      	; 0x24d0 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    24cc:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    24ce:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    24d0:	60 33       	cpi	r22, 0x30	; 48
    24d2:	09 f4       	brne	.+2      	; 0x24d6 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    24d4:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    24d6:	20 e2       	ldi	r18, 0x20	; 32
    24d8:	29 83       	std	Y+1, r18	; 0x01
    24da:	8a 83       	std	Y+2, r24	; 0x02
    24dc:	3b 83       	std	Y+3, r19	; 0x03
    24de:	4c 83       	std	Y+4, r20	; 0x04
    24e0:	40 eb       	ldi	r20, 0xB0	; 176
    24e2:	4d 83       	std	Y+5, r20	; 0x05
    24e4:	33 e4       	ldi	r19, 0x43	; 67
    24e6:	3e 83       	std	Y+6, r19	; 0x06
    24e8:	2f 83       	std	Y+7, r18	; 0x07
    24ea:	28 87       	std	Y+8, r18	; 0x08
    24ec:	29 87       	std	Y+9, r18	; 0x09
    24ee:	2a 87       	std	Y+10, r18	; 0x0a
    24f0:	2b 87       	std	Y+11, r18	; 0x0b
    24f2:	2c 87       	std	Y+12, r18	; 0x0c
    24f4:	2d 87       	std	Y+13, r18	; 0x0d
    24f6:	2e 87       	std	Y+14, r18	; 0x0e
    24f8:	6f 87       	std	Y+15, r22	; 0x0f
    24fa:	68 8b       	std	Y+16, r22	; 0x10
    24fc:	c6 01       	movw	r24, r12
    24fe:	6a e0       	ldi	r22, 0x0A	; 10
    2500:	70 e0       	ldi	r23, 0x00	; 0
    2502:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    2506:	80 5d       	subi	r24, 0xD0	; 208
    2508:	89 8b       	std	Y+17, r24	; 0x11
    250a:	4a 8b       	std	Y+18, r20	; 0x12
    250c:	3b 8b       	std	Y+19, r19	; 0x13
    250e:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    2510:	ef 2d       	mov	r30, r15
    2512:	fe 2d       	mov	r31, r14
    2514:	de 01       	movw	r26, r28
    2516:	11 96       	adiw	r26, 0x01	; 1
    2518:	84 e1       	ldi	r24, 0x14	; 20
    251a:	0d 90       	ld	r0, X+
    251c:	01 92       	st	Z+, r0
    251e:	81 50       	subi	r24, 0x01	; 1
    2520:	e1 f7       	brne	.-8      	; 0x251a <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    2522:	64 96       	adiw	r28, 0x14	; 20
    2524:	0f b6       	in	r0, 0x3f	; 63
    2526:	f8 94       	cli
    2528:	de bf       	out	0x3e, r29	; 62
    252a:	0f be       	out	0x3f, r0	; 63
    252c:	cd bf       	out	0x3d, r28	; 61
    252e:	df 91       	pop	r29
    2530:	cf 91       	pop	r28
    2532:	1f 91       	pop	r17
    2534:	0f 91       	pop	r16
    2536:	ff 90       	pop	r15
    2538:	ef 90       	pop	r14
    253a:	df 90       	pop	r13
    253c:	cf 90       	pop	r12
    253e:	08 95       	ret

00002540 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    2540:	cf 93       	push	r28
    2542:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2544:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    2546:	8a ef       	ldi	r24, 0xFA	; 250
    2548:	0e 94 ca 17 	call	0x2f94	; 0x2f94 <spi_putchar>
	spi_putchar(data);
    254c:	8c 2f       	mov	r24, r28
    254e:	0e 94 ca 17 	call	0x2f94	; 0x2f94 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2552:	28 9a       	sbi	0x05, 0	; 5
}
    2554:	cf 91       	pop	r28
    2556:	08 95       	ret

00002558 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    2558:	cf 93       	push	r28
    255a:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    255c:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    255e:	88 ef       	ldi	r24, 0xF8	; 248
    2560:	0e 94 ca 17 	call	0x2f94	; 0x2f94 <spi_putchar>
	spi_putchar(inst);
    2564:	8c 2f       	mov	r24, r28
    2566:	0e 94 ca 17 	call	0x2f94	; 0x2f94 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    256a:	28 9a       	sbi	0x05, 0	; 5
}
    256c:	cf 91       	pop	r28
    256e:	08 95       	ret

00002570 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    2570:	ef 92       	push	r14
    2572:	ff 92       	push	r15
    2574:	0f 93       	push	r16
    2576:	1f 93       	push	r17
    2578:	cf 93       	push	r28
    257a:	df 93       	push	r29
    257c:	d8 2f       	mov	r29, r24
    257e:	c9 2f       	mov	r28, r25
    2580:	f6 2e       	mov	r15, r22
    2582:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    2584:	82 e0       	ldi	r24, 0x02	; 2
    2586:	0e 94 ac 12 	call	0x2558	; 0x2558 <display_write_instruction>
    258a:	0d 2f       	mov	r16, r29
    258c:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    258e:	c0 e0       	ldi	r28, 0x00	; 0
    2590:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2592:	f8 01       	movw	r30, r16
    2594:	81 91       	ld	r24, Z+
    2596:	8f 01       	movw	r16, r30
    2598:	0e 94 a0 12 	call	0x2540	; 0x2540 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    259c:	21 96       	adiw	r28, 0x01	; 1
    259e:	c4 31       	cpi	r28, 0x14	; 20
    25a0:	d1 05       	cpc	r29, r1
    25a2:	b9 f7       	brne	.-18     	; 0x2592 <display_write_display_lines+0x22>
    25a4:	c4 e1       	ldi	r28, 0x14	; 20
    25a6:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    25a8:	84 e1       	ldi	r24, 0x14	; 20
    25aa:	0e 94 ac 12 	call	0x2558	; 0x2558 <display_write_instruction>
    25ae:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    25b0:	d9 f7       	brne	.-10     	; 0x25a8 <display_write_display_lines+0x38>
    25b2:	0f 2d       	mov	r16, r15
    25b4:	1e 2d       	mov	r17, r14
    25b6:	c0 e0       	ldi	r28, 0x00	; 0
    25b8:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    25ba:	f8 01       	movw	r30, r16
    25bc:	81 91       	ld	r24, Z+
    25be:	8f 01       	movw	r16, r30
    25c0:	0e 94 a0 12 	call	0x2540	; 0x2540 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    25c4:	21 96       	adiw	r28, 0x01	; 1
    25c6:	c4 31       	cpi	r28, 0x14	; 20
    25c8:	d1 05       	cpc	r29, r1
    25ca:	b9 f7       	brne	.-18     	; 0x25ba <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    25cc:	df 91       	pop	r29
    25ce:	cf 91       	pop	r28
    25d0:	1f 91       	pop	r17
    25d2:	0f 91       	pop	r16
    25d4:	ff 90       	pop	r15
    25d6:	ef 90       	pop	r14
    25d8:	08 95       	ret

000025da <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    25da:	cf 92       	push	r12
    25dc:	cf 93       	push	r28
    25de:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    25e0:	e8 2f       	mov	r30, r24
    25e2:	f0 e0       	ldi	r31, 0x00	; 0
    25e4:	e5 33       	cpi	r30, 0x35	; 53
    25e6:	f1 05       	cpc	r31, r1
    25e8:	08 f0       	brcs	.+2      	; 0x25ec <display_update+0x12>
    25ea:	f8 c0       	rjmp	.+496    	; 0x27dc <display_update+0x202>
    25ec:	e6 5b       	subi	r30, 0xB6	; 182
    25ee:	fe 4f       	sbci	r31, 0xFE	; 254
    25f0:	ee 0f       	add	r30, r30
    25f2:	ff 1f       	adc	r31, r31
    25f4:	05 90       	lpm	r0, Z+
    25f6:	f4 91       	lpm	r31, Z
    25f8:	e0 2d       	mov	r30, r0
    25fa:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    25fc:	c0 e4       	ldi	r28, 0x40	; 64
    25fe:	d2 e0       	ldi	r29, 0x02	; 2
    2600:	ce 01       	movw	r24, r28
    2602:	0e 94 73 11 	call	0x22e6	; 0x22e6 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    2606:	88 ea       	ldi	r24, 0xA8	; 168
    2608:	93 e0       	ldi	r25, 0x03	; 3
    260a:	be 01       	movw	r22, r28
    260c:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    2610:	e5 c0       	rjmp	.+458    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    2612:	80 e4       	ldi	r24, 0x40	; 64
    2614:	92 e0       	ldi	r25, 0x02	; 2
    2616:	6c 2d       	mov	r22, r12
    2618:	70 e0       	ldi	r23, 0x00	; 0
    261a:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <display_make_display_line_error_or_message>
				if(error>=100){// is message
    261e:	83 e6       	ldi	r24, 0x63	; 99
    2620:	8c 15       	cp	r24, r12
    2622:	38 f4       	brcc	.+14     	; 0x2632 <display_update+0x58>
					display_write_display_lines(display_line_message,dpl);
    2624:	80 e8       	ldi	r24, 0x80	; 128
    2626:	93 e0       	ldi	r25, 0x03	; 3
    2628:	60 e4       	ldi	r22, 0x40	; 64
    262a:	72 e0       	ldi	r23, 0x02	; 2
    262c:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
    2630:	d5 c0       	rjmp	.+426    	; 0x27dc <display_update+0x202>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2632:	84 e9       	ldi	r24, 0x94	; 148
    2634:	93 e0       	ldi	r25, 0x03	; 3
    2636:	60 e4       	ldi	r22, 0x40	; 64
    2638:	72 e0       	ldi	r23, 0x02	; 2
    263a:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
    263e:	ce c0       	rjmp	.+412    	; 0x27dc <display_update+0x202>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    2640:	62 30       	cpi	r22, 0x02	; 2
    2642:	61 f0       	breq	.+24     	; 0x265c <display_update+0x82>
    2644:	63 30       	cpi	r22, 0x03	; 3
    2646:	b9 f0       	breq	.+46     	; 0x2676 <display_update+0x9c>
    2648:	61 30       	cpi	r22, 0x01	; 1
    264a:	09 f0       	breq	.+2      	; 0x264e <display_update+0x74>
    264c:	c7 c0       	rjmp	.+398    	; 0x27dc <display_update+0x202>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    264e:	84 ea       	ldi	r24, 0xA4	; 164
    2650:	92 e0       	ldi	r25, 0x02	; 2
    2652:	60 e9       	ldi	r22, 0x90	; 144
    2654:	72 e0       	ldi	r23, 0x02	; 2
    2656:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
						break;
    265a:	c0 c0       	rjmp	.+384    	; 0x27dc <display_update+0x202>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value1);
    265c:	c0 e4       	ldi	r28, 0x40	; 64
    265e:	d2 e0       	ldi	r29, 0x02	; 2
    2660:	ce 01       	movw	r24, r28
    2662:	62 e0       	ldi	r22, 0x02	; 2
    2664:	70 e0       	ldi	r23, 0x00	; 0
    2666:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    266a:	8c e7       	ldi	r24, 0x7C	; 124
    266c:	92 e0       	ldi	r25, 0x02	; 2
    266e:	be 01       	movw	r22, r28
    2670:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
						break;
    2674:	b3 c0       	rjmp	.+358    	; 0x27dc <display_update+0x202>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    2676:	c0 e4       	ldi	r28, 0x40	; 64
    2678:	d2 e0       	ldi	r29, 0x02	; 2
    267a:	ce 01       	movw	r24, r28
    267c:	0e 94 73 11 	call	0x22e6	; 0x22e6 <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    2680:	88 e6       	ldi	r24, 0x68	; 104
    2682:	92 e0       	ldi	r25, 0x02	; 2
    2684:	be 01       	movw	r22, r28
    2686:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
						break;
    268a:	a8 c0       	rjmp	.+336    	; 0x27dc <display_update+0x202>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    268c:	c0 e4       	ldi	r28, 0x40	; 64
    268e:	d2 e0       	ldi	r29, 0x02	; 2
    2690:	ce 01       	movw	r24, r28
    2692:	70 e0       	ldi	r23, 0x00	; 0
    2694:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    2698:	8c e6       	ldi	r24, 0x6C	; 108
    269a:	93 e0       	ldi	r25, 0x03	; 3
    269c:	be 01       	movw	r22, r28
    269e:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    26a2:	9c c0       	rjmp	.+312    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    26a4:	c0 e4       	ldi	r28, 0x40	; 64
    26a6:	d2 e0       	ldi	r29, 0x02	; 2
    26a8:	ce 01       	movw	r24, r28
    26aa:	70 e0       	ldi	r23, 0x00	; 0
    26ac:	50 e0       	ldi	r21, 0x00	; 0
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    26b4:	88 e5       	ldi	r24, 0x58	; 88
    26b6:	93 e0       	ldi	r25, 0x03	; 3
    26b8:	be 01       	movw	r22, r28
    26ba:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    26be:	8e c0       	rjmp	.+284    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    26c0:	c0 e4       	ldi	r28, 0x40	; 64
    26c2:	d2 e0       	ldi	r29, 0x02	; 2
    26c4:	ce 01       	movw	r24, r28
    26c6:	70 e0       	ldi	r23, 0x00	; 0
    26c8:	50 e0       	ldi	r21, 0x00	; 0
    26ca:	30 e0       	ldi	r19, 0x00	; 0
    26cc:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    26d0:	84 e4       	ldi	r24, 0x44	; 68
    26d2:	93 e0       	ldi	r25, 0x03	; 3
    26d4:	be 01       	movw	r22, r28
    26d6:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    26da:	80 c0       	rjmp	.+256    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    26dc:	c0 e4       	ldi	r28, 0x40	; 64
    26de:	d2 e0       	ldi	r29, 0x02	; 2
    26e0:	ce 01       	movw	r24, r28
    26e2:	70 e0       	ldi	r23, 0x00	; 0
    26e4:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    26e8:	80 e3       	ldi	r24, 0x30	; 48
    26ea:	93 e0       	ldi	r25, 0x03	; 3
    26ec:	be 01       	movw	r22, r28
    26ee:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    26f2:	74 c0       	rjmp	.+232    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    26f4:	c0 e4       	ldi	r28, 0x40	; 64
    26f6:	d2 e0       	ldi	r29, 0x02	; 2
    26f8:	ce 01       	movw	r24, r28
    26fa:	70 e0       	ldi	r23, 0x00	; 0
    26fc:	50 e0       	ldi	r21, 0x00	; 0
    26fe:	0e 94 31 12 	call	0x2462	; 0x2462 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2702:	80 ee       	ldi	r24, 0xE0	; 224
    2704:	92 e0       	ldi	r25, 0x02	; 2
    2706:	be 01       	movw	r22, r28
    2708:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    270c:	67 c0       	rjmp	.+206    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    270e:	c0 e4       	ldi	r28, 0x40	; 64
    2710:	d2 e0       	ldi	r29, 0x02	; 2
    2712:	ce 01       	movw	r24, r28
    2714:	70 e0       	ldi	r23, 0x00	; 0
    2716:	50 e0       	ldi	r21, 0x00	; 0
    2718:	0e 94 31 12 	call	0x2462	; 0x2462 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    271c:	84 ef       	ldi	r24, 0xF4	; 244
    271e:	92 e0       	ldi	r25, 0x02	; 2
    2720:	be 01       	movw	r22, r28
    2722:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    2726:	5a c0       	rjmp	.+180    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    2728:	c0 e4       	ldi	r28, 0x40	; 64
    272a:	d2 e0       	ldi	r29, 0x02	; 2
    272c:	ce 01       	movw	r24, r28
    272e:	70 e0       	ldi	r23, 0x00	; 0
    2730:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2734:	88 e0       	ldi	r24, 0x08	; 8
    2736:	93 e0       	ldi	r25, 0x03	; 3
    2738:	be 01       	movw	r22, r28
    273a:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;	
    273e:	4e c0       	rjmp	.+156    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2740:	c0 e4       	ldi	r28, 0x40	; 64
    2742:	d2 e0       	ldi	r29, 0x02	; 2
    2744:	ce 01       	movw	r24, r28
    2746:	70 e0       	ldi	r23, 0x00	; 0
    2748:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    274c:	8c e1       	ldi	r24, 0x1C	; 28
    274e:	93 e0       	ldi	r25, 0x03	; 3
    2750:	be 01       	movw	r22, r28
    2752:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    2756:	42 c0       	rjmp	.+132    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2758:	c0 e4       	ldi	r28, 0x40	; 64
    275a:	d2 e0       	ldi	r29, 0x02	; 2
    275c:	ce 01       	movw	r24, r28
    275e:	70 e0       	ldi	r23, 0x00	; 0
    2760:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    2764:	8c ec       	ldi	r24, 0xCC	; 204
    2766:	92 e0       	ldi	r25, 0x02	; 2
    2768:	be 01       	movw	r22, r28
    276a:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;				
    276e:	36 c0       	rjmp	.+108    	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2770:	c0 e4       	ldi	r28, 0x40	; 64
    2772:	d2 e0       	ldi	r29, 0x02	; 2
    2774:	ce 01       	movw	r24, r28
    2776:	70 e0       	ldi	r23, 0x00	; 0
    2778:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    277c:	88 eb       	ldi	r24, 0xB8	; 184
    277e:	92 e0       	ldi	r25, 0x02	; 2
    2780:	be 01       	movw	r22, r28
    2782:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
				break;
    2786:	2a c0       	rjmp	.+84     	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2788:	c0 e4       	ldi	r28, 0x40	; 64
    278a:	d2 e0       	ldi	r29, 0x02	; 2
    278c:	ce 01       	movw	r24, r28
    278e:	70 e0       	ldi	r23, 0x00	; 0
    2790:	0e 94 6d 11 	call	0x22da	; 0x22da <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2794:	84 e5       	ldi	r24, 0x54	; 84
    2796:	92 e0       	ldi	r25, 0x02	; 2
    2798:	be 01       	movw	r22, r28
    279a:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    279e:	1e c0       	rjmp	.+60     	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    27a0:	8c e2       	ldi	r24, 0x2C	; 44
    27a2:	92 e0       	ldi	r25, 0x02	; 2
    27a4:	68 e1       	ldi	r22, 0x18	; 24
    27a6:	72 e0       	ldi	r23, 0x02	; 2
    27a8:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    27ac:	17 c0       	rjmp	.+46     	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    27ae:	c0 e4       	ldi	r28, 0x40	; 64
    27b0:	d2 e0       	ldi	r29, 0x02	; 2
    27b2:	ce 01       	movw	r24, r28
    27b4:	70 e0       	ldi	r23, 0x00	; 0
    27b6:	0e 94 98 11 	call	0x2330	; 0x2330 <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    27ba:	8c ed       	ldi	r24, 0xDC	; 220
    27bc:	91 e0       	ldi	r25, 0x01	; 1
    27be:	be 01       	movw	r22, r28
    27c0:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
    27c4:	0b c0       	rjmp	.+22     	; 0x27dc <display_update+0x202>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    27c6:	c0 e4       	ldi	r28, 0x40	; 64
    27c8:	d2 e0       	ldi	r29, 0x02	; 2
    27ca:	ce 01       	movw	r24, r28
    27cc:	70 e0       	ldi	r23, 0x00	; 0
    27ce:	0e 94 e6 11 	call	0x23cc	; 0x23cc <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    27d2:	80 ef       	ldi	r24, 0xF0	; 240
    27d4:	91 e0       	ldi	r25, 0x01	; 1
    27d6:	be 01       	movw	r22, r28
    27d8:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    27dc:	df 91       	pop	r29
    27de:	cf 91       	pop	r28
    27e0:	cf 90       	pop	r12
    27e2:	08 95       	ret

000027e4 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    27e4:	cf 92       	push	r12
    27e6:	ef 92       	push	r14
    27e8:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    27ea:	8e e1       	ldi	r24, 0x1E	; 30
    27ec:	0e 94 b4 17 	call	0x2f68	; 0x2f68 <spi_init>
	Spi_disable_it();	
    27f0:	8c b5       	in	r24, 0x2c	; 44
    27f2:	8f 77       	andi	r24, 0x7F	; 127
    27f4:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    27f6:	8c b5       	in	r24, 0x2c	; 44
    27f8:	80 61       	ori	r24, 0x10	; 16
    27fa:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    27fc:	10 92 ca 07 	sts	0x07CA, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2800:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2802:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2804:	8c e0       	ldi	r24, 0x0C	; 12
    2806:	0e 94 ac 12 	call	0x2558	; 0x2558 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    280a:	88 e3       	ldi	r24, 0x38	; 56
    280c:	0e 94 ac 12 	call	0x2558	; 0x2558 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    2810:	80 e0       	ldi	r24, 0x00	; 0
    2812:	60 e0       	ldi	r22, 0x00	; 0
    2814:	40 e0       	ldi	r20, 0x00	; 0
    2816:	20 e0       	ldi	r18, 0x00	; 0
    2818:	00 e0       	ldi	r16, 0x00	; 0
    281a:	ee 24       	eor	r14, r14
    281c:	cc 24       	eor	r12, r12
    281e:	0e 94 ed 12 	call	0x25da	; 0x25da <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    2822:	8f ef       	ldi	r24, 0xFF	; 255
    2824:	80 93 87 07 	sts	0x0787, r24
}
    2828:	0f 91       	pop	r16
    282a:	ef 90       	pop	r14
    282c:	cf 90       	pop	r12
    282e:	08 95       	ret

00002830 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2830:	e8 2f       	mov	r30, r24
    2832:	f9 2f       	mov	r31, r25
    2834:	a8 e8       	ldi	r26, 0x88	; 136
    2836:	b7 e0       	ldi	r27, 0x07	; 7
    2838:	84 e1       	ldi	r24, 0x14	; 20
    283a:	0d 90       	ld	r0, X+
    283c:	01 92       	st	Z+, r0
    283e:	81 50       	subi	r24, 0x01	; 1
    2840:	e1 f7       	brne	.-8      	; 0x283a <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2842:	08 95       	ret

00002844 <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2844:	80 91 ca 07 	lds	r24, 0x07CA
    2848:	8c 30       	cpi	r24, 0x0C	; 12
    284a:	51 f4       	brne	.+20     	; 0x2860 <display_up+0x1c>
    284c:	90 91 87 07 	lds	r25, 0x0787
    2850:	9f 3f       	cpi	r25, 0xFF	; 255
    2852:	31 f0       	breq	.+12     	; 0x2860 <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    2854:	90 93 ca 07 	sts	0x07CA, r25
		selected_menu_pre_error=255;
    2858:	8f ef       	ldi	r24, 0xFF	; 255
    285a:	80 93 87 07 	sts	0x0787, r24
    285e:	03 c0       	rjmp	.+6      	; 0x2866 <display_up+0x22>
	}else{
		selected_menu++;
    2860:	8f 5f       	subi	r24, 0xFF	; 255
    2862:	80 93 ca 07 	sts	0x07CA, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2866:	80 91 ca 07 	lds	r24, 0x07CA
    286a:	6f e0       	ldi	r22, 0x0F	; 15
    286c:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2870:	90 93 ca 07 	sts	0x07CA, r25
	if(selected_menu==0) selected_menu=1;
    2874:	99 23       	and	r25, r25
    2876:	19 f4       	brne	.+6      	; 0x287e <display_up+0x3a>
    2878:	81 e0       	ldi	r24, 0x01	; 1
    287a:	80 93 ca 07 	sts	0x07CA, r24
    287e:	08 95       	ret

00002880 <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    2880:	80 91 ca 07 	lds	r24, 0x07CA
    2884:	82 30       	cpi	r24, 0x02	; 2
    2886:	20 f4       	brcc	.+8      	; 0x2890 <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2888:	8e e0       	ldi	r24, 0x0E	; 14
    288a:	80 93 ca 07 	sts	0x07CA, r24
		return;
    288e:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2890:	8c 30       	cpi	r24, 0x0C	; 12
    2892:	51 f4       	brne	.+20     	; 0x28a8 <display_down+0x28>
    2894:	90 91 87 07 	lds	r25, 0x0787
    2898:	9f 3f       	cpi	r25, 0xFF	; 255
    289a:	31 f0       	breq	.+12     	; 0x28a8 <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    289c:	90 93 ca 07 	sts	0x07CA, r25
		selected_menu_pre_error=255;
    28a0:	8f ef       	ldi	r24, 0xFF	; 255
    28a2:	80 93 87 07 	sts	0x0787, r24
    28a6:	08 95       	ret
	}else{
		selected_menu--;	
    28a8:	81 50       	subi	r24, 0x01	; 1
    28aa:	80 93 ca 07 	sts	0x07CA, r24
    28ae:	08 95       	ret

000028b0 <display_starting>:
	}	
	return;

}

void display_starting(uint8_t percent){
    28b0:	cf 93       	push	r28
    28b2:	df 93       	push	r29
    28b4:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    28b6:	c0 e4       	ldi	r28, 0x40	; 64
    28b8:	d2 e0       	ldi	r29, 0x02	; 2
    28ba:	ce 01       	movw	r24, r28
    28bc:	0e 94 30 0e 	call	0x1c60	; 0x1c60 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    28c0:	84 e0       	ldi	r24, 0x04	; 4
    28c2:	92 e0       	ldi	r25, 0x02	; 2
    28c4:	be 01       	movw	r22, r28
    28c6:	0e 94 b8 12 	call	0x2570	; 0x2570 <display_write_display_lines>
	
}
    28ca:	df 91       	pop	r29
    28cc:	cf 91       	pop	r28
    28ce:	08 95       	ret

000028d0 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    28d0:	90 93 31 07 	sts	0x0731, r25
    28d4:	80 93 30 07 	sts	0x0730, r24
	CheckWDT();
    28d8:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <CheckWDT>
}
    28dc:	08 95       	ret

000028de <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    28de:	e0 91 30 07 	lds	r30, 0x0730
    28e2:	f0 91 31 07 	lds	r31, 0x0731
    28e6:	90 81       	ld	r25, Z
    28e8:	89 2b       	or	r24, r25
    28ea:	80 83       	st	Z, r24
}
    28ec:	08 95       	ret

000028ee <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    28ee:	e0 91 30 07 	lds	r30, 0x0730
    28f2:	f0 91 31 07 	lds	r31, 0x0731
    28f6:	10 82       	st	Z, r1
    28f8:	08 95       	ret

000028fa <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    28fa:	10 92 4a 08 	sts	0x084A, r1
	event_queue_tail=0;
    28fe:	10 92 4b 08 	sts	0x084B, r1
}
    2902:	08 95       	ret

00002904 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2904:	cf 93       	push	r28
    2906:	df 93       	push	r29
    2908:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    290a:	c0 91 4a 08 	lds	r28, 0x084A
    290e:	d0 e0       	ldi	r29, 0x00	; 0
    2910:	ce 01       	movw	r24, r28
    2912:	01 96       	adiw	r24, 0x01	; 1
    2914:	60 e1       	ldi	r22, 0x10	; 16
    2916:	70 e0       	ldi	r23, 0x00	; 0
    2918:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    291c:	40 91 4b 08 	lds	r20, 0x084B
    2920:	50 e0       	ldi	r21, 0x00	; 0
    2922:	84 17       	cp	r24, r20
    2924:	95 07       	cpc	r25, r21
    2926:	31 f0       	breq	.+12     	; 0x2934 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2928:	c6 5c       	subi	r28, 0xC6	; 198
    292a:	d7 4f       	sbci	r29, 0xF7	; 247
    292c:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    292e:	80 93 4a 08 	sts	0x084A, r24
    2932:	03 c0       	rjmp	.+6      	; 0x293a <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2934:	88 e0       	ldi	r24, 0x08	; 8
    2936:	0e 94 6f 14 	call	0x28de	; 0x28de <AddError>
	}
}
    293a:	df 91       	pop	r29
    293c:	cf 91       	pop	r28
    293e:	08 95       	ret

00002940 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2940:	80 91 4b 08 	lds	r24, 0x084B
    2944:	90 91 4a 08 	lds	r25, 0x084A
    2948:	98 17       	cp	r25, r24
    294a:	31 f0       	breq	.+12     	; 0x2958 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    294c:	ea e3       	ldi	r30, 0x3A	; 58
    294e:	f8 e0       	ldi	r31, 0x08	; 8
    2950:	e8 0f       	add	r30, r24
    2952:	f1 1d       	adc	r31, r1
    2954:	80 81       	ld	r24, Z
    2956:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2958:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    295a:	08 95       	ret

0000295c <Dashboard>:



void Dashboard(void){
    295c:	cf 92       	push	r12
    295e:	ef 92       	push	r14
    2960:	0f 93       	push	r16
    2962:	cf 93       	push	r28
    2964:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2966:	80 91 4b 08 	lds	r24, 0x084B
    296a:	ea e3       	ldi	r30, 0x3A	; 58
    296c:	f8 e0       	ldi	r31, 0x08	; 8
    296e:	e8 0f       	add	r30, r24
    2970:	f1 1d       	adc	r31, r1
    2972:	80 81       	ld	r24, Z
    2974:	86 30       	cpi	r24, 0x06	; 6
    2976:	09 f4       	brne	.+2      	; 0x297a <Dashboard+0x1e>
    2978:	4c c0       	rjmp	.+152    	; 0x2a12 <Dashboard+0xb6>
    297a:	87 30       	cpi	r24, 0x07	; 7
    297c:	40 f4       	brcc	.+16     	; 0x298e <Dashboard+0x32>
    297e:	81 30       	cpi	r24, 0x01	; 1
    2980:	81 f1       	breq	.+96     	; 0x29e2 <Dashboard+0x86>
    2982:	81 30       	cpi	r24, 0x01	; 1
    2984:	70 f0       	brcs	.+28     	; 0x29a2 <Dashboard+0x46>
    2986:	84 30       	cpi	r24, 0x04	; 4
    2988:	09 f0       	breq	.+2      	; 0x298c <Dashboard+0x30>
    298a:	0b c1       	rjmp	.+534    	; 0x2ba2 <Dashboard+0x246>
    298c:	22 c0       	rjmp	.+68     	; 0x29d2 <Dashboard+0x76>
    298e:	88 30       	cpi	r24, 0x08	; 8
    2990:	09 f4       	brne	.+2      	; 0x2994 <Dashboard+0x38>
    2992:	6d c0       	rjmp	.+218    	; 0x2a6e <Dashboard+0x112>
    2994:	88 30       	cpi	r24, 0x08	; 8
    2996:	08 f4       	brcc	.+2      	; 0x299a <Dashboard+0x3e>
    2998:	67 c0       	rjmp	.+206    	; 0x2a68 <Dashboard+0x10c>
    299a:	89 30       	cpi	r24, 0x09	; 9
    299c:	09 f0       	breq	.+2      	; 0x29a0 <Dashboard+0x44>
    299e:	01 c1       	rjmp	.+514    	; 0x2ba2 <Dashboard+0x246>
    29a0:	69 c0       	rjmp	.+210    	; 0x2a74 <Dashboard+0x118>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    29a2:	82 e3       	ldi	r24, 0x32	; 50
    29a4:	97 e0       	ldi	r25, 0x07	; 7
    29a6:	62 e4       	ldi	r22, 0x42	; 66
    29a8:	77 e0       	ldi	r23, 0x07	; 7
    29aa:	42 e0       	ldi	r20, 0x02	; 2
    29ac:	55 e0       	ldi	r21, 0x05	; 5
    29ae:	28 e0       	ldi	r18, 0x08	; 8
    29b0:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    29b4:	ca e4       	ldi	r28, 0x4A	; 74
    29b6:	d7 e0       	ldi	r29, 0x07	; 7
    29b8:	ce 01       	movw	r24, r28
    29ba:	6a e5       	ldi	r22, 0x5A	; 90
    29bc:	77 e0       	ldi	r23, 0x07	; 7
    29be:	41 e0       	ldi	r20, 0x01	; 1
    29c0:	55 e0       	ldi	r21, 0x05	; 5
    29c2:	21 e0       	ldi	r18, 0x01	; 1
    29c4:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    29c8:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    29ca:	ce 01       	movw	r24, r28
    29cc:	0e 94 09 04 	call	0x812	; 0x812 <CANStartRx>
		
				
			return;
    29d0:	e8 c0       	rjmp	.+464    	; 0x2ba2 <Dashboard+0x246>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    29d2:	80 91 6e 07 	lds	r24, 0x076E
    29d6:	88 23       	and	r24, r24
    29d8:	09 f0       	breq	.+2      	; 0x29dc <Dashboard+0x80>
    29da:	e3 c0       	rjmp	.+454    	; 0x2ba2 <Dashboard+0x246>
			startup_sequence();
    29dc:	0e 94 e3 17 	call	0x2fc6	; 0x2fc6 <startup_sequence>
			
		return;
    29e0:	e0 c0       	rjmp	.+448    	; 0x2ba2 <Dashboard+0x246>
		break;
		case EVENT_50HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    29e2:	80 91 6e 07 	lds	r24, 0x076E
    29e6:	81 30       	cpi	r24, 0x01	; 1
    29e8:	09 f0       	breq	.+2      	; 0x29ec <Dashboard+0x90>
    29ea:	db c0       	rjmp	.+438    	; 0x2ba2 <Dashboard+0x246>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    29ec:	0e 94 fd 02 	call	0x5fa	; 0x5fa <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    29f0:	80 91 ca 07 	lds	r24, 0x07CA
    29f4:	80 93 42 07 	sts	0x0742, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    29f8:	80 91 2d 07 	lds	r24, 0x072D
    29fc:	80 93 43 07 	sts	0x0743, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    2a00:	80 91 2c 07 	lds	r24, 0x072C
    2a04:	80 93 44 07 	sts	0x0744, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2a08:	82 e3       	ldi	r24, 0x32	; 50
    2a0a:	97 e0       	ldi	r25, 0x07	; 7
    2a0c:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <CANAddSendData>
		
			
		return;
    2a10:	c8 c0       	rjmp	.+400    	; 0x2ba2 <Dashboard+0x246>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a12:	80 91 6e 07 	lds	r24, 0x076E
    2a16:	81 30       	cpi	r24, 0x01	; 1
    2a18:	09 f0       	breq	.+2      	; 0x2a1c <Dashboard+0xc0>
    2a1a:	c3 c0       	rjmp	.+390    	; 0x2ba2 <Dashboard+0x246>
	
			if(buzz_cycles!=0){
    2a1c:	80 91 2e 07 	lds	r24, 0x072E
    2a20:	88 23       	and	r24, r24
    2a22:	f9 f0       	breq	.+62     	; 0x2a62 <Dashboard+0x106>
				if(buzzer_count<=2){
    2a24:	80 91 2f 07 	lds	r24, 0x072F
    2a28:	83 30       	cpi	r24, 0x03	; 3
    2a2a:	40 f4       	brcc	.+16     	; 0x2a3c <Dashboard+0xe0>
					buzzer_off();
    2a2c:	0e 94 8e 03 	call	0x71c	; 0x71c <buzzer_off>
					buzzer_count--;
    2a30:	80 91 2f 07 	lds	r24, 0x072F
    2a34:	81 50       	subi	r24, 0x01	; 1
    2a36:	80 93 2f 07 	sts	0x072F, r24
    2a3a:	03 c0       	rjmp	.+6      	; 0x2a42 <Dashboard+0xe6>
				}else{
					buzzer_count--;
    2a3c:	81 50       	subi	r24, 0x01	; 1
    2a3e:	80 93 2f 07 	sts	0x072F, r24
				}
				if(buzzer_count==0){
    2a42:	80 91 2f 07 	lds	r24, 0x072F
    2a46:	88 23       	and	r24, r24
    2a48:	09 f0       	breq	.+2      	; 0x2a4c <Dashboard+0xf0>
    2a4a:	ab c0       	rjmp	.+342    	; 0x2ba2 <Dashboard+0x246>
					buzzer_count=4;
    2a4c:	84 e0       	ldi	r24, 0x04	; 4
    2a4e:	80 93 2f 07 	sts	0x072F, r24
					buzzer_on();
    2a52:	0e 94 8c 03 	call	0x718	; 0x718 <buzzer_on>
					buzz_cycles--;
    2a56:	80 91 2e 07 	lds	r24, 0x072E
    2a5a:	81 50       	subi	r24, 0x01	; 1
    2a5c:	80 93 2e 07 	sts	0x072E, r24
    2a60:	a0 c0       	rjmp	.+320    	; 0x2ba2 <Dashboard+0x246>
				}
			}else{
				buzzer_off();
    2a62:	0e 94 8e 03 	call	0x71c	; 0x71c <buzzer_off>
    2a66:	9d c0       	rjmp	.+314    	; 0x2ba2 <Dashboard+0x246>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2a68:	0e 94 ac 04 	call	0x958	; 0x958 <CANAbortCMD>
		return;
    2a6c:	9a c0       	rjmp	.+308    	; 0x2ba2 <Dashboard+0x246>
		break;
		case EVENT_CANTX:
			CANSendNext();
    2a6e:	0e 94 8d 04 	call	0x91a	; 0x91a <CANSendNext>
		break;
    2a72:	97 c0       	rjmp	.+302    	; 0x2ba2 <Dashboard+0x246>
		case EVENT_CANRX:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a74:	80 91 6e 07 	lds	r24, 0x076E
    2a78:	81 30       	cpi	r24, 0x01	; 1
    2a7a:	09 f0       	breq	.+2      	; 0x2a7e <Dashboard+0x122>
    2a7c:	92 c0       	rjmp	.+292    	; 0x2ba2 <Dashboard+0x246>

			CANGetData(&dashboard_rx);
    2a7e:	8a e4       	ldi	r24, 0x4A	; 74
    2a80:	97 e0       	ldi	r25, 0x07	; 7
    2a82:	0e 94 17 04 	call	0x82e	; 0x82e <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2a86:	d0 91 5c 07 	lds	r29, 0x075C
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2a8a:	ea e5       	ldi	r30, 0x5A	; 90
    2a8c:	f7 e0       	ldi	r31, 0x07	; 7
    2a8e:	c0 81       	ld	r28, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    2a90:	c1 80       	ldd	r12, Z+1	; 0x01
			
			
			if(leds&1){
    2a92:	c0 ff       	sbrs	r28, 0
    2a94:	04 c0       	rjmp	.+8      	; 0x2a9e <Dashboard+0x142>
				led_set(LED_ID_START);
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2a9c:	03 c0       	rjmp	.+6      	; 0x2aa4 <Dashboard+0x148>
			}else{
				led_clear(LED_ID_START);
    2a9e:	80 e0       	ldi	r24, 0x00	; 0
    2aa0:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}
			if((leds>>1)&1){
    2aa4:	8c 2f       	mov	r24, r28
    2aa6:	86 95       	lsr	r24
    2aa8:	80 ff       	sbrs	r24, 0
    2aaa:	04 c0       	rjmp	.+8      	; 0x2ab4 <Dashboard+0x158>
				led_set(LED_ID_LV_LOW);
    2aac:	8a e0       	ldi	r24, 0x0A	; 10
    2aae:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2ab2:	03 c0       	rjmp	.+6      	; 0x2aba <Dashboard+0x15e>
			}else{
				led_clear(LED_ID_LV_LOW);
    2ab4:	8a e0       	ldi	r24, 0x0A	; 10
    2ab6:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}
			if((leds>>2)&1){
    2aba:	8c 2f       	mov	r24, r28
    2abc:	86 95       	lsr	r24
    2abe:	86 95       	lsr	r24
    2ac0:	80 ff       	sbrs	r24, 0
    2ac2:	04 c0       	rjmp	.+8      	; 0x2acc <Dashboard+0x170>
				led_set(LED_ID_IMD);
    2ac4:	82 e0       	ldi	r24, 0x02	; 2
    2ac6:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2aca:	03 c0       	rjmp	.+6      	; 0x2ad2 <Dashboard+0x176>
			}else{
				led_clear(LED_ID_IMD);
    2acc:	82 e0       	ldi	r24, 0x02	; 2
    2ace:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}	
			if((leds>>3)&1){
    2ad2:	8c 2f       	mov	r24, r28
    2ad4:	86 95       	lsr	r24
    2ad6:	86 95       	lsr	r24
    2ad8:	86 95       	lsr	r24
    2ada:	80 ff       	sbrs	r24, 0
    2adc:	04 c0       	rjmp	.+8      	; 0x2ae6 <Dashboard+0x18a>
				led_set(LED_ID_OK);
    2ade:	83 e0       	ldi	r24, 0x03	; 3
    2ae0:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2ae4:	03 c0       	rjmp	.+6      	; 0x2aec <Dashboard+0x190>
			}else{
				led_clear(LED_ID_OK);			
    2ae6:	83 e0       	ldi	r24, 0x03	; 3
    2ae8:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}
			if((leds>>4)&1){
    2aec:	8c 2f       	mov	r24, r28
    2aee:	82 95       	swap	r24
    2af0:	8f 70       	andi	r24, 0x0F	; 15
    2af2:	80 ff       	sbrs	r24, 0
    2af4:	04 c0       	rjmp	.+8      	; 0x2afe <Dashboard+0x1a2>
				led_set(LED_ID_BRAKE);
    2af6:	84 e0       	ldi	r24, 0x04	; 4
    2af8:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2afc:	03 c0       	rjmp	.+6      	; 0x2b04 <Dashboard+0x1a8>
			}else{
				led_clear(LED_ID_BRAKE);
    2afe:	84 e0       	ldi	r24, 0x04	; 4
    2b00:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}
			if((leds>>5)&1){
    2b04:	8c 2f       	mov	r24, r28
    2b06:	82 95       	swap	r24
    2b08:	86 95       	lsr	r24
    2b0a:	87 70       	andi	r24, 0x07	; 7
    2b0c:	80 ff       	sbrs	r24, 0
    2b0e:	07 c0       	rjmp	.+14     	; 0x2b1e <Dashboard+0x1c2>
				if(buzz_cycles!=0) return; // buzzer already buzzing
    2b10:	80 91 2e 07 	lds	r24, 0x072E
    2b14:	88 23       	and	r24, r24
    2b16:	09 f0       	breq	.+2      	; 0x2b1a <Dashboard+0x1be>
    2b18:	44 c0       	rjmp	.+136    	; 0x2ba2 <Dashboard+0x246>
				buzzer_buzz_ready_to_drive();
    2b1a:	0e 94 90 03 	call	0x720	; 0x720 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2b1e:	c2 95       	swap	r28
    2b20:	c6 95       	lsr	r28
    2b22:	c6 95       	lsr	r28
    2b24:	c3 70       	andi	r28, 0x03	; 3
    2b26:	c0 ff       	sbrs	r28, 0
    2b28:	04 c0       	rjmp	.+8      	; 0x2b32 <Dashboard+0x1d6>
				led_set(LED_ID_AMS);
    2b2a:	81 e0       	ldi	r24, 0x01	; 1
    2b2c:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2b30:	03 c0       	rjmp	.+6      	; 0x2b38 <Dashboard+0x1dc>
			}else{
				led_clear(LED_ID_AMS);							
    2b32:	81 e0       	ldi	r24, 0x01	; 1
    2b34:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)){
    2b38:	81 e0       	ldi	r24, 0x01	; 1
    2b3a:	90 91 f1 07 	lds	r25, 0x07F1
    2b3e:	9c 15       	cp	r25, r12
    2b40:	09 f4       	brne	.+2      	; 0x2b44 <Dashboard+0x1e8>
    2b42:	80 e0       	ldi	r24, 0x00	; 0
    2b44:	88 23       	and	r24, r24
    2b46:	e1 f0       	breq	.+56     	; 0x2b80 <Dashboard+0x224>
    2b48:	81 e0       	ldi	r24, 0x01	; 1
    2b4a:	cc 20       	and	r12, r12
    2b4c:	09 f4       	brne	.+2      	; 0x2b50 <Dashboard+0x1f4>
    2b4e:	80 e0       	ldi	r24, 0x00	; 0
    2b50:	88 23       	and	r24, r24
    2b52:	b1 f0       	breq	.+44     	; 0x2b80 <Dashboard+0x224>
				display_current_error=error_code;
    2b54:	c0 92 f1 07 	sts	0x07F1, r12
				selected_menu_pre_error=selected_menu;
    2b58:	80 91 ca 07 	lds	r24, 0x07CA
    2b5c:	80 93 87 07 	sts	0x0787, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2b60:	8c e0       	ldi	r24, 0x0C	; 12
    2b62:	80 93 ca 07 	sts	0x07CA, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2b66:	60 91 5d 07 	lds	r22, 0x075D
    2b6a:	40 91 5e 07 	lds	r20, 0x075E
    2b6e:	20 91 5f 07 	lds	r18, 0x075F
    2b72:	00 91 60 07 	lds	r16, 0x0760
    2b76:	e0 90 61 07 	lds	r14, 0x0761
    2b7a:	0e 94 ed 12 	call	0x25da	; 0x25da <display_update>
    2b7e:	11 c0       	rjmp	.+34     	; 0x2ba2 <Dashboard+0x246>
			}else if(id==selected_menu){			
    2b80:	80 91 ca 07 	lds	r24, 0x07CA
    2b84:	d8 17       	cp	r29, r24
    2b86:	69 f4       	brne	.+26     	; 0x2ba2 <Dashboard+0x246>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2b88:	8d 2f       	mov	r24, r29
    2b8a:	60 91 5d 07 	lds	r22, 0x075D
    2b8e:	40 91 5e 07 	lds	r20, 0x075E
    2b92:	20 91 5f 07 	lds	r18, 0x075F
    2b96:	00 91 60 07 	lds	r16, 0x0760
    2b9a:	e0 90 61 07 	lds	r14, 0x0761
    2b9e:	0e 94 ed 12 	call	0x25da	; 0x25da <display_update>
		return;
		break;
		default:
		break;
	}
}
    2ba2:	df 91       	pop	r29
    2ba4:	cf 91       	pop	r28
    2ba6:	0f 91       	pop	r16
    2ba8:	ef 90       	pop	r14
    2baa:	cf 90       	pop	r12
    2bac:	08 95       	ret

00002bae <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2bae:	90 91 4a 08 	lds	r25, 0x084A
    2bb2:	80 91 4b 08 	lds	r24, 0x084B
    2bb6:	98 17       	cp	r25, r24
    2bb8:	61 f0       	breq	.+24     	; 0x2bd2 <EventHandleEvent+0x24>
		Dashboard();		
    2bba:	0e 94 ae 14 	call	0x295c	; 0x295c <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2bbe:	80 91 4b 08 	lds	r24, 0x084B
    2bc2:	90 e0       	ldi	r25, 0x00	; 0
    2bc4:	01 96       	adiw	r24, 0x01	; 1
    2bc6:	60 e1       	ldi	r22, 0x10	; 16
    2bc8:	70 e0       	ldi	r23, 0x00	; 0
    2bca:	0e 94 ea 19 	call	0x33d4	; 0x33d4 <__divmodhi4>
    2bce:	80 93 4b 08 	sts	0x084B, r24
    2bd2:	08 95       	ret

00002bd4 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2bd4:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2bd6:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2bd8:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2bda:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2bdc:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2bde:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2be0:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2be2:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2be4:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2be6:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2be8:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    2bea:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <led_clear_all>
	
}
    2bee:	08 95       	ret

00002bf0 <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2bf0:	8c 30       	cpi	r24, 0x0C	; 12
    2bf2:	a8 f5       	brcc	.+106    	; 0x2c5e <led_set+0x6e>
	
	switch(led_id){
    2bf4:	85 30       	cpi	r24, 0x05	; 5
    2bf6:	91 f1       	breq	.+100    	; 0x2c5c <led_set+0x6c>
    2bf8:	86 30       	cpi	r24, 0x06	; 6
    2bfa:	70 f4       	brcc	.+28     	; 0x2c18 <led_set+0x28>
    2bfc:	82 30       	cpi	r24, 0x02	; 2
    2bfe:	31 f1       	breq	.+76     	; 0x2c4c <led_set+0x5c>
    2c00:	83 30       	cpi	r24, 0x03	; 3
    2c02:	28 f4       	brcc	.+10     	; 0x2c0e <led_set+0x1e>
    2c04:	88 23       	and	r24, r24
    2c06:	41 f1       	breq	.+80     	; 0x2c58 <led_set+0x68>
    2c08:	81 30       	cpi	r24, 0x01	; 1
    2c0a:	49 f5       	brne	.+82     	; 0x2c5e <led_set+0x6e>
    2c0c:	13 c0       	rjmp	.+38     	; 0x2c34 <led_set+0x44>
    2c0e:	83 30       	cpi	r24, 0x03	; 3
    2c10:	09 f1       	breq	.+66     	; 0x2c54 <led_set+0x64>
    2c12:	84 30       	cpi	r24, 0x04	; 4
    2c14:	21 f5       	brne	.+72     	; 0x2c5e <led_set+0x6e>
    2c16:	1c c0       	rjmp	.+56     	; 0x2c50 <led_set+0x60>
    2c18:	88 30       	cpi	r24, 0x08	; 8
    2c1a:	91 f0       	breq	.+36     	; 0x2c40 <led_set+0x50>
    2c1c:	89 30       	cpi	r24, 0x09	; 9
    2c1e:	28 f4       	brcc	.+10     	; 0x2c2a <led_set+0x3a>
    2c20:	86 30       	cpi	r24, 0x06	; 6
    2c22:	51 f0       	breq	.+20     	; 0x2c38 <led_set+0x48>
    2c24:	87 30       	cpi	r24, 0x07	; 7
    2c26:	d9 f4       	brne	.+54     	; 0x2c5e <led_set+0x6e>
    2c28:	09 c0       	rjmp	.+18     	; 0x2c3c <led_set+0x4c>
    2c2a:	89 30       	cpi	r24, 0x09	; 9
    2c2c:	59 f0       	breq	.+22     	; 0x2c44 <led_set+0x54>
    2c2e:	8a 30       	cpi	r24, 0x0A	; 10
    2c30:	b1 f4       	brne	.+44     	; 0x2c5e <led_set+0x6e>
    2c32:	0a c0       	rjmp	.+20     	; 0x2c48 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2c34:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2c36:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2c38:	11 9a       	sbi	0x02, 1	; 2
			break;
    2c3a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    2c3c:	13 9a       	sbi	0x02, 3	; 2
			break;
    2c3e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    2c40:	14 9a       	sbi	0x02, 4	; 2
				break;
    2c42:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2c44:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2c46:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2c48:	44 9a       	sbi	0x08, 4	; 8
				break;
    2c4a:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    2c4c:	40 9a       	sbi	0x08, 0	; 8
				break;
    2c4e:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    2c50:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2c52:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2c54:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2c56:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2c58:	41 9a       	sbi	0x08, 1	; 8
				break;
    2c5a:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    2c5c:	12 9a       	sbi	0x02, 2	; 2
    2c5e:	08 95       	ret

00002c60 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2c60:	8c 30       	cpi	r24, 0x0C	; 12
    2c62:	a8 f5       	brcc	.+106    	; 0x2cce <led_clear+0x6e>
	
	switch(led_id){
    2c64:	85 30       	cpi	r24, 0x05	; 5
    2c66:	91 f1       	breq	.+100    	; 0x2ccc <led_clear+0x6c>
    2c68:	86 30       	cpi	r24, 0x06	; 6
    2c6a:	70 f4       	brcc	.+28     	; 0x2c88 <led_clear+0x28>
    2c6c:	82 30       	cpi	r24, 0x02	; 2
    2c6e:	31 f1       	breq	.+76     	; 0x2cbc <led_clear+0x5c>
    2c70:	83 30       	cpi	r24, 0x03	; 3
    2c72:	28 f4       	brcc	.+10     	; 0x2c7e <led_clear+0x1e>
    2c74:	88 23       	and	r24, r24
    2c76:	41 f1       	breq	.+80     	; 0x2cc8 <led_clear+0x68>
    2c78:	81 30       	cpi	r24, 0x01	; 1
    2c7a:	49 f5       	brne	.+82     	; 0x2cce <led_clear+0x6e>
    2c7c:	13 c0       	rjmp	.+38     	; 0x2ca4 <led_clear+0x44>
    2c7e:	83 30       	cpi	r24, 0x03	; 3
    2c80:	09 f1       	breq	.+66     	; 0x2cc4 <led_clear+0x64>
    2c82:	84 30       	cpi	r24, 0x04	; 4
    2c84:	21 f5       	brne	.+72     	; 0x2cce <led_clear+0x6e>
    2c86:	1c c0       	rjmp	.+56     	; 0x2cc0 <led_clear+0x60>
    2c88:	88 30       	cpi	r24, 0x08	; 8
    2c8a:	91 f0       	breq	.+36     	; 0x2cb0 <led_clear+0x50>
    2c8c:	89 30       	cpi	r24, 0x09	; 9
    2c8e:	28 f4       	brcc	.+10     	; 0x2c9a <led_clear+0x3a>
    2c90:	86 30       	cpi	r24, 0x06	; 6
    2c92:	51 f0       	breq	.+20     	; 0x2ca8 <led_clear+0x48>
    2c94:	87 30       	cpi	r24, 0x07	; 7
    2c96:	d9 f4       	brne	.+54     	; 0x2cce <led_clear+0x6e>
    2c98:	09 c0       	rjmp	.+18     	; 0x2cac <led_clear+0x4c>
    2c9a:	89 30       	cpi	r24, 0x09	; 9
    2c9c:	59 f0       	breq	.+22     	; 0x2cb4 <led_clear+0x54>
    2c9e:	8a 30       	cpi	r24, 0x0A	; 10
    2ca0:	b1 f4       	brne	.+44     	; 0x2cce <led_clear+0x6e>
    2ca2:	0a c0       	rjmp	.+20     	; 0x2cb8 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2ca4:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2ca6:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2ca8:	11 98       	cbi	0x02, 1	; 2
				break;
    2caa:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    2cac:	13 98       	cbi	0x02, 3	; 2
				break;
    2cae:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    2cb0:	14 98       	cbi	0x02, 4	; 2
				break;
    2cb2:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2cb4:	a2 98       	cbi	0x14, 2	; 20
				break;
    2cb6:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2cb8:	44 98       	cbi	0x08, 4	; 8
				break;
    2cba:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    2cbc:	40 98       	cbi	0x08, 0	; 8
				break;
    2cbe:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    2cc0:	a1 98       	cbi	0x14, 1	; 20
				break;
    2cc2:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2cc4:	a0 98       	cbi	0x14, 0	; 20
				break;
    2cc6:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2cc8:	41 98       	cbi	0x08, 1	; 8
				break;
    2cca:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    2ccc:	12 98       	cbi	0x02, 2	; 2
    2cce:	08 95       	ret

00002cd0 <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    2cd0:	cf 93       	push	r28
	uint8_t j=0;
    2cd2:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    2cd4:	8c 2f       	mov	r24, r28
    2cd6:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    2cda:	cf 5f       	subi	r28, 0xFF	; 255
    2cdc:	cc 30       	cpi	r28, 0x0C	; 12
    2cde:	d1 f7       	brne	.-12     	; 0x2cd4 <led_clear_all+0x4>
		led_clear(j);
	}
    2ce0:	cf 91       	pop	r28
    2ce2:	08 95       	ret

00002ce4 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2ce4:	8c 30       	cpi	r24, 0x0C	; 12
    2ce6:	08 f0       	brcs	.+2      	; 0x2cea <led_is_set+0x6>
    2ce8:	79 c0       	rjmp	.+242    	; 0x2ddc <led_is_set+0xf8>
	
	switch(led_id){
    2cea:	85 30       	cpi	r24, 0x05	; 5
    2cec:	59 f1       	breq	.+86     	; 0x2d44 <led_is_set+0x60>
    2cee:	86 30       	cpi	r24, 0x06	; 6
    2cf0:	98 f4       	brcc	.+38     	; 0x2d18 <led_is_set+0x34>
    2cf2:	82 30       	cpi	r24, 0x02	; 2
    2cf4:	09 f4       	brne	.+2      	; 0x2cf8 <led_is_set+0x14>
    2cf6:	4f c0       	rjmp	.+158    	; 0x2d96 <led_is_set+0xb2>
    2cf8:	83 30       	cpi	r24, 0x03	; 3
    2cfa:	38 f4       	brcc	.+14     	; 0x2d0a <led_is_set+0x26>
    2cfc:	88 23       	and	r24, r24
    2cfe:	09 f4       	brne	.+2      	; 0x2d02 <led_is_set+0x1e>
    2d00:	5d c0       	rjmp	.+186    	; 0x2dbc <led_is_set+0xd8>
    2d02:	81 30       	cpi	r24, 0x01	; 1
    2d04:	09 f0       	breq	.+2      	; 0x2d08 <led_is_set+0x24>
    2d06:	69 c0       	rjmp	.+210    	; 0x2dda <led_is_set+0xf6>
    2d08:	18 c0       	rjmp	.+48     	; 0x2d3a <led_is_set+0x56>
    2d0a:	83 30       	cpi	r24, 0x03	; 3
    2d0c:	09 f4       	brne	.+2      	; 0x2d10 <led_is_set+0x2c>
    2d0e:	50 c0       	rjmp	.+160    	; 0x2db0 <led_is_set+0xcc>
    2d10:	84 30       	cpi	r24, 0x04	; 4
    2d12:	09 f0       	breq	.+2      	; 0x2d16 <led_is_set+0x32>
    2d14:	62 c0       	rjmp	.+196    	; 0x2dda <led_is_set+0xf6>
    2d16:	45 c0       	rjmp	.+138    	; 0x2da2 <led_is_set+0xbe>
    2d18:	88 30       	cpi	r24, 0x08	; 8
    2d1a:	69 f1       	breq	.+90     	; 0x2d76 <led_is_set+0x92>
    2d1c:	89 30       	cpi	r24, 0x09	; 9
    2d1e:	38 f4       	brcc	.+14     	; 0x2d2e <led_is_set+0x4a>
    2d20:	86 30       	cpi	r24, 0x06	; 6
    2d22:	09 f4       	brne	.+2      	; 0x2d26 <led_is_set+0x42>
    2d24:	52 c0       	rjmp	.+164    	; 0x2dca <led_is_set+0xe6>
    2d26:	87 30       	cpi	r24, 0x07	; 7
    2d28:	09 f0       	breq	.+2      	; 0x2d2c <led_is_set+0x48>
    2d2a:	57 c0       	rjmp	.+174    	; 0x2dda <led_is_set+0xf6>
    2d2c:	13 c0       	rjmp	.+38     	; 0x2d54 <led_is_set+0x70>
    2d2e:	89 30       	cpi	r24, 0x09	; 9
    2d30:	d1 f0       	breq	.+52     	; 0x2d66 <led_is_set+0x82>
    2d32:	8a 30       	cpi	r24, 0x0A	; 10
    2d34:	09 f0       	breq	.+2      	; 0x2d38 <led_is_set+0x54>
    2d36:	51 c0       	rjmp	.+162    	; 0x2dda <led_is_set+0xf6>
    2d38:	26 c0       	rjmp	.+76     	; 0x2d86 <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    2d3a:	81 e0       	ldi	r24, 0x01	; 1
    2d3c:	5f 99       	sbic	0x0b, 7	; 11
    2d3e:	4e c0       	rjmp	.+156    	; 0x2ddc <led_is_set+0xf8>
    2d40:	80 e0       	ldi	r24, 0x00	; 0
    2d42:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    2d44:	92 b1       	in	r25, 0x02	; 2
    2d46:	96 95       	lsr	r25
    2d48:	81 e0       	ldi	r24, 0x01	; 1
    2d4a:	91 30       	cpi	r25, 0x01	; 1
    2d4c:	09 f4       	brne	.+2      	; 0x2d50 <led_is_set+0x6c>
    2d4e:	46 c0       	rjmp	.+140    	; 0x2ddc <led_is_set+0xf8>
    2d50:	80 e0       	ldi	r24, 0x00	; 0
    2d52:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    2d54:	92 b1       	in	r25, 0x02	; 2
    2d56:	96 95       	lsr	r25
    2d58:	96 95       	lsr	r25
    2d5a:	96 95       	lsr	r25
    2d5c:	81 e0       	ldi	r24, 0x01	; 1
    2d5e:	91 30       	cpi	r25, 0x01	; 1
    2d60:	e9 f1       	breq	.+122    	; 0x2ddc <led_is_set+0xf8>
    2d62:	80 e0       	ldi	r24, 0x00	; 0
    2d64:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    2d66:	92 b1       	in	r25, 0x02	; 2
    2d68:	92 95       	swap	r25
    2d6a:	9f 70       	andi	r25, 0x0F	; 15
    2d6c:	81 e0       	ldi	r24, 0x01	; 1
    2d6e:	91 30       	cpi	r25, 0x01	; 1
    2d70:	a9 f1       	breq	.+106    	; 0x2ddc <led_is_set+0xf8>
    2d72:	80 e0       	ldi	r24, 0x00	; 0
    2d74:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    2d76:	94 b3       	in	r25, 0x14	; 20
    2d78:	96 95       	lsr	r25
    2d7a:	96 95       	lsr	r25
    2d7c:	81 e0       	ldi	r24, 0x01	; 1
    2d7e:	91 30       	cpi	r25, 0x01	; 1
    2d80:	69 f1       	breq	.+90     	; 0x2ddc <led_is_set+0xf8>
    2d82:	80 e0       	ldi	r24, 0x00	; 0
    2d84:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    2d86:	98 b1       	in	r25, 0x08	; 8
    2d88:	92 95       	swap	r25
    2d8a:	9f 70       	andi	r25, 0x0F	; 15
    2d8c:	81 e0       	ldi	r24, 0x01	; 1
    2d8e:	91 30       	cpi	r25, 0x01	; 1
    2d90:	29 f1       	breq	.+74     	; 0x2ddc <led_is_set+0xf8>
    2d92:	80 e0       	ldi	r24, 0x00	; 0
    2d94:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    2d96:	98 b1       	in	r25, 0x08	; 8
    2d98:	81 e0       	ldi	r24, 0x01	; 1
    2d9a:	91 30       	cpi	r25, 0x01	; 1
    2d9c:	f9 f0       	breq	.+62     	; 0x2ddc <led_is_set+0xf8>
    2d9e:	80 e0       	ldi	r24, 0x00	; 0
    2da0:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    2da2:	94 b3       	in	r25, 0x14	; 20
    2da4:	96 95       	lsr	r25
    2da6:	81 e0       	ldi	r24, 0x01	; 1
    2da8:	91 30       	cpi	r25, 0x01	; 1
    2daa:	c1 f0       	breq	.+48     	; 0x2ddc <led_is_set+0xf8>
    2dac:	80 e0       	ldi	r24, 0x00	; 0
    2dae:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    2db0:	94 b3       	in	r25, 0x14	; 20
    2db2:	81 e0       	ldi	r24, 0x01	; 1
    2db4:	91 30       	cpi	r25, 0x01	; 1
    2db6:	91 f0       	breq	.+36     	; 0x2ddc <led_is_set+0xf8>
    2db8:	80 e0       	ldi	r24, 0x00	; 0
    2dba:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2dbc:	98 b1       	in	r25, 0x08	; 8
    2dbe:	96 95       	lsr	r25
    2dc0:	81 e0       	ldi	r24, 0x01	; 1
    2dc2:	91 30       	cpi	r25, 0x01	; 1
    2dc4:	59 f0       	breq	.+22     	; 0x2ddc <led_is_set+0xf8>
    2dc6:	80 e0       	ldi	r24, 0x00	; 0
    2dc8:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2dca:	92 b1       	in	r25, 0x02	; 2
    2dcc:	96 95       	lsr	r25
    2dce:	96 95       	lsr	r25
    2dd0:	81 e0       	ldi	r24, 0x01	; 1
    2dd2:	91 30       	cpi	r25, 0x01	; 1
    2dd4:	19 f0       	breq	.+6      	; 0x2ddc <led_is_set+0xf8>
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	08 95       	ret
    2dda:	08 95       	ret
			break;
		default:
		break;
	}
}
    2ddc:	08 95       	ret

00002dde <led_toggle>:



void led_toggle(uint8_t led_id){
    2dde:	cf 93       	push	r28
    2de0:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2de2:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <led_is_set>
    2de6:	88 23       	and	r24, r24
    2de8:	21 f0       	breq	.+8      	; 0x2df2 <led_toggle+0x14>
		led_clear(led_id);
    2dea:	8c 2f       	mov	r24, r28
    2dec:	0e 94 30 16 	call	0x2c60	; 0x2c60 <led_clear>
    2df0:	03 c0       	rjmp	.+6      	; 0x2df8 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2df2:	8c 2f       	mov	r24, r28
    2df4:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}
}
    2df8:	cf 91       	pop	r28
    2dfa:	08 95       	ret

00002dfc <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2dfc:	ef 92       	push	r14
    2dfe:	ff 92       	push	r15
    2e00:	0f 93       	push	r16
    2e02:	1f 93       	push	r17
    2e04:	cf 93       	push	r28
    2e06:	df 93       	push	r29
    2e08:	7c 01       	movw	r14, r24
    2e0a:	c0 e0       	ldi	r28, 0x00	; 0
    2e0c:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2e0e:	01 e0       	ldi	r16, 0x01	; 1
    2e10:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2e12:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2e14:	98 01       	movw	r18, r16
    2e16:	0c 2e       	mov	r0, r28
    2e18:	02 c0       	rjmp	.+4      	; 0x2e1e <led_state_set+0x22>
    2e1a:	22 0f       	add	r18, r18
    2e1c:	33 1f       	adc	r19, r19
    2e1e:	0a 94       	dec	r0
    2e20:	e2 f7       	brpl	.-8      	; 0x2e1a <led_state_set+0x1e>
    2e22:	2e 21       	and	r18, r14
    2e24:	3f 21       	and	r19, r15
    2e26:	21 15       	cp	r18, r1
    2e28:	31 05       	cpc	r19, r1
    2e2a:	11 f0       	breq	.+4      	; 0x2e30 <led_state_set+0x34>
			led_set(i);
    2e2c:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
    2e30:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2e32:	cb 30       	cpi	r28, 0x0B	; 11
    2e34:	d1 05       	cpc	r29, r1
    2e36:	69 f7       	brne	.-38     	; 0x2e12 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2e38:	df 91       	pop	r29
    2e3a:	cf 91       	pop	r28
    2e3c:	1f 91       	pop	r17
    2e3e:	0f 91       	pop	r16
    2e40:	ff 90       	pop	r15
    2e42:	ef 90       	pop	r14
    2e44:	08 95       	ret

00002e46 <led_state_return>:

uint16_t led_state_return(void){
    2e46:	0f 93       	push	r16
    2e48:	1f 93       	push	r17
    2e4a:	cf 93       	push	r28
    2e4c:	df 93       	push	r29
    2e4e:	c0 e0       	ldi	r28, 0x00	; 0
    2e50:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2e52:	8c 2f       	mov	r24, r28
    2e54:	0e 94 72 16 	call	0x2ce4	; 0x2ce4 <led_is_set>
    2e58:	90 e0       	ldi	r25, 0x00	; 0
    2e5a:	0c 2e       	mov	r0, r28
    2e5c:	02 c0       	rjmp	.+4      	; 0x2e62 <led_state_return+0x1c>
    2e5e:	88 0f       	add	r24, r24
    2e60:	99 1f       	adc	r25, r25
    2e62:	0a 94       	dec	r0
    2e64:	e2 f7       	brpl	.-8      	; 0x2e5e <led_state_return+0x18>
    2e66:	08 2b       	or	r16, r24
    2e68:	19 2b       	or	r17, r25
    2e6a:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2e6c:	cb 30       	cpi	r28, 0x0B	; 11
    2e6e:	d1 05       	cpc	r29, r1
    2e70:	81 f7       	brne	.-32     	; 0x2e52 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2e72:	80 2f       	mov	r24, r16
    2e74:	91 2f       	mov	r25, r17
    2e76:	df 91       	pop	r29
    2e78:	cf 91       	pop	r28
    2e7a:	1f 91       	pop	r17
    2e7c:	0f 91       	pop	r16
    2e7e:	08 95       	ret

00002e80 <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    2e80:	cf 93       	push	r28
    2e82:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    2e84:	83 31       	cpi	r24, 0x13	; 19
    2e86:	10 f4       	brcc	.+4      	; 0x2e8c <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    2e88:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <led_clear_all>
	}
	
	if(percent>19){
    2e8c:	c4 31       	cpi	r28, 0x14	; 20
    2e8e:	30 f0       	brcs	.+12     	; 0x2e9c <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    2e90:	82 e0       	ldi	r24, 0x02	; 2
    2e92:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
		led_set(LED_ID_AD);
    2e96:	89 e0       	ldi	r24, 0x09	; 9
    2e98:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}
	
	if(percent>39){
    2e9c:	c8 32       	cpi	r28, 0x28	; 40
    2e9e:	30 f0       	brcs	.+12     	; 0x2eac <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    2ea0:	8a e0       	ldi	r24, 0x0A	; 10
    2ea2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
		led_set(LED_ID_KOBI);
    2ea6:	88 e0       	ldi	r24, 0x08	; 8
    2ea8:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}		
	
	if(percent>59){
    2eac:	cc 33       	cpi	r28, 0x3C	; 60
    2eae:	30 f0       	brcs	.+12     	; 0x2ebc <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    2eb0:	80 e0       	ldi	r24, 0x00	; 0
    2eb2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
		led_set(LED_ID_RECUP);
    2eb6:	87 e0       	ldi	r24, 0x07	; 7
    2eb8:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}		
	
	if(percent>79){
    2ebc:	c0 35       	cpi	r28, 0x50	; 80
    2ebe:	30 f0       	brcs	.+12     	; 0x2ecc <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    2ec0:	83 e0       	ldi	r24, 0x03	; 3
    2ec2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
		led_set(LED_ID_TV);
    2ec6:	86 e0       	ldi	r24, 0x06	; 6
    2ec8:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}
	
	if(percent>99){
    2ecc:	c4 36       	cpi	r28, 0x64	; 100
    2ece:	30 f0       	brcs	.+12     	; 0x2edc <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    2ed0:	84 e0       	ldi	r24, 0x04	; 4
    2ed2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
		led_set(LED_ID_TC);
    2ed6:	85 e0       	ldi	r24, 0x05	; 5
    2ed8:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <led_set>
	}		
		
	
	
	
}
    2edc:	cf 91       	pop	r28
    2ede:	08 95       	ret

00002ee0 <main_deinit>:
		
}

void main_deinit(){
	
}
    2ee0:	08 95       	ret

00002ee2 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2ee2:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2ee4:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2ee6:	87 b1       	in	r24, 0x07	; 7
    2ee8:	80 76       	andi	r24, 0x60	; 96
    2eea:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2eec:	8f ef       	ldi	r24, 0xFF	; 255
    2eee:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2ef0:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2ef2:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2ef4:	93 b3       	in	r25, 0x13	; 19
    2ef6:	90 7e       	andi	r25, 0xE0	; 224
    2ef8:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2efa:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2efc:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2efe:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2f00:	9b b1       	in	r25, 0x0b	; 11
    2f02:	9f 69       	ori	r25, 0x9F	; 159
    2f04:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2f06:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2f08:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2f0a:	84 b3       	in	r24, 0x14	; 20
    2f0c:	8f 61       	ori	r24, 0x1F	; 31
    2f0e:	84 bb       	out	0x14, r24	; 20
	
}
    2f10:	08 95       	ret

00002f12 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    2f12:	10 92 6e 07 	sts	0x076E, r1
	
	ports_init();
    2f16:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <ports_init>
	
	CANInit();
    2f1a:	0e 94 dd 03 	call	0x7ba	; 0x7ba <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2f1e:	82 e0       	ldi	r24, 0x02	; 2
    2f20:	60 e0       	ldi	r22, 0x00	; 0
    2f22:	0e 94 5e 19 	call	0x32bc	; 0x32bc <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2f26:	83 e0       	ldi	r24, 0x03	; 3
    2f28:	60 e0       	ldi	r22, 0x00	; 0
    2f2a:	0e 94 63 19 	call	0x32c6	; 0x32c6 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2f2e:	0e 94 68 19 	call	0x32d0	; 0x32d0 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2f32:	0e 94 98 19 	call	0x3330	; 0x3330 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2f36:	0e 94 89 03 	call	0x712	; 0x712 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2f3a:	0e 94 b8 19 	call	0x3370	; 0x3370 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2f3e:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2f42:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2f46:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <display_init>
	#endif
	
	#if HAS_RADIO
	radio_init();
    2f4a:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <radio_init>
	#endif
	
	InitWDT();
    2f4e:	0e 94 c8 19 	call	0x3390	; 0x3390 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2f52:	80 e0       	ldi	r24, 0x00	; 0
    2f54:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	
		
}
    2f58:	08 95       	ret

00002f5a <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2f5a:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2f5c:	5a 98       	cbi	0x0b, 2	; 11
}
    2f5e:	08 95       	ret

00002f60 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2f60:	5a 9a       	sbi	0x0b, 2	; 11
}
    2f62:	08 95       	ret

00002f64 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2f64:	5a 98       	cbi	0x0b, 2	; 11
}
    2f66:	08 95       	ret

00002f68 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2f68:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2f6a:	20 9a       	sbi	0x04, 0	; 4
    2f6c:	94 b1       	in	r25, 0x04	; 4
    2f6e:	96 60       	ori	r25, 0x06	; 6
    2f70:	94 b9       	out	0x04, r25	; 4
    2f72:	9c b5       	in	r25, 0x2c	; 44
    2f74:	90 7c       	andi	r25, 0xC0	; 192
    2f76:	9c bd       	out	0x2c, r25	; 44
    2f78:	9c b5       	in	r25, 0x2c	; 44
    2f7a:	8f 73       	andi	r24, 0x3F	; 63
    2f7c:	89 2b       	or	r24, r25
    2f7e:	8c bd       	out	0x2c, r24	; 44
    2f80:	8d b5       	in	r24, 0x2d	; 45
    2f82:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2f84:	8c b5       	in	r24, 0x2c	; 44
    2f86:	80 64       	ori	r24, 0x40	; 64
    2f88:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2f8a:	81 e0       	ldi	r24, 0x01	; 1
    2f8c:	08 95       	ret

00002f8e <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2f8e:	8d b5       	in	r24, 0x2d	; 45
}
    2f90:	80 78       	andi	r24, 0x80	; 128
    2f92:	08 95       	ret

00002f94 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2f94:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2f96:	0d b4       	in	r0, 0x2d	; 45
    2f98:	07 fe       	sbrs	r0, 7
    2f9a:	fd cf       	rjmp	.-6      	; 0x2f96 <spi_putchar+0x2>
    return ch;
}
    2f9c:	08 95       	ret

00002f9e <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2f9e:	0d b4       	in	r0, 0x2d	; 45
    2fa0:	07 fe       	sbrs	r0, 7
    2fa2:	fd cf       	rjmp	.-6      	; 0x2f9e <spi_getchar>
    ch = Spi_get_byte();
    2fa4:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2fa6:	08 95       	ret

00002fa8 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    2fa8:	0d b4       	in	r0, 0x2d	; 45
    2faa:	07 fe       	sbrs	r0, 7
    2fac:	fd cf       	rjmp	.-6      	; 0x2fa8 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2fae:	8e bd       	out	0x2e, r24	; 46
}
    2fb0:	08 95       	ret

00002fb2 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2fb2:	1f 92       	push	r1
    2fb4:	0f 92       	push	r0
    2fb6:	0f b6       	in	r0, 0x3f	; 63
    2fb8:	0f 92       	push	r0
    2fba:	11 24       	eor	r1, r1
}
    2fbc:	0f 90       	pop	r0
    2fbe:	0f be       	out	0x3f, r0	; 63
    2fc0:	0f 90       	pop	r0
    2fc2:	1f 90       	pop	r1
    2fc4:	18 95       	reti

00002fc6 <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    2fc6:	cf 92       	push	r12
    2fc8:	ef 92       	push	r14
    2fca:	0f 93       	push	r16
    2fcc:	cf 93       	push	r28
			start_up_count++;
    2fce:	20 91 62 07 	lds	r18, 0x0762
    2fd2:	2f 5f       	subi	r18, 0xFF	; 255
    2fd4:	20 93 62 07 	sts	0x0762, r18
			
			if(((start_up_count%6)==0)){
    2fd8:	82 2f       	mov	r24, r18
    2fda:	66 e0       	ldi	r22, 0x06	; 6
    2fdc:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2fe0:	99 23       	and	r25, r25
    2fe2:	e9 f4       	brne	.+58     	; 0x301e <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    2fe4:	c6 e0       	ldi	r28, 0x06	; 6
    2fe6:	82 2f       	mov	r24, r18
    2fe8:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    2fec:	88 0f       	add	r24, r24
    2fee:	98 2f       	mov	r25, r24
    2ff0:	99 0f       	add	r25, r25
    2ff2:	99 0f       	add	r25, r25
    2ff4:	89 0f       	add	r24, r25
    2ff6:	0e 94 58 14 	call	0x28b0	; 0x28b0 <display_starting>
				led_percent_bar((start_up_count/6)*10);
    2ffa:	80 91 62 07 	lds	r24, 0x0762
    2ffe:	6c 2f       	mov	r22, r28
    3000:	0e 94 de 19 	call	0x33bc	; 0x33bc <__udivmodqi4>
    3004:	28 2f       	mov	r18, r24
    3006:	30 e0       	ldi	r19, 0x00	; 0
    3008:	22 0f       	add	r18, r18
    300a:	33 1f       	adc	r19, r19
    300c:	c9 01       	movw	r24, r18
    300e:	88 0f       	add	r24, r24
    3010:	99 1f       	adc	r25, r25
    3012:	88 0f       	add	r24, r24
    3014:	99 1f       	adc	r25, r25
    3016:	82 0f       	add	r24, r18
    3018:	93 1f       	adc	r25, r19
    301a:	0e 94 40 17 	call	0x2e80	; 0x2e80 <led_percent_bar>
			}
			
			if(start_up_count>=65){
    301e:	80 91 62 07 	lds	r24, 0x0762
    3022:	81 34       	cpi	r24, 0x41	; 65
    3024:	80 f0       	brcs	.+32     	; 0x3046 <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    3026:	81 e0       	ldi	r24, 0x01	; 1
    3028:	80 93 6e 07 	sts	0x076E, r24
				selected_menu=DISPLAY_MENU_HOME;
    302c:	10 92 ca 07 	sts	0x07CA, r1
				display_update(selected_menu,0,0,0,0,0,0);
    3030:	80 e0       	ldi	r24, 0x00	; 0
    3032:	60 e0       	ldi	r22, 0x00	; 0
    3034:	40 e0       	ldi	r20, 0x00	; 0
    3036:	20 e0       	ldi	r18, 0x00	; 0
    3038:	00 e0       	ldi	r16, 0x00	; 0
    303a:	ee 24       	eor	r14, r14
    303c:	cc 24       	eor	r12, r12
    303e:	0e 94 ed 12 	call	0x25da	; 0x25da <display_update>
				//clear all leds
				led_clear_all();
    3042:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <led_clear_all>
			}
    3046:	cf 91       	pop	r28
    3048:	0f 91       	pop	r16
    304a:	ef 90       	pop	r14
    304c:	cf 90       	pop	r12
    304e:	08 95       	ret

00003050 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    3050:	1f 92       	push	r1
    3052:	0f 92       	push	r0
    3054:	0f b6       	in	r0, 0x3f	; 63
    3056:	0f 92       	push	r0
    3058:	11 24       	eor	r1, r1
	return;
}
    305a:	0f 90       	pop	r0
    305c:	0f be       	out	0x3f, r0	; 63
    305e:	0f 90       	pop	r0
    3060:	1f 90       	pop	r1
    3062:	18 95       	reti

00003064 <__vector_17>:

ISR(TIMER0_OVF_vect){
    3064:	1f 92       	push	r1
    3066:	0f 92       	push	r0
    3068:	0f b6       	in	r0, 0x3f	; 63
    306a:	0f 92       	push	r0
    306c:	11 24       	eor	r1, r1
	return;
}
    306e:	0f 90       	pop	r0
    3070:	0f be       	out	0x3f, r0	; 63
    3072:	0f 90       	pop	r0
    3074:	1f 90       	pop	r1
    3076:	18 95       	reti

00003078 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    3078:	1f 92       	push	r1
    307a:	0f 92       	push	r0
    307c:	0f b6       	in	r0, 0x3f	; 63
    307e:	0f 92       	push	r0
    3080:	11 24       	eor	r1, r1
    3082:	2f 93       	push	r18
    3084:	3f 93       	push	r19
    3086:	4f 93       	push	r20
    3088:	5f 93       	push	r21
    308a:	6f 93       	push	r22
    308c:	7f 93       	push	r23
    308e:	8f 93       	push	r24
    3090:	9f 93       	push	r25
    3092:	af 93       	push	r26
    3094:	bf 93       	push	r27
    3096:	ef 93       	push	r30
    3098:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    309a:	e8 e8       	ldi	r30, 0x88	; 136
    309c:	f0 e0       	ldi	r31, 0x00	; 0
    309e:	80 81       	ld	r24, Z
    30a0:	91 81       	ldd	r25, Z+1	; 0x01
    30a2:	80 5d       	subi	r24, 0xD0	; 208
    30a4:	9a 48       	sbci	r25, 0x8A	; 138
    30a6:	91 83       	std	Z+1, r25	; 0x01
    30a8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    30aa:	81 e0       	ldi	r24, 0x01	; 1
    30ac:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    30b0:	ff 91       	pop	r31
    30b2:	ef 91       	pop	r30
    30b4:	bf 91       	pop	r27
    30b6:	af 91       	pop	r26
    30b8:	9f 91       	pop	r25
    30ba:	8f 91       	pop	r24
    30bc:	7f 91       	pop	r23
    30be:	6f 91       	pop	r22
    30c0:	5f 91       	pop	r21
    30c2:	4f 91       	pop	r20
    30c4:	3f 91       	pop	r19
    30c6:	2f 91       	pop	r18
    30c8:	0f 90       	pop	r0
    30ca:	0f be       	out	0x3f, r0	; 63
    30cc:	0f 90       	pop	r0
    30ce:	1f 90       	pop	r1
    30d0:	18 95       	reti

000030d2 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    30d2:	1f 92       	push	r1
    30d4:	0f 92       	push	r0
    30d6:	0f b6       	in	r0, 0x3f	; 63
    30d8:	0f 92       	push	r0
    30da:	11 24       	eor	r1, r1
    30dc:	2f 93       	push	r18
    30de:	3f 93       	push	r19
    30e0:	4f 93       	push	r20
    30e2:	5f 93       	push	r21
    30e4:	6f 93       	push	r22
    30e6:	7f 93       	push	r23
    30e8:	8f 93       	push	r24
    30ea:	9f 93       	push	r25
    30ec:	af 93       	push	r26
    30ee:	bf 93       	push	r27
    30f0:	ef 93       	push	r30
    30f2:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    30f4:	ea e8       	ldi	r30, 0x8A	; 138
    30f6:	f0 e0       	ldi	r31, 0x00	; 0
    30f8:	80 81       	ld	r24, Z
    30fa:	91 81       	ldd	r25, Z+1	; 0x01
    30fc:	80 5a       	subi	r24, 0xA0	; 160
    30fe:	95 41       	sbci	r25, 0x15	; 21
    3100:	91 83       	std	Z+1, r25	; 0x01
    3102:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    3104:	82 e0       	ldi	r24, 0x02	; 2
    3106:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    310a:	ff 91       	pop	r31
    310c:	ef 91       	pop	r30
    310e:	bf 91       	pop	r27
    3110:	af 91       	pop	r26
    3112:	9f 91       	pop	r25
    3114:	8f 91       	pop	r24
    3116:	7f 91       	pop	r23
    3118:	6f 91       	pop	r22
    311a:	5f 91       	pop	r21
    311c:	4f 91       	pop	r20
    311e:	3f 91       	pop	r19
    3120:	2f 91       	pop	r18
    3122:	0f 90       	pop	r0
    3124:	0f be       	out	0x3f, r0	; 63
    3126:	0f 90       	pop	r0
    3128:	1f 90       	pop	r1
    312a:	18 95       	reti

0000312c <__vector_14>:

ISR(TIMER1_COMPC_vect){
    312c:	1f 92       	push	r1
    312e:	0f 92       	push	r0
    3130:	0f b6       	in	r0, 0x3f	; 63
    3132:	0f 92       	push	r0
    3134:	11 24       	eor	r1, r1
    3136:	2f 93       	push	r18
    3138:	3f 93       	push	r19
    313a:	4f 93       	push	r20
    313c:	5f 93       	push	r21
    313e:	6f 93       	push	r22
    3140:	7f 93       	push	r23
    3142:	8f 93       	push	r24
    3144:	9f 93       	push	r25
    3146:	af 93       	push	r26
    3148:	bf 93       	push	r27
    314a:	ef 93       	push	r30
    314c:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    314e:	ec e8       	ldi	r30, 0x8C	; 140
    3150:	f0 e0       	ldi	r31, 0x00	; 0
    3152:	80 81       	ld	r24, Z
    3154:	91 81       	ldd	r25, Z+1	; 0x01
    3156:	88 56       	subi	r24, 0x68	; 104
    3158:	95 4c       	sbci	r25, 0xC5	; 197
    315a:	91 83       	std	Z+1, r25	; 0x01
    315c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    315e:	83 e0       	ldi	r24, 0x03	; 3
    3160:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    3164:	ff 91       	pop	r31
    3166:	ef 91       	pop	r30
    3168:	bf 91       	pop	r27
    316a:	af 91       	pop	r26
    316c:	9f 91       	pop	r25
    316e:	8f 91       	pop	r24
    3170:	7f 91       	pop	r23
    3172:	6f 91       	pop	r22
    3174:	5f 91       	pop	r21
    3176:	4f 91       	pop	r20
    3178:	3f 91       	pop	r19
    317a:	2f 91       	pop	r18
    317c:	0f 90       	pop	r0
    317e:	0f be       	out	0x3f, r0	; 63
    3180:	0f 90       	pop	r0
    3182:	1f 90       	pop	r1
    3184:	18 95       	reti

00003186 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    3186:	1f 92       	push	r1
    3188:	0f 92       	push	r0
    318a:	0f b6       	in	r0, 0x3f	; 63
    318c:	0f 92       	push	r0
    318e:	11 24       	eor	r1, r1
    3190:	2f 93       	push	r18
    3192:	3f 93       	push	r19
    3194:	4f 93       	push	r20
    3196:	5f 93       	push	r21
    3198:	6f 93       	push	r22
    319a:	7f 93       	push	r23
    319c:	8f 93       	push	r24
    319e:	9f 93       	push	r25
    31a0:	af 93       	push	r26
    31a2:	bf 93       	push	r27
    31a4:	ef 93       	push	r30
    31a6:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    31a8:	e8 e9       	ldi	r30, 0x98	; 152
    31aa:	f0 e0       	ldi	r31, 0x00	; 0
    31ac:	80 81       	ld	r24, Z
    31ae:	91 81       	ldd	r25, Z+1	; 0x01
    31b0:	80 59       	subi	r24, 0x90	; 144
    31b2:	96 4b       	sbci	r25, 0xB6	; 182
    31b4:	91 83       	std	Z+1, r25	; 0x01
    31b6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    31b8:	84 e0       	ldi	r24, 0x04	; 4
    31ba:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    31be:	ff 91       	pop	r31
    31c0:	ef 91       	pop	r30
    31c2:	bf 91       	pop	r27
    31c4:	af 91       	pop	r26
    31c6:	9f 91       	pop	r25
    31c8:	8f 91       	pop	r24
    31ca:	7f 91       	pop	r23
    31cc:	6f 91       	pop	r22
    31ce:	5f 91       	pop	r21
    31d0:	4f 91       	pop	r20
    31d2:	3f 91       	pop	r19
    31d4:	2f 91       	pop	r18
    31d6:	0f 90       	pop	r0
    31d8:	0f be       	out	0x3f, r0	; 63
    31da:	0f 90       	pop	r0
    31dc:	1f 90       	pop	r1
    31de:	18 95       	reti

000031e0 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    31e0:	1f 92       	push	r1
    31e2:	0f 92       	push	r0
    31e4:	0f b6       	in	r0, 0x3f	; 63
    31e6:	0f 92       	push	r0
    31e8:	11 24       	eor	r1, r1
    31ea:	2f 93       	push	r18
    31ec:	3f 93       	push	r19
    31ee:	4f 93       	push	r20
    31f0:	5f 93       	push	r21
    31f2:	6f 93       	push	r22
    31f4:	7f 93       	push	r23
    31f6:	8f 93       	push	r24
    31f8:	9f 93       	push	r25
    31fa:	af 93       	push	r26
    31fc:	bf 93       	push	r27
    31fe:	ef 93       	push	r30
    3200:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    3202:	ea e9       	ldi	r30, 0x9A	; 154
    3204:	f0 e0       	ldi	r31, 0x00	; 0
    3206:	80 81       	ld	r24, Z
    3208:	91 81       	ldd	r25, Z+1	; 0x01
    320a:	80 52       	subi	r24, 0x20	; 32
    320c:	9d 46       	sbci	r25, 0x6D	; 109
    320e:	91 83       	std	Z+1, r25	; 0x01
    3210:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    3212:	85 e0       	ldi	r24, 0x05	; 5
    3214:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    3218:	ff 91       	pop	r31
    321a:	ef 91       	pop	r30
    321c:	bf 91       	pop	r27
    321e:	af 91       	pop	r26
    3220:	9f 91       	pop	r25
    3222:	8f 91       	pop	r24
    3224:	7f 91       	pop	r23
    3226:	6f 91       	pop	r22
    3228:	5f 91       	pop	r21
    322a:	4f 91       	pop	r20
    322c:	3f 91       	pop	r19
    322e:	2f 91       	pop	r18
    3230:	0f 90       	pop	r0
    3232:	0f be       	out	0x3f, r0	; 63
    3234:	0f 90       	pop	r0
    3236:	1f 90       	pop	r1
    3238:	18 95       	reti

0000323a <__vector_30>:

ISR(TIMER3_COMPC_vect){
    323a:	1f 92       	push	r1
    323c:	0f 92       	push	r0
    323e:	0f b6       	in	r0, 0x3f	; 63
    3240:	0f 92       	push	r0
    3242:	11 24       	eor	r1, r1
    3244:	2f 93       	push	r18
    3246:	3f 93       	push	r19
    3248:	4f 93       	push	r20
    324a:	5f 93       	push	r21
    324c:	6f 93       	push	r22
    324e:	7f 93       	push	r23
    3250:	8f 93       	push	r24
    3252:	9f 93       	push	r25
    3254:	af 93       	push	r26
    3256:	bf 93       	push	r27
    3258:	ef 93       	push	r30
    325a:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    325c:	ec e9       	ldi	r30, 0x9C	; 156
    325e:	f0 e0       	ldi	r31, 0x00	; 0
    3260:	80 81       	ld	r24, Z
    3262:	91 81       	ldd	r25, Z+1	; 0x01
    3264:	80 59       	subi	r24, 0x90	; 144
    3266:	9c 4e       	sbci	r25, 0xEC	; 236
    3268:	91 83       	std	Z+1, r25	; 0x01
    326a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    326c:	86 e0       	ldi	r24, 0x06	; 6
    326e:	0e 94 82 14 	call	0x2904	; 0x2904 <EventAddEvent>
	return;
}
    3272:	ff 91       	pop	r31
    3274:	ef 91       	pop	r30
    3276:	bf 91       	pop	r27
    3278:	af 91       	pop	r26
    327a:	9f 91       	pop	r25
    327c:	8f 91       	pop	r24
    327e:	7f 91       	pop	r23
    3280:	6f 91       	pop	r22
    3282:	5f 91       	pop	r21
    3284:	4f 91       	pop	r20
    3286:	3f 91       	pop	r19
    3288:	2f 91       	pop	r18
    328a:	0f 90       	pop	r0
    328c:	0f be       	out	0x3f, r0	; 63
    328e:	0f 90       	pop	r0
    3290:	1f 90       	pop	r1
    3292:	18 95       	reti

00003294 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    3294:	1f 92       	push	r1
    3296:	0f 92       	push	r0
    3298:	0f b6       	in	r0, 0x3f	; 63
    329a:	0f 92       	push	r0
    329c:	11 24       	eor	r1, r1
    329e:	0f 90       	pop	r0
    32a0:	0f be       	out	0x3f, r0	; 63
    32a2:	0f 90       	pop	r0
    32a4:	1f 90       	pop	r1
    32a6:	18 95       	reti

000032a8 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    32a8:	1f 92       	push	r1
    32aa:	0f 92       	push	r0
    32ac:	0f b6       	in	r0, 0x3f	; 63
    32ae:	0f 92       	push	r0
    32b0:	11 24       	eor	r1, r1
    32b2:	0f 90       	pop	r0
    32b4:	0f be       	out	0x3f, r0	; 63
    32b6:	0f 90       	pop	r0
    32b8:	1f 90       	pop	r1
    32ba:	18 95       	reti

000032bc <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    32bc:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    32c0:	60 93 6f 00 	sts	0x006F, r22
}
    32c4:	08 95       	ret

000032c6 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    32c6:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    32ca:	60 93 71 00 	sts	0x0071, r22
}
    32ce:	08 95       	ret

000032d0 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    32d0:	80 91 84 00 	lds	r24, 0x0084
    32d4:	90 91 85 00 	lds	r25, 0x0085
    32d8:	80 5d       	subi	r24, 0xD0	; 208
    32da:	9a 48       	sbci	r25, 0x8A	; 138
    32dc:	90 93 89 00 	sts	0x0089, r25
    32e0:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    32e4:	ef e6       	ldi	r30, 0x6F	; 111
    32e6:	f0 e0       	ldi	r31, 0x00	; 0
    32e8:	80 81       	ld	r24, Z
    32ea:	82 60       	ori	r24, 0x02	; 2
    32ec:	80 83       	st	Z, r24
}
    32ee:	08 95       	ret

000032f0 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    32f0:	80 91 84 00 	lds	r24, 0x0084
    32f4:	90 91 85 00 	lds	r25, 0x0085
    32f8:	80 5a       	subi	r24, 0xA0	; 160
    32fa:	95 41       	sbci	r25, 0x15	; 21
    32fc:	90 93 8b 00 	sts	0x008B, r25
    3300:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    3304:	ef e6       	ldi	r30, 0x6F	; 111
    3306:	f0 e0       	ldi	r31, 0x00	; 0
    3308:	80 81       	ld	r24, Z
    330a:	84 60       	ori	r24, 0x04	; 4
    330c:	80 83       	st	Z, r24
}
    330e:	08 95       	ret

00003310 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    3310:	80 91 84 00 	lds	r24, 0x0084
    3314:	90 91 85 00 	lds	r25, 0x0085
    3318:	88 56       	subi	r24, 0x68	; 104
    331a:	95 4c       	sbci	r25, 0xC5	; 197
    331c:	90 93 8d 00 	sts	0x008D, r25
    3320:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    3324:	ef e6       	ldi	r30, 0x6F	; 111
    3326:	f0 e0       	ldi	r31, 0x00	; 0
    3328:	80 81       	ld	r24, Z
    332a:	88 60       	ori	r24, 0x08	; 8
    332c:	80 83       	st	Z, r24
}
    332e:	08 95       	ret

00003330 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    3330:	80 91 94 00 	lds	r24, 0x0094
    3334:	90 91 95 00 	lds	r25, 0x0095
    3338:	80 59       	subi	r24, 0x90	; 144
    333a:	96 4b       	sbci	r25, 0xB6	; 182
    333c:	90 93 99 00 	sts	0x0099, r25
    3340:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    3344:	e1 e7       	ldi	r30, 0x71	; 113
    3346:	f0 e0       	ldi	r31, 0x00	; 0
    3348:	80 81       	ld	r24, Z
    334a:	82 60       	ori	r24, 0x02	; 2
    334c:	80 83       	st	Z, r24
}
    334e:	08 95       	ret

00003350 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    3350:	80 91 94 00 	lds	r24, 0x0094
    3354:	90 91 95 00 	lds	r25, 0x0095
    3358:	80 52       	subi	r24, 0x20	; 32
    335a:	9d 46       	sbci	r25, 0x6D	; 109
    335c:	90 93 9b 00 	sts	0x009B, r25
    3360:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    3364:	e1 e7       	ldi	r30, 0x71	; 113
    3366:	f0 e0       	ldi	r31, 0x00	; 0
    3368:	80 81       	ld	r24, Z
    336a:	84 60       	ori	r24, 0x04	; 4
    336c:	80 83       	st	Z, r24
}
    336e:	08 95       	ret

00003370 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    3370:	80 91 94 00 	lds	r24, 0x0094
    3374:	90 91 95 00 	lds	r25, 0x0095
    3378:	80 59       	subi	r24, 0x90	; 144
    337a:	9c 4e       	sbci	r25, 0xEC	; 236
    337c:	90 93 9d 00 	sts	0x009D, r25
    3380:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    3384:	e1 e7       	ldi	r30, 0x71	; 113
    3386:	f0 e0       	ldi	r31, 0x00	; 0
    3388:	80 81       	ld	r24, Z
    338a:	88 60       	ori	r24, 0x08	; 8
    338c:	80 83       	st	Z, r24
}
    338e:	08 95       	ret

00003390 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    3390:	2b e0       	ldi	r18, 0x0B	; 11
    3392:	88 e1       	ldi	r24, 0x18	; 24
    3394:	90 e0       	ldi	r25, 0x00	; 0
    3396:	0f b6       	in	r0, 0x3f	; 63
    3398:	f8 94       	cli
    339a:	a8 95       	wdr
    339c:	80 93 60 00 	sts	0x0060, r24
    33a0:	0f be       	out	0x3f, r0	; 63
    33a2:	20 93 60 00 	sts	0x0060, r18
}
    33a6:	08 95       	ret

000033a8 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    33a8:	04 b6       	in	r0, 0x34	; 52
    33aa:	03 fe       	sbrs	r0, 3
    33ac:	06 c0       	rjmp	.+12     	; 0x33ba <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    33ae:	84 b7       	in	r24, 0x34	; 52
    33b0:	87 7f       	andi	r24, 0xF7	; 247
    33b2:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    33b4:	80 e1       	ldi	r24, 0x10	; 16
    33b6:	0e 94 6f 14 	call	0x28de	; 0x28de <AddError>
	}
}
    33ba:	08 95       	ret

000033bc <__udivmodqi4>:
    33bc:	99 1b       	sub	r25, r25
    33be:	79 e0       	ldi	r23, 0x09	; 9
    33c0:	04 c0       	rjmp	.+8      	; 0x33ca <__udivmodqi4_ep>

000033c2 <__udivmodqi4_loop>:
    33c2:	99 1f       	adc	r25, r25
    33c4:	96 17       	cp	r25, r22
    33c6:	08 f0       	brcs	.+2      	; 0x33ca <__udivmodqi4_ep>
    33c8:	96 1b       	sub	r25, r22

000033ca <__udivmodqi4_ep>:
    33ca:	88 1f       	adc	r24, r24
    33cc:	7a 95       	dec	r23
    33ce:	c9 f7       	brne	.-14     	; 0x33c2 <__udivmodqi4_loop>
    33d0:	80 95       	com	r24
    33d2:	08 95       	ret

000033d4 <__divmodhi4>:
    33d4:	97 fb       	bst	r25, 7
    33d6:	09 2e       	mov	r0, r25
    33d8:	07 26       	eor	r0, r23
    33da:	0a d0       	rcall	.+20     	; 0x33f0 <__divmodhi4_neg1>
    33dc:	77 fd       	sbrc	r23, 7
    33de:	04 d0       	rcall	.+8      	; 0x33e8 <__divmodhi4_neg2>
    33e0:	0c d0       	rcall	.+24     	; 0x33fa <__udivmodhi4>
    33e2:	06 d0       	rcall	.+12     	; 0x33f0 <__divmodhi4_neg1>
    33e4:	00 20       	and	r0, r0
    33e6:	1a f4       	brpl	.+6      	; 0x33ee <__divmodhi4_exit>

000033e8 <__divmodhi4_neg2>:
    33e8:	70 95       	com	r23
    33ea:	61 95       	neg	r22
    33ec:	7f 4f       	sbci	r23, 0xFF	; 255

000033ee <__divmodhi4_exit>:
    33ee:	08 95       	ret

000033f0 <__divmodhi4_neg1>:
    33f0:	f6 f7       	brtc	.-4      	; 0x33ee <__divmodhi4_exit>
    33f2:	90 95       	com	r25
    33f4:	81 95       	neg	r24
    33f6:	9f 4f       	sbci	r25, 0xFF	; 255
    33f8:	08 95       	ret

000033fa <__udivmodhi4>:
    33fa:	aa 1b       	sub	r26, r26
    33fc:	bb 1b       	sub	r27, r27
    33fe:	51 e1       	ldi	r21, 0x11	; 17
    3400:	07 c0       	rjmp	.+14     	; 0x3410 <__udivmodhi4_ep>

00003402 <__udivmodhi4_loop>:
    3402:	aa 1f       	adc	r26, r26
    3404:	bb 1f       	adc	r27, r27
    3406:	a6 17       	cp	r26, r22
    3408:	b7 07       	cpc	r27, r23
    340a:	10 f0       	brcs	.+4      	; 0x3410 <__udivmodhi4_ep>
    340c:	a6 1b       	sub	r26, r22
    340e:	b7 0b       	sbc	r27, r23

00003410 <__udivmodhi4_ep>:
    3410:	88 1f       	adc	r24, r24
    3412:	99 1f       	adc	r25, r25
    3414:	5a 95       	dec	r21
    3416:	a9 f7       	brne	.-22     	; 0x3402 <__udivmodhi4_loop>
    3418:	80 95       	com	r24
    341a:	90 95       	com	r25
    341c:	bc 01       	movw	r22, r24
    341e:	cd 01       	movw	r24, r26
    3420:	08 95       	ret

00003422 <_exit>:
    3422:	f8 94       	cli

00003424 <__stop_program>:
    3424:	ff cf       	rjmp	.-2      	; 0x3424 <__stop_program>
