#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1416a8cd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14169ba50 .scope module, "tb_maxpool_2x2" "tb_maxpool_2x2" 3 13;
 .timescale -9 -12;
P_0x141610760 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x1416107a0 .param/l "OP_HALT" 1 3 69, C4<11111111>;
P_0x1416107e0 .param/l "OP_SYNC" 1 3 68, C4<00000100>;
P_0x141610820 .param/l "OP_VECTOR" 1 3 67, C4<00000010>;
P_0x141610860 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x1416108a0 .param/l "SYNC_VPU" 1 3 73, C4<00000010>;
P_0x1416108e0 .param/l "VOP_LOAD" 1 3 71, C4<00110000>;
P_0x141610920 .param/l "VOP_MAX" 1 3 70, C4<00100001>;
P_0x141610960 .param/l "VOP_STORE" 1 3 72, C4<00110001>;
v0x600001ac6c70_0 .var/s "actual", 31 0;
v0x600001ac6d00_0 .net "axi_araddr", 39 0, L_0x60000039e6f0;  1 drivers
v0x600001ac6d90_0 .net "axi_arlen", 7 0, L_0x60000039e760;  1 drivers
v0x600001ac6e20_0 .var "axi_arready", 0 0;
v0x600001ac6eb0_0 .net "axi_arvalid", 0 0, L_0x60000039e840;  1 drivers
v0x600001ac6f40_0 .net "axi_awaddr", 39 0, L_0x60000039e450;  1 drivers
v0x600001ac6fd0_0 .net "axi_awlen", 7 0, L_0x60000039e4c0;  1 drivers
v0x600001ac7060_0 .var "axi_awready", 0 0;
v0x600001ac70f0_0 .net "axi_awvalid", 0 0, L_0x60000039e530;  1 drivers
L_0x14808a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001ac7180_0 .net "axi_bready", 0 0, L_0x14808a968;  1 drivers
v0x600001ac7210_0 .var "axi_bresp", 1 0;
v0x600001ac72a0_0 .var "axi_bvalid", 0 0;
v0x600001ac7330_0 .var "axi_rdata", 255 0;
v0x600001ac73c0_0 .var "axi_rlast", 0 0;
v0x600001ac7450_0 .net "axi_rready", 0 0, L_0x60000039e8b0;  1 drivers
v0x600001ac74e0_0 .var "axi_rvalid", 0 0;
v0x600001ac7570_0 .net "axi_wdata", 255 0, L_0x60000039e5a0;  1 drivers
v0x600001ac7600_0 .net "axi_wlast", 0 0, L_0x60000039e610;  1 drivers
v0x600001ac7690_0 .var "axi_wready", 0 0;
v0x600001ac7720_0 .net "axi_wvalid", 0 0, L_0x60000039e680;  1 drivers
v0x600001ac77b0_0 .var "clk", 0 0;
v0x600001ac7840_0 .var/i "errors", 31 0;
v0x600001ac78d0_0 .var "global_sync_in", 0 0;
v0x600001ac7960_0 .var/i "i", 31 0;
v0x600001ac79f0_0 .var "noc_rx_addr", 19 0;
v0x600001ac7a80_0 .var "noc_rx_data", 255 0;
v0x600001ac7b10_0 .var "noc_rx_is_instr", 0 0;
v0x600001ac7ba0_0 .net "noc_rx_ready", 0 0, L_0x60000198ee40;  1 drivers
v0x600001ac7c30_0 .var "noc_rx_valid", 0 0;
L_0x14808a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ac7cc0_0 .net "noc_tx_addr", 19 0, L_0x14808a9f8;  1 drivers
L_0x14808a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ac7d50_0 .net "noc_tx_data", 255 0, L_0x14808a9b0;  1 drivers
v0x600001ac7de0_0 .var "noc_tx_ready", 0 0;
L_0x14808aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ac7e70_0 .net "noc_tx_valid", 0 0, L_0x14808aa40;  1 drivers
v0x600001ac7f00_0 .var "rst_n", 0 0;
v0x600001ac8000_0 .var "sync_grant", 0 0;
v0x600001ac8090_0 .net "sync_request", 0 0, L_0x60000039a610;  1 drivers
v0x600001ac8120_0 .net "tpc_busy", 0 0, L_0x60000039a7d0;  1 drivers
v0x600001ac81b0_0 .net "tpc_done", 0 0, L_0x60000039a680;  1 drivers
v0x600001ac8240_0 .net "tpc_error", 0 0, L_0x60000039a5a0;  1 drivers
v0x600001ac82d0_0 .var "tpc_start", 0 0;
v0x600001ac8360_0 .var "tpc_start_pc", 19 0;
E_0x600003de0800 .event negedge, v0x600001aa0090_0;
S_0x1416abb90 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x14169ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x152010000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x152010040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x152010080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1520100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x152010100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x152010140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x152010180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1520101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x152010200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x152010240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x152010280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1520102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x152010300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x152010340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x152010380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1520103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x152010400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000039b560 .functor BUFZ 1, v0x600001ac43f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039dd50 .functor OR 1, L_0x60000198bca0, L_0x60000198be80, C4<0>, C4<0>;
L_0x60000039ddc0 .functor AND 1, L_0x60000039dce0, L_0x60000039dd50, C4<1>, C4<1>;
L_0x60000039de30 .functor BUFZ 1, v0x600001ac5440_0, C4<0>, C4<0>, C4<0>;
L_0x60000039dea0 .functor BUFZ 1, v0x600001ac4f30_0, C4<0>, C4<0>, C4<0>;
L_0x60000039ea70 .functor AND 1, v0x600001ac7c30_0, L_0x60000198ee40, C4<1>, C4<1>;
L_0x60000039eae0 .functor AND 1, L_0x60000039ea70, L_0x60000198eee0, C4<1>, C4<1>;
v0x600001ac2370_0 .net *"_ivl_24", 19 0, L_0x60000198b5c0;  1 drivers
L_0x14808a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ac2400_0 .net *"_ivl_27", 3 0, L_0x14808a530;  1 drivers
v0x600001ac2490_0 .net *"_ivl_28", 19 0, L_0x60000198b660;  1 drivers
L_0x14808a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ac2520_0 .net *"_ivl_31", 14 0, L_0x14808a578;  1 drivers
L_0x14808a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ac25b0_0 .net/2u *"_ivl_34", 2 0, L_0x14808a5c0;  1 drivers
v0x600001ac2640_0 .net *"_ivl_38", 19 0, L_0x60000198b840;  1 drivers
L_0x14808a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ac26d0_0 .net *"_ivl_41", 3 0, L_0x14808a608;  1 drivers
v0x600001ac2760_0 .net *"_ivl_42", 19 0, L_0x60000198b8e0;  1 drivers
L_0x14808a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ac27f0_0 .net *"_ivl_45", 3 0, L_0x14808a650;  1 drivers
L_0x14808a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ac2880_0 .net/2u *"_ivl_48", 2 0, L_0x14808a698;  1 drivers
v0x600001ac2910_0 .net *"_ivl_52", 19 0, L_0x60000198bac0;  1 drivers
L_0x14808a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ac29a0_0 .net *"_ivl_55", 3 0, L_0x14808a6e0;  1 drivers
v0x600001ac2a30_0 .net *"_ivl_56", 19 0, L_0x60000198bb60;  1 drivers
L_0x14808a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001ac2ac0_0 .net *"_ivl_59", 3 0, L_0x14808a728;  1 drivers
L_0x14808a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001ac2b50_0 .net *"_ivl_63", 127 0, L_0x14808a770;  1 drivers
v0x600001ac2be0_0 .net *"_ivl_65", 127 0, L_0x60000198bd40;  1 drivers
L_0x14808a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ac2c70_0 .net/2u *"_ivl_68", 2 0, L_0x14808a7b8;  1 drivers
v0x600001ac2d00_0 .net *"_ivl_70", 0 0, L_0x60000198bca0;  1 drivers
L_0x14808a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001ac2d90_0 .net/2u *"_ivl_72", 2 0, L_0x14808a800;  1 drivers
v0x600001ac2e20_0 .net *"_ivl_74", 0 0, L_0x60000198be80;  1 drivers
v0x600001ac2eb0_0 .net *"_ivl_77", 0 0, L_0x60000039dd50;  1 drivers
v0x600001ac2f40_0 .net *"_ivl_87", 0 0, L_0x60000039ea70;  1 drivers
v0x600001ac2fd0_0 .net *"_ivl_89", 0 0, L_0x60000198eee0;  1 drivers
v0x600001ac3060_0 .var "act_data_d", 31 0;
v0x600001ac30f0_0 .var "act_valid_d", 0 0;
v0x600001ac3180_0 .var "act_valid_d2", 0 0;
v0x600001ac3210_0 .net "axi_araddr", 39 0, L_0x60000039e6f0;  alias, 1 drivers
v0x600001ac32a0_0 .net "axi_arlen", 7 0, L_0x60000039e760;  alias, 1 drivers
v0x600001ac3330_0 .net "axi_arready", 0 0, v0x600001ac6e20_0;  1 drivers
v0x600001ac33c0_0 .net "axi_arvalid", 0 0, L_0x60000039e840;  alias, 1 drivers
v0x600001ac3450_0 .net "axi_awaddr", 39 0, L_0x60000039e450;  alias, 1 drivers
v0x600001ac34e0_0 .net "axi_awlen", 7 0, L_0x60000039e4c0;  alias, 1 drivers
v0x600001ac3570_0 .net "axi_awready", 0 0, v0x600001ac7060_0;  1 drivers
v0x600001ac3600_0 .net "axi_awvalid", 0 0, L_0x60000039e530;  alias, 1 drivers
v0x600001ac3690_0 .net "axi_bready", 0 0, L_0x14808a968;  alias, 1 drivers
v0x600001ac3720_0 .net "axi_bresp", 1 0, v0x600001ac7210_0;  1 drivers
v0x600001ac37b0_0 .net "axi_bvalid", 0 0, v0x600001ac72a0_0;  1 drivers
v0x600001ac3840_0 .net "axi_rdata", 255 0, v0x600001ac7330_0;  1 drivers
v0x600001ac38d0_0 .net "axi_rlast", 0 0, v0x600001ac73c0_0;  1 drivers
v0x600001ac3960_0 .net "axi_rready", 0 0, L_0x60000039e8b0;  alias, 1 drivers
v0x600001ac39f0_0 .net "axi_rvalid", 0 0, v0x600001ac74e0_0;  1 drivers
v0x600001ac3a80_0 .net "axi_wdata", 255 0, L_0x60000039e5a0;  alias, 1 drivers
v0x600001ac3b10_0 .net "axi_wlast", 0 0, L_0x60000039e610;  alias, 1 drivers
v0x600001ac3ba0_0 .net "axi_wready", 0 0, v0x600001ac7690_0;  1 drivers
v0x600001ac3c30_0 .net "axi_wvalid", 0 0, L_0x60000039e680;  alias, 1 drivers
v0x600001ac3cc0_0 .net "clk", 0 0, v0x600001ac77b0_0;  1 drivers
v0x600001ac3d50_0 .net "dma_lcp_done", 0 0, L_0x60000039e220;  1 drivers
v0x600001ac3de0_0 .net "dma_lcp_ready", 0 0, L_0x60000198df40;  1 drivers
v0x600001ac3e70_0 .net "dma_sram_addr", 19 0, v0x600001aa0e10_0;  1 drivers
v0x600001ac3f00_0 .net "dma_sram_rdata", 255 0, L_0x60000039ea00;  1 drivers
v0x600001ac4000_0 .net "dma_sram_re", 0 0, L_0x60000039e3e0;  1 drivers
v0x600001ac4090_0 .net "dma_sram_ready", 0 0, L_0x60000198eda0;  1 drivers
v0x600001ac4120_0 .net "dma_sram_wdata", 255 0, L_0x60000039e300;  1 drivers
v0x600001ac41b0_0 .net "dma_sram_we", 0 0, L_0x60000039e370;  1 drivers
v0x600001ac4240_0 .net "global_sync_in", 0 0, v0x600001ac78d0_0;  1 drivers
v0x600001ac42d0 .array "instr_mem", 4095 0, 127 0;
v0x600001ac4360_0 .var "instr_rdata_reg", 127 0;
v0x600001ac43f0_0 .var "instr_valid_reg", 0 0;
v0x600001ac4480_0 .net "lcp_dma_cmd", 127 0, v0x600001aa2910_0;  1 drivers
v0x600001ac4510_0 .net "lcp_dma_valid", 0 0, L_0x60000039a8b0;  1 drivers
v0x600001ac45a0_0 .net "lcp_imem_addr", 19 0, L_0x60000039b330;  1 drivers
v0x600001ac4630_0 .net "lcp_imem_data", 127 0, v0x600001ac4360_0;  1 drivers
v0x600001ac46c0_0 .net "lcp_imem_re", 0 0, L_0x60000039b3a0;  1 drivers
v0x600001ac4750_0 .net "lcp_imem_valid", 0 0, L_0x60000039b560;  1 drivers
v0x600001ac47e0_0 .net "lcp_mxu_cmd", 127 0, v0x600001aa3600_0;  1 drivers
v0x600001ac4870_0 .net "lcp_mxu_valid", 0 0, L_0x60000039ab50;  1 drivers
v0x600001ac4900_0 .net "lcp_vpu_cmd", 127 0, v0x600001aa4240_0;  1 drivers
v0x600001ac4990_0 .net "lcp_vpu_valid", 0 0, L_0x60000039a990;  1 drivers
v0x600001ac4a20_0 .net "mxu_a_addr", 19 0, L_0x60000198b980;  1 drivers
v0x600001ac4ab0_0 .net "mxu_a_rdata", 255 0, L_0x60000039e920;  1 drivers
v0x600001ac4b40_0 .net "mxu_a_re", 0 0, L_0x60000198ba20;  1 drivers
v0x600001ac4bd0_0 .net "mxu_a_ready", 0 0, L_0x60000198ec60;  1 drivers
v0x600001ac4c60_0 .net "mxu_cfg_k", 15 0, L_0x600001985900;  1 drivers
v0x600001ac4cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000019857c0;  1 drivers
v0x600001ac4d80_0 .net "mxu_cfg_n", 15 0, L_0x600001985860;  1 drivers
v0x600001ac4e10_0 .var "mxu_col_cnt", 4 0;
v0x600001ac4ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001ac4f30_0 .var "mxu_done_reg", 0 0;
v0x600001ac4fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000019855e0;  1 drivers
v0x600001ac5050_0 .net "mxu_lcp_done", 0 0, L_0x60000039dea0;  1 drivers
v0x600001ac50e0_0 .net "mxu_lcp_ready", 0 0, L_0x60000039de30;  1 drivers
v0x600001ac5170_0 .net "mxu_o_addr", 19 0, L_0x60000198bc00;  1 drivers
v0x600001ac5200_0 .net "mxu_o_ready", 0 0, L_0x60000198ed00;  1 drivers
v0x600001ac5290_0 .net "mxu_o_wdata", 255 0, L_0x60000198bde0;  1 drivers
v0x600001ac5320_0 .net "mxu_o_we", 0 0, L_0x60000039ddc0;  1 drivers
v0x600001ac53b0_0 .var "mxu_out_cnt", 15 0;
v0x600001ac5440_0 .var "mxu_ready_reg", 0 0;
v0x600001ac54d0_0 .net "mxu_src0_addr", 15 0, L_0x600001985680;  1 drivers
v0x600001ac5560_0 .net "mxu_src1_addr", 15 0, L_0x600001985720;  1 drivers
v0x600001ac55f0_0 .var "mxu_start_array", 0 0;
v0x600001ac5680_0 .var "mxu_start_array_d", 0 0;
v0x600001ac5710_0 .var "mxu_state", 2 0;
v0x600001ac57a0_0 .net "mxu_subop", 7 0, L_0x600001985540;  1 drivers
v0x600001ac5830_0 .net "mxu_w_addr", 19 0, L_0x60000198b700;  1 drivers
v0x600001ac58c0_0 .net "mxu_w_rdata", 255 0, v0x600001abf8d0_0;  1 drivers
v0x600001ac5950_0 .net "mxu_w_re", 0 0, L_0x60000198b7a0;  1 drivers
v0x600001ac59e0_0 .net "mxu_w_ready", 0 0, L_0x60000198eb20;  1 drivers
v0x600001ac5a70_0 .net "noc_data_write", 0 0, L_0x60000039eae0;  1 drivers
v0x600001ac5b00_0 .net "noc_rx_addr", 19 0, v0x600001ac79f0_0;  1 drivers
v0x600001ac5b90_0 .net "noc_rx_data", 255 0, v0x600001ac7a80_0;  1 drivers
v0x600001ac5c20_0 .net "noc_rx_is_instr", 0 0, v0x600001ac7b10_0;  1 drivers
v0x600001ac5cb0_0 .net "noc_rx_ready", 0 0, L_0x60000198ee40;  alias, 1 drivers
v0x600001ac5d40_0 .net "noc_rx_valid", 0 0, v0x600001ac7c30_0;  1 drivers
v0x600001ac5dd0_0 .net "noc_tx_addr", 19 0, L_0x14808a9f8;  alias, 1 drivers
v0x600001ac5e60_0 .net "noc_tx_data", 255 0, L_0x14808a9b0;  alias, 1 drivers
v0x600001ac5ef0_0 .net "noc_tx_ready", 0 0, v0x600001ac7de0_0;  1 drivers
v0x600001ac5f80_0 .net "noc_tx_valid", 0 0, L_0x14808aa40;  alias, 1 drivers
v0x600001ac6010_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  1 drivers
v0x600001ac60a0_0 .net "sync_grant", 0 0, v0x600001ac8000_0;  1 drivers
v0x600001ac6130_0 .net "sync_request", 0 0, L_0x60000039a610;  alias, 1 drivers
v0x600001ac61c0_0 .net "systolic_busy", 0 0, L_0x60000039dc00;  1 drivers
v0x600001ac6250_0 .net "systolic_done", 0 0, L_0x60000198b0c0;  1 drivers
v0x600001ac62e0_0 .net "systolic_result", 127 0, L_0x60000198ac60;  1 drivers
v0x600001ac6370_0 .net "systolic_result_valid", 0 0, L_0x60000039dce0;  1 drivers
v0x600001ac6400_0 .net "tpc_busy", 0 0, L_0x60000039a7d0;  alias, 1 drivers
v0x600001ac6490_0 .net "tpc_done", 0 0, L_0x60000039a680;  alias, 1 drivers
v0x600001ac6520_0 .net "tpc_error", 0 0, L_0x60000039a5a0;  alias, 1 drivers
v0x600001ac65b0_0 .net "tpc_start", 0 0, v0x600001ac82d0_0;  1 drivers
v0x600001ac6640_0 .net "tpc_start_pc", 19 0, v0x600001ac8360_0;  1 drivers
v0x600001ac66d0_0 .net "vpu_lcp_done", 0 0, L_0x60000039dff0;  1 drivers
v0x600001ac6760_0 .net "vpu_lcp_ready", 0 0, L_0x60000198da40;  1 drivers
v0x600001ac67f0_0 .net "vpu_sram_addr", 19 0, v0x600001ac1710_0;  1 drivers
v0x600001ac6880_0 .net "vpu_sram_rdata", 255 0, L_0x60000039e990;  1 drivers
v0x600001ac6910_0 .net "vpu_sram_re", 0 0, L_0x60000039e1b0;  1 drivers
v0x600001ac69a0_0 .net "vpu_sram_ready", 0 0, L_0x60000198ebc0;  1 drivers
v0x600001ac6a30_0 .net "vpu_sram_wdata", 255 0, L_0x60000039e0d0;  1 drivers
v0x600001ac6ac0_0 .net "vpu_sram_we", 0 0, L_0x60000039e140;  1 drivers
v0x600001ac6b50_0 .var "weight_load_col_d", 1 0;
v0x600001ac6be0_0 .var "weight_load_en_d", 0 0;
L_0x600001985540 .part v0x600001aa3600_0, 112, 8;
L_0x6000019855e0 .part v0x600001aa3600_0, 96, 16;
L_0x600001985680 .part v0x600001aa3600_0, 80, 16;
L_0x600001985720 .part v0x600001aa3600_0, 64, 16;
L_0x6000019857c0 .part v0x600001aa3600_0, 48, 16;
L_0x600001985860 .part v0x600001aa3600_0, 32, 16;
L_0x600001985900 .part v0x600001aa3600_0, 16, 16;
L_0x60000198b520 .part v0x600001abf8d0_0, 0, 32;
L_0x60000198b5c0 .concat [ 16 4 0 0], L_0x600001985720, L_0x14808a530;
L_0x60000198b660 .concat [ 5 15 0 0], v0x600001ac4e10_0, L_0x14808a578;
L_0x60000198b700 .arith/sum 20, L_0x60000198b5c0, L_0x60000198b660;
L_0x60000198b7a0 .cmp/eq 3, v0x600001ac5710_0, L_0x14808a5c0;
L_0x60000198b840 .concat [ 16 4 0 0], L_0x600001985680, L_0x14808a608;
L_0x60000198b8e0 .concat [ 16 4 0 0], v0x600001ac4ea0_0, L_0x14808a650;
L_0x60000198b980 .arith/sum 20, L_0x60000198b840, L_0x60000198b8e0;
L_0x60000198ba20 .cmp/eq 3, v0x600001ac5710_0, L_0x14808a698;
L_0x60000198bac0 .concat [ 16 4 0 0], L_0x6000019855e0, L_0x14808a6e0;
L_0x60000198bb60 .concat [ 16 4 0 0], v0x600001ac53b0_0, L_0x14808a728;
L_0x60000198bc00 .arith/sum 20, L_0x60000198bac0, L_0x60000198bb60;
L_0x60000198bd40 .part L_0x60000198ac60, 0, 128;
L_0x60000198bde0 .concat [ 128 128 0 0], L_0x60000198bd40, L_0x14808a770;
L_0x60000198bca0 .cmp/eq 3, v0x600001ac5710_0, L_0x14808a7b8;
L_0x60000198be80 .cmp/eq 3, v0x600001ac5710_0, L_0x14808a800;
L_0x60000198ee40 .reduce/nor L_0x60000039a7d0;
L_0x60000198eee0 .reduce/nor v0x600001ac7b10_0;
S_0x14166ca00 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1416abb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x152018800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x152018840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x152018880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1520188c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x152018900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x152018940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x152018980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1520189c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x152018a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x152018a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x152018a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x152018ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x152018b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x152018b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x152018b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x152018bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x152018c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x152018c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x152018c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x152018cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x152018d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x60000039e220 .functor BUFZ 1, v0x600001aa0510_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e300 .functor BUFZ 256, v0x600001aa1170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039e370 .functor BUFZ 1, v0x600001aa1290_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e3e0 .functor BUFZ 1, v0x600001aa0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e450 .functor BUFZ 40, v0x600001a9f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000039e4c0 .functor BUFZ 8, v0x600001a9f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000039e530 .functor BUFZ 1, v0x600001a9f720_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e5a0 .functor BUFZ 256, v0x600001a9fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039e610 .functor BUFZ 1, v0x600001a9fde0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e680 .functor BUFZ 1, v0x600001a986c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e6f0 .functor BUFZ 40, v0x600001a9f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000039e760 .functor BUFZ 8, v0x600001a9f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000039e840 .functor BUFZ 1, v0x600001a9f330_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e8b0 .functor BUFZ 1, v0x600001a9fb10_0, C4<0>, C4<0>, C4<0>;
L_0x14808a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001a9ef40_0 .net/2u *"_ivl_14", 3 0, L_0x14808a920;  1 drivers
v0x600001a9efd0_0 .net "axi_araddr", 39 0, L_0x60000039e6f0;  alias, 1 drivers
v0x600001a9f060_0 .var "axi_araddr_reg", 39 0;
v0x600001a9f0f0_0 .net "axi_arlen", 7 0, L_0x60000039e760;  alias, 1 drivers
v0x600001a9f180_0 .var "axi_arlen_reg", 7 0;
v0x600001a9f210_0 .net "axi_arready", 0 0, v0x600001ac6e20_0;  alias, 1 drivers
v0x600001a9f2a0_0 .net "axi_arvalid", 0 0, L_0x60000039e840;  alias, 1 drivers
v0x600001a9f330_0 .var "axi_arvalid_reg", 0 0;
v0x600001a9f3c0_0 .net "axi_awaddr", 39 0, L_0x60000039e450;  alias, 1 drivers
v0x600001a9f450_0 .var "axi_awaddr_reg", 39 0;
v0x600001a9f4e0_0 .net "axi_awlen", 7 0, L_0x60000039e4c0;  alias, 1 drivers
v0x600001a9f570_0 .var "axi_awlen_reg", 7 0;
v0x600001a9f600_0 .net "axi_awready", 0 0, v0x600001ac7060_0;  alias, 1 drivers
v0x600001a9f690_0 .net "axi_awvalid", 0 0, L_0x60000039e530;  alias, 1 drivers
v0x600001a9f720_0 .var "axi_awvalid_reg", 0 0;
v0x600001a9f7b0_0 .net "axi_bready", 0 0, L_0x14808a968;  alias, 1 drivers
v0x600001a9f840_0 .net "axi_bresp", 1 0, v0x600001ac7210_0;  alias, 1 drivers
v0x600001a9f8d0_0 .net "axi_bvalid", 0 0, v0x600001ac72a0_0;  alias, 1 drivers
v0x600001a9f960_0 .net "axi_rdata", 255 0, v0x600001ac7330_0;  alias, 1 drivers
v0x600001a9f9f0_0 .net "axi_rlast", 0 0, v0x600001ac73c0_0;  alias, 1 drivers
v0x600001a9fa80_0 .net "axi_rready", 0 0, L_0x60000039e8b0;  alias, 1 drivers
v0x600001a9fb10_0 .var "axi_rready_reg", 0 0;
v0x600001a9fba0_0 .net "axi_rvalid", 0 0, v0x600001ac74e0_0;  alias, 1 drivers
v0x600001a9fc30_0 .net "axi_wdata", 255 0, L_0x60000039e5a0;  alias, 1 drivers
v0x600001a9fcc0_0 .var "axi_wdata_reg", 255 0;
v0x600001a9fd50_0 .net "axi_wlast", 0 0, L_0x60000039e610;  alias, 1 drivers
v0x600001a9fde0_0 .var "axi_wlast_reg", 0 0;
v0x600001a9fe70_0 .net "axi_wready", 0 0, v0x600001ac7690_0;  alias, 1 drivers
v0x600001a9ff00_0 .net "axi_wvalid", 0 0, L_0x60000039e680;  alias, 1 drivers
v0x600001a986c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001a98630_0 .net "cfg_cols", 11 0, L_0x60000198dd60;  1 drivers
v0x600001aa0000_0 .net "cfg_rows", 11 0, L_0x60000198dcc0;  1 drivers
v0x600001aa0090_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa0120_0 .net "cmd", 127 0, v0x600001aa2910_0;  alias, 1 drivers
v0x600001aa01b0_0 .net "cmd_done", 0 0, L_0x60000039e220;  alias, 1 drivers
v0x600001aa0240_0 .net "cmd_ready", 0 0, L_0x60000198df40;  alias, 1 drivers
v0x600001aa02d0_0 .net "cmd_valid", 0 0, L_0x60000039a8b0;  alias, 1 drivers
v0x600001aa0360_0 .var "col_count", 11 0;
v0x600001aa03f0_0 .var "cols_cfg", 11 0;
v0x600001aa0480_0 .var "data_buf", 255 0;
v0x600001aa0510_0 .var "done_reg", 0 0;
v0x600001aa05a0_0 .net "ext_addr", 39 0, L_0x60000198db80;  1 drivers
v0x600001aa0630_0 .var "ext_base", 39 0;
v0x600001aa06c0_0 .var "ext_ptr", 39 0;
v0x600001aa0750_0 .net "ext_stride", 11 0, L_0x60000198de00;  1 drivers
v0x600001aa07e0_0 .var "ext_stride_cfg", 11 0;
v0x600001aa0870_0 .net "int_addr", 19 0, L_0x60000198dc20;  1 drivers
v0x600001aa0900_0 .var "int_base", 19 0;
v0x600001aa0990_0 .var "int_ptr", 19 0;
v0x600001aa0a20_0 .net "int_stride", 11 0, L_0x60000198dea0;  1 drivers
v0x600001aa0ab0_0 .var "int_stride_cfg", 11 0;
v0x600001aa0b40_0 .var "op_type", 7 0;
v0x600001aa0bd0_0 .var "row_count", 11 0;
v0x600001aa0c60_0 .var "rows_cfg", 11 0;
v0x600001aa0cf0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa0d80_0 .net "sram_addr", 19 0, v0x600001aa0e10_0;  alias, 1 drivers
v0x600001aa0e10_0 .var "sram_addr_reg", 19 0;
v0x600001aa0ea0_0 .net "sram_rdata", 255 0, L_0x60000039ea00;  alias, 1 drivers
v0x600001aa0f30_0 .net "sram_re", 0 0, L_0x60000039e3e0;  alias, 1 drivers
v0x600001aa0fc0_0 .var "sram_re_reg", 0 0;
v0x600001aa1050_0 .net "sram_ready", 0 0, L_0x60000198eda0;  alias, 1 drivers
v0x600001aa10e0_0 .net "sram_wdata", 255 0, L_0x60000039e300;  alias, 1 drivers
v0x600001aa1170_0 .var "sram_wdata_reg", 255 0;
v0x600001aa1200_0 .net "sram_we", 0 0, L_0x60000039e370;  alias, 1 drivers
v0x600001aa1290_0 .var "sram_we_reg", 0 0;
v0x600001aa1320_0 .var "state", 3 0;
v0x600001aa13b0_0 .net "subop", 7 0, L_0x60000198dae0;  1 drivers
E_0x600003de11c0/0 .event negedge, v0x600001aa0cf0_0;
E_0x600003de11c0/1 .event posedge, v0x600001aa0090_0;
E_0x600003de11c0 .event/or E_0x600003de11c0/0, E_0x600003de11c0/1;
L_0x60000198dae0 .part v0x600001aa2910_0, 112, 8;
L_0x60000198db80 .part v0x600001aa2910_0, 72, 40;
L_0x60000198dc20 .part v0x600001aa2910_0, 52, 20;
L_0x60000198dcc0 .part v0x600001aa2910_0, 40, 12;
L_0x60000198dd60 .part v0x600001aa2910_0, 28, 12;
L_0x60000198de00 .part v0x600001aa2910_0, 16, 12;
L_0x60000198dea0 .part v0x600001aa2910_0, 4, 12;
L_0x60000198df40 .cmp/eq 4, v0x600001aa1320_0, L_0x14808a920;
S_0x141696860 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1416abb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x152022e00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x152022e40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x152022e80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x152022ec0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x152022f00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x152022f40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x152022f80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x152022fc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x152023000 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x152023040 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x152023080 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1520230c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x152023100 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x152023140 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x152023180 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1520231c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x152023200 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x152023240 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x152023280 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1520232c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x152023300 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x152023340 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x152023380 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1520233c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x152023400 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x152023440 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x152023480 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000039b640 .functor AND 1, L_0x600001984b40, L_0x600001984c80, C4<1>, C4<1>;
L_0x60000039b2c0 .functor AND 1, L_0x60000039b640, L_0x600001984820, C4<1>, C4<1>;
L_0x60000039b330 .functor BUFZ 20, v0x600001aa2f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000039b3a0 .functor BUFZ 1, v0x600001aa30f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039ab50 .functor BUFZ 1, v0x600001aa3840_0, C4<0>, C4<0>, C4<0>;
L_0x60000039a990 .functor BUFZ 1, v0x600001aa4480_0, C4<0>, C4<0>, C4<0>;
L_0x60000039a8b0 .functor BUFZ 1, v0x600001aa2b50_0, C4<0>, C4<0>, C4<0>;
L_0x60000039a760 .functor AND 1, L_0x6000019852c0, L_0x600001985360, C4<1>, C4<1>;
L_0x60000039a7d0 .functor AND 1, L_0x60000039a760, L_0x600001985400, C4<1>, C4<1>;
L_0x60000039a680 .functor BUFZ 1, v0x600001aa2c70_0, C4<0>, C4<0>, C4<0>;
L_0x60000039a5a0 .functor BUFZ 1, v0x600001aa2d90_0, C4<0>, C4<0>, C4<0>;
L_0x60000039a610 .functor BUFZ 1, v0x600001aa4090_0, C4<0>, C4<0>, C4<0>;
L_0x148088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa14d0_0 .net *"_ivl_11", 23 0, L_0x148088010;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1560_0 .net/2u *"_ivl_12", 31 0, L_0x148088058;  1 drivers
v0x600001aa15f0_0 .net *"_ivl_14", 0 0, L_0x600001984b40;  1 drivers
v0x600001aa1680_0 .net *"_ivl_16", 31 0, L_0x600001984be0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1710_0 .net *"_ivl_19", 23 0, L_0x1480880a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa17a0_0 .net/2u *"_ivl_20", 31 0, L_0x1480880e8;  1 drivers
v0x600001aa1830_0 .net *"_ivl_22", 0 0, L_0x600001984c80;  1 drivers
v0x600001aa18c0_0 .net *"_ivl_25", 0 0, L_0x60000039b640;  1 drivers
v0x600001aa1950_0 .net *"_ivl_26", 31 0, L_0x600001984d20;  1 drivers
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa19e0_0 .net *"_ivl_29", 23 0, L_0x148088130;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1a70_0 .net/2u *"_ivl_30", 31 0, L_0x148088178;  1 drivers
v0x600001aa1b00_0 .net *"_ivl_32", 0 0, L_0x600001984820;  1 drivers
v0x600001aa1b90_0 .net *"_ivl_36", 31 0, L_0x600001984640;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1c20_0 .net *"_ivl_39", 23 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1cb0_0 .net/2u *"_ivl_40", 31 0, L_0x148088208;  1 drivers
v0x600001aa1d40_0 .net *"_ivl_44", 31 0, L_0x600001984500;  1 drivers
L_0x148088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1dd0_0 .net *"_ivl_47", 23 0, L_0x148088250;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1e60_0 .net/2u *"_ivl_48", 31 0, L_0x148088298;  1 drivers
v0x600001aa1ef0_0 .net *"_ivl_52", 31 0, L_0x600001985180;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa1f80_0 .net *"_ivl_55", 23 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa2010_0 .net/2u *"_ivl_56", 31 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001aa20a0_0 .net/2u *"_ivl_76", 3 0, L_0x148088370;  1 drivers
v0x600001aa2130_0 .net *"_ivl_78", 0 0, L_0x6000019852c0;  1 drivers
v0x600001aa21c0_0 .net *"_ivl_8", 31 0, L_0x600001984aa0;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001aa2250_0 .net/2u *"_ivl_80", 3 0, L_0x1480883b8;  1 drivers
v0x600001aa22e0_0 .net *"_ivl_82", 0 0, L_0x600001985360;  1 drivers
v0x600001aa2370_0 .net *"_ivl_85", 0 0, L_0x60000039a760;  1 drivers
L_0x148088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001aa2400_0 .net/2u *"_ivl_86", 3 0, L_0x148088400;  1 drivers
v0x600001aa2490_0 .net *"_ivl_88", 0 0, L_0x600001985400;  1 drivers
v0x600001aa2520_0 .net "all_done", 0 0, L_0x60000039b2c0;  1 drivers
v0x600001aa25b0_0 .net "busy", 0 0, L_0x60000039a7d0;  alias, 1 drivers
v0x600001aa2640_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa26d0_0 .var "decoded_opcode", 7 0;
v0x600001aa2760_0 .var "decoded_subop", 7 0;
v0x600001aa27f0_0 .net "dma_clear", 0 0, L_0x600001985220;  1 drivers
v0x600001aa2880_0 .net "dma_cmd", 127 0, v0x600001aa2910_0;  alias, 1 drivers
v0x600001aa2910_0 .var "dma_cmd_reg", 127 0;
v0x600001aa29a0_0 .net "dma_done", 0 0, L_0x60000039e220;  alias, 1 drivers
v0x600001aa2a30_0 .net "dma_ready", 0 0, L_0x60000198df40;  alias, 1 drivers
v0x600001aa2ac0_0 .net "dma_valid", 0 0, L_0x60000039a8b0;  alias, 1 drivers
v0x600001aa2b50_0 .var "dma_valid_reg", 0 0;
v0x600001aa2be0_0 .net "done", 0 0, L_0x60000039a680;  alias, 1 drivers
v0x600001aa2c70_0 .var "done_reg", 0 0;
v0x600001aa2d00_0 .net "error", 0 0, L_0x60000039a5a0;  alias, 1 drivers
v0x600001aa2d90_0 .var "error_reg", 0 0;
v0x600001aa2e20_0 .net "global_sync_in", 0 0, v0x600001ac78d0_0;  alias, 1 drivers
v0x600001aa2eb0_0 .net "imem_addr", 19 0, L_0x60000039b330;  alias, 1 drivers
v0x600001aa2f40_0 .var "imem_addr_reg", 19 0;
v0x600001aa2fd0_0 .net "imem_data", 127 0, v0x600001ac4360_0;  alias, 1 drivers
v0x600001aa3060_0 .net "imem_re", 0 0, L_0x60000039b3a0;  alias, 1 drivers
v0x600001aa30f0_0 .var "imem_re_reg", 0 0;
v0x600001aa3180_0 .net "imem_valid", 0 0, L_0x60000039b560;  alias, 1 drivers
v0x600001aa3210_0 .var "instr_reg", 127 0;
v0x600001aa32a0_0 .net "loop_count", 15 0, L_0x600001984960;  1 drivers
v0x600001aa3330 .array "loop_counter", 3 0, 15 0;
v0x600001aa33c0_0 .var "loop_sp", 1 0;
v0x600001aa3450 .array "loop_start_addr", 3 0, 19 0;
v0x600001aa34e0_0 .net "mxu_clear", 0 0, L_0x6000019845a0;  1 drivers
v0x600001aa3570_0 .net "mxu_cmd", 127 0, v0x600001aa3600_0;  alias, 1 drivers
v0x600001aa3600_0 .var "mxu_cmd_reg", 127 0;
v0x600001aa3690_0 .net "mxu_done", 0 0, L_0x60000039dea0;  alias, 1 drivers
v0x600001aa3720_0 .net "mxu_ready", 0 0, L_0x60000039de30;  alias, 1 drivers
v0x600001aa37b0_0 .net "mxu_valid", 0 0, L_0x60000039ab50;  alias, 1 drivers
v0x600001aa3840_0 .var "mxu_valid_reg", 0 0;
v0x600001aa38d0_0 .net "opcode", 7 0, L_0x600001984f00;  1 drivers
v0x600001aa3960_0 .var "pc", 19 0;
v0x600001aa39f0_0 .var "pending_dma", 7 0;
v0x600001aa3a80_0 .var "pending_mxu", 7 0;
v0x600001aa3b10_0 .var "pending_vpu", 7 0;
v0x600001aa3ba0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa3c30_0 .net "start", 0 0, v0x600001ac82d0_0;  alias, 1 drivers
v0x600001aa3cc0_0 .net "start_pc", 19 0, v0x600001ac8360_0;  alias, 1 drivers
v0x600001aa3d50_0 .var "state", 3 0;
v0x600001aa3de0_0 .net "subop", 7 0, L_0x600001985040;  1 drivers
v0x600001aa3e70_0 .net "sync_grant", 0 0, v0x600001ac8000_0;  alias, 1 drivers
v0x600001aa3f00_0 .net "sync_mask", 7 0, L_0x600001984a00;  1 drivers
v0x600001aa4000_0 .net "sync_request", 0 0, L_0x60000039a610;  alias, 1 drivers
v0x600001aa4090_0 .var "sync_request_reg", 0 0;
v0x600001aa4120_0 .net "vpu_clear", 0 0, L_0x6000019850e0;  1 drivers
v0x600001aa41b0_0 .net "vpu_cmd", 127 0, v0x600001aa4240_0;  alias, 1 drivers
v0x600001aa4240_0 .var "vpu_cmd_reg", 127 0;
v0x600001aa42d0_0 .net "vpu_done", 0 0, L_0x60000039dff0;  alias, 1 drivers
v0x600001aa4360_0 .net "vpu_ready", 0 0, L_0x60000198da40;  alias, 1 drivers
v0x600001aa43f0_0 .net "vpu_valid", 0 0, L_0x60000039a990;  alias, 1 drivers
v0x600001aa4480_0 .var "vpu_valid_reg", 0 0;
L_0x600001984f00 .part v0x600001ac4360_0, 120, 8;
L_0x600001985040 .part v0x600001ac4360_0, 112, 8;
L_0x600001984960 .part v0x600001ac4360_0, 32, 16;
L_0x600001984a00 .part v0x600001ac4360_0, 104, 8;
L_0x600001984aa0 .concat [ 8 24 0 0], v0x600001aa3a80_0, L_0x148088010;
L_0x600001984b40 .cmp/eq 32, L_0x600001984aa0, L_0x148088058;
L_0x600001984be0 .concat [ 8 24 0 0], v0x600001aa3b10_0, L_0x1480880a0;
L_0x600001984c80 .cmp/eq 32, L_0x600001984be0, L_0x1480880e8;
L_0x600001984d20 .concat [ 8 24 0 0], v0x600001aa39f0_0, L_0x148088130;
L_0x600001984820 .cmp/eq 32, L_0x600001984d20, L_0x148088178;
L_0x600001984640 .concat [ 8 24 0 0], v0x600001aa3a80_0, L_0x1480881c0;
L_0x6000019845a0 .cmp/eq 32, L_0x600001984640, L_0x148088208;
L_0x600001984500 .concat [ 8 24 0 0], v0x600001aa3b10_0, L_0x148088250;
L_0x6000019850e0 .cmp/eq 32, L_0x600001984500, L_0x148088298;
L_0x600001985180 .concat [ 8 24 0 0], v0x600001aa39f0_0, L_0x1480882e0;
L_0x600001985220 .cmp/eq 32, L_0x600001985180, L_0x148088328;
L_0x6000019852c0 .cmp/ne 4, v0x600001aa3d50_0, L_0x148088370;
L_0x600001985360 .cmp/ne 4, v0x600001aa3d50_0, L_0x1480883b8;
L_0x600001985400 .cmp/ne 4, v0x600001aa3d50_0, L_0x148088400;
S_0x14166c5c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x141696860;
 .timescale 0 0;
v0x600001aa1440_0 .var/i "i", 31 0;
S_0x14166c180 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1416abb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x141692010 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x141692050 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x141692090 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x1416920d0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x141692110 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x141692150 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x141692190 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x1416921d0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x60000039d9d0 .functor OR 1, L_0x60000198ad00, L_0x60000198ada0, C4<0>, C4<0>;
L_0x60000039da40 .functor AND 1, L_0x60000198ae40, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039dab0 .functor AND 1, L_0x60000039da40, L_0x60000198aee0, C4<1>, C4<1>;
L_0x60000039db20 .functor OR 1, L_0x60000039d9d0, L_0x60000039dab0, C4<0>, C4<0>;
L_0x60000039db90 .functor BUFZ 1, L_0x60000039db20, C4<0>, C4<0>, C4<0>;
L_0x60000039dc00 .functor AND 1, L_0x60000198af80, L_0x60000198b020, C4<1>, C4<1>;
L_0x60000039dc70 .functor AND 1, L_0x60000198b200, L_0x60000198b2a0, C4<1>, C4<1>;
L_0x60000039dce0 .functor AND 1, L_0x60000039dc70, L_0x60000198b480, C4<1>, C4<1>;
v0x600001abad00_0 .net *"_ivl_101", 0 0, L_0x60000198b480;  1 drivers
L_0x14808a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001abad90_0 .net/2u *"_ivl_37", 2 0, L_0x14808a188;  1 drivers
v0x600001abae20_0 .net *"_ivl_39", 0 0, L_0x60000198ad00;  1 drivers
L_0x14808a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001abaeb0_0 .net/2u *"_ivl_41", 2 0, L_0x14808a1d0;  1 drivers
v0x600001abaf40_0 .net *"_ivl_43", 0 0, L_0x60000198ada0;  1 drivers
v0x600001abafd0_0 .net *"_ivl_46", 0 0, L_0x60000039d9d0;  1 drivers
L_0x14808a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001abb060_0 .net/2u *"_ivl_47", 2 0, L_0x14808a218;  1 drivers
v0x600001abb0f0_0 .net *"_ivl_49", 0 0, L_0x60000198ae40;  1 drivers
v0x600001abb180_0 .net *"_ivl_52", 0 0, L_0x60000039da40;  1 drivers
v0x600001abb210_0 .net *"_ivl_54", 0 0, L_0x60000198aee0;  1 drivers
v0x600001abb2a0_0 .net *"_ivl_56", 0 0, L_0x60000039dab0;  1 drivers
L_0x14808a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001abb330_0 .net/2u *"_ivl_61", 2 0, L_0x14808a260;  1 drivers
v0x600001abb3c0_0 .net *"_ivl_63", 0 0, L_0x60000198af80;  1 drivers
L_0x14808a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001abb450_0 .net/2u *"_ivl_65", 2 0, L_0x14808a2a8;  1 drivers
v0x600001abb4e0_0 .net *"_ivl_67", 0 0, L_0x60000198b020;  1 drivers
L_0x14808a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001abb570_0 .net/2u *"_ivl_71", 2 0, L_0x14808a2f0;  1 drivers
L_0x14808a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001abb600_0 .net/2u *"_ivl_75", 2 0, L_0x14808a338;  1 drivers
L_0x14808a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001abb690_0 .net/2u *"_ivl_81", 2 0, L_0x14808a3c8;  1 drivers
v0x600001abb720_0 .net *"_ivl_83", 0 0, L_0x60000198b200;  1 drivers
v0x600001abb7b0_0 .net *"_ivl_85", 0 0, L_0x60000198b2a0;  1 drivers
v0x600001abb840_0 .net *"_ivl_88", 0 0, L_0x60000039dc70;  1 drivers
v0x600001abb8d0_0 .net *"_ivl_89", 31 0, L_0x60000198b340;  1 drivers
L_0x14808a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001abb960_0 .net *"_ivl_92", 15 0, L_0x14808a410;  1 drivers
L_0x14808aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001abb9f0_0 .net *"_ivl_93", 31 0, L_0x14808aa88;  1 drivers
L_0x14808a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001abba80_0 .net/2u *"_ivl_97", 31 0, L_0x14808a458;  1 drivers
v0x600001abbb10_0 .net *"_ivl_99", 31 0, L_0x60000198b3e0;  1 drivers
v0x600001abbba0_0 .net "act_data", 31 0, v0x600001ac3060_0;  1 drivers
v0x600001abbc30 .array "act_h", 19 0;
v0x600001abbc30_0 .net v0x600001abbc30 0, 7 0, L_0x60000039a450; 1 drivers
v0x600001abbc30_1 .net v0x600001abbc30 1, 7 0, v0x600001aa55f0_0; 1 drivers
v0x600001abbc30_2 .net v0x600001abbc30 2, 7 0, v0x600001aa6b50_0; 1 drivers
v0x600001abbc30_3 .net v0x600001abbc30 3, 7 0, v0x600001aa8120_0; 1 drivers
v0x600001abbc30_4 .net v0x600001abbc30 4, 7 0, v0x600001aa9680_0; 1 drivers
v0x600001abbc30_5 .net v0x600001abbc30 5, 7 0, L_0x60000039a300; 1 drivers
v0x600001abbc30_6 .net v0x600001abbc30 6, 7 0, v0x600001aaabe0_0; 1 drivers
v0x600001abbc30_7 .net v0x600001abbc30 7, 7 0, v0x600001aac1b0_0; 1 drivers
v0x600001abbc30_8 .net v0x600001abbc30 8, 7 0, v0x600001aad710_0; 1 drivers
v0x600001abbc30_9 .net v0x600001abbc30 9, 7 0, v0x600001aaec70_0; 1 drivers
v0x600001abbc30_10 .net v0x600001abbc30 10, 7 0, L_0x60000039a370; 1 drivers
v0x600001abbc30_11 .net v0x600001abbc30 11, 7 0, v0x600001ab0240_0; 1 drivers
v0x600001abbc30_12 .net v0x600001abbc30 12, 7 0, v0x600001ab17a0_0; 1 drivers
v0x600001abbc30_13 .net v0x600001abbc30 13, 7 0, v0x600001ab2d00_0; 1 drivers
v0x600001abbc30_14 .net v0x600001abbc30 14, 7 0, v0x600001ab42d0_0; 1 drivers
v0x600001abbc30_15 .net v0x600001abbc30 15, 7 0, L_0x60000039a220; 1 drivers
v0x600001abbc30_16 .net v0x600001abbc30 16, 7 0, v0x600001ab5830_0; 1 drivers
v0x600001abbc30_17 .net v0x600001abbc30 17, 7 0, v0x600001ab6d90_0; 1 drivers
v0x600001abbc30_18 .net v0x600001abbc30 18, 7 0, v0x600001ab8360_0; 1 drivers
v0x600001abbc30_19 .net v0x600001abbc30 19, 7 0, v0x600001ab98c0_0; 1 drivers
v0x600001abbcc0_0 .net "act_ready", 0 0, L_0x60000198b160;  1 drivers
v0x600001abbd50_0 .net "act_valid", 0 0, v0x600001ac3180_0;  1 drivers
v0x600001abbde0_0 .net "busy", 0 0, L_0x60000039dc00;  alias, 1 drivers
v0x600001abbe70_0 .net "cfg_k_tiles", 15 0, L_0x600001985900;  alias, 1 drivers
L_0x14808a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001abbf00_0 .net "clear_acc", 0 0, L_0x14808a4a0;  1 drivers
v0x600001abc000_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abc090_0 .var "cycle_count", 15 0;
v0x600001abc120_0 .var "cycle_count_next", 15 0;
v0x600001aa4510_5 .array/port v0x600001aa4510, 5;
v0x600001abc1b0 .array "deskew_output", 3 0;
v0x600001abc1b0_0 .net v0x600001abc1b0 0, 31 0, v0x600001aa4510_5; 1 drivers
v0x600001aa4630_3 .array/port v0x600001aa4630, 3;
v0x600001abc1b0_1 .net v0x600001abc1b0 1, 31 0, v0x600001aa4630_3; 1 drivers
v0x600001aa4750_1 .array/port v0x600001aa4750, 1;
v0x600001abc1b0_2 .net v0x600001abc1b0 2, 31 0, v0x600001aa4750_1; 1 drivers
v0x600001abc1b0_3 .net v0x600001abc1b0 3, 31 0, L_0x60000039d7a0; 1 drivers
v0x600001abc240_0 .net "done", 0 0, L_0x60000198b0c0;  alias, 1 drivers
L_0x14808a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001abc2d0_0 .net "drain_delay", 15 0, L_0x14808a380;  1 drivers
v0x600001abc360_0 .net "pe_enable", 0 0, L_0x60000039db20;  1 drivers
v0x600001abc3f0 .array "psum_bottom", 3 0;
v0x600001abc3f0_0 .net v0x600001abc3f0 0, 31 0, L_0x60000039d490; 1 drivers
v0x600001abc3f0_1 .net v0x600001abc3f0 1, 31 0, L_0x60000039d570; 1 drivers
v0x600001abc3f0_2 .net v0x600001abc3f0 2, 31 0, L_0x60000039d650; 1 drivers
v0x600001abc3f0_3 .net v0x600001abc3f0 3, 31 0, L_0x60000039d730; 1 drivers
L_0x148088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001abc480 .array "psum_v", 19 0;
v0x600001abc480_0 .net v0x600001abc480 0, 31 0, L_0x148088568; 1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001abc480_1 .net v0x600001abc480 1, 31 0, L_0x1480885b0; 1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001abc480_2 .net v0x600001abc480 2, 31 0, L_0x1480885f8; 1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001abc480_3 .net v0x600001abc480 3, 31 0, L_0x148088640; 1 drivers
v0x600001abc480_4 .net v0x600001abc480 4, 31 0, v0x600001aa5b00_0; 1 drivers
v0x600001abc480_5 .net v0x600001abc480 5, 31 0, v0x600001aa7060_0; 1 drivers
v0x600001abc480_6 .net v0x600001abc480 6, 31 0, v0x600001aa8630_0; 1 drivers
v0x600001abc480_7 .net v0x600001abc480 7, 31 0, v0x600001aa9b90_0; 1 drivers
v0x600001abc480_8 .net v0x600001abc480 8, 31 0, v0x600001aab0f0_0; 1 drivers
v0x600001abc480_9 .net v0x600001abc480 9, 31 0, v0x600001aac6c0_0; 1 drivers
v0x600001abc480_10 .net v0x600001abc480 10, 31 0, v0x600001aadc20_0; 1 drivers
v0x600001abc480_11 .net v0x600001abc480 11, 31 0, v0x600001aaf180_0; 1 drivers
v0x600001abc480_12 .net v0x600001abc480 12, 31 0, v0x600001ab0750_0; 1 drivers
v0x600001abc480_13 .net v0x600001abc480 13, 31 0, v0x600001ab1cb0_0; 1 drivers
v0x600001abc480_14 .net v0x600001abc480 14, 31 0, v0x600001ab3210_0; 1 drivers
v0x600001abc480_15 .net v0x600001abc480 15, 31 0, v0x600001ab47e0_0; 1 drivers
v0x600001abc480_16 .net v0x600001abc480 16, 31 0, v0x600001ab5d40_0; 1 drivers
v0x600001abc480_17 .net v0x600001abc480 17, 31 0, v0x600001ab72a0_0; 1 drivers
v0x600001abc480_18 .net v0x600001abc480 18, 31 0, v0x600001ab8870_0; 1 drivers
v0x600001abc480_19 .net v0x600001abc480 19, 31 0, v0x600001ab9dd0_0; 1 drivers
v0x600001abc510_0 .net "result_data", 127 0, L_0x60000198ac60;  alias, 1 drivers
L_0x14808a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001abc5a0_0 .net "result_ready", 0 0, L_0x14808a4e8;  1 drivers
v0x600001abc630_0 .net "result_valid", 0 0, L_0x60000039dce0;  alias, 1 drivers
v0x600001abc6c0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001abc750_0 .net "skew_enable", 0 0, L_0x60000039db90;  1 drivers
v0x600001abc7e0 .array "skew_input", 3 0;
v0x600001abc7e0_0 .net v0x600001abc7e0 0, 7 0, L_0x600001985a40; 1 drivers
v0x600001abc7e0_1 .net v0x600001abc7e0 1, 7 0, L_0x600001985b80; 1 drivers
v0x600001abc7e0_2 .net v0x600001abc7e0 2, 7 0, L_0x600001985cc0; 1 drivers
v0x600001abc7e0_3 .net v0x600001abc7e0 3, 7 0, L_0x600001985e00; 1 drivers
v0x600001abc870 .array "skew_output", 3 0;
v0x600001abc870_0 .net v0x600001abc870 0, 7 0, v0x600001aa4870_0; 1 drivers
v0x600001abc870_1 .net v0x600001abc870 1, 7 0, v0x600001aa4b40_0; 1 drivers
v0x600001abc870_2 .net v0x600001abc870 2, 7 0, v0x600001aa4e10_0; 1 drivers
v0x600001abc870_3 .net v0x600001abc870 3, 7 0, v0x600001aa50e0_0; 1 drivers
v0x600001abc900_0 .net "start", 0 0, v0x600001ac5680_0;  1 drivers
v0x600001abc990_0 .var "state", 2 0;
v0x600001abca20_0 .var "state_next", 2 0;
v0x600001abcab0_0 .net "weight_load_col", 1 0, v0x600001ac6b50_0;  1 drivers
v0x600001abcb40_0 .net "weight_load_data", 31 0, L_0x60000198b520;  1 drivers
v0x600001abcbd0_0 .net "weight_load_en", 0 0, v0x600001ac6be0_0;  1 drivers
E_0x600003de1ac0/0 .event anyedge, v0x600001abc990_0, v0x600001abc090_0, v0x600001abc900_0, v0x600001abcbd0_0;
E_0x600003de1ac0/1 .event anyedge, v0x600001abbe70_0, v0x600001abc2d0_0;
E_0x600003de1ac0 .event/or E_0x600003de1ac0/0, E_0x600003de1ac0/1;
L_0x6000019859a0 .part v0x600001ac3060_0, 0, 8;
L_0x148088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001985a40 .functor MUXZ 8, L_0x148088448, L_0x6000019859a0, v0x600001ac3180_0, C4<>;
L_0x600001985ae0 .part v0x600001ac3060_0, 8, 8;
L_0x148088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001985b80 .functor MUXZ 8, L_0x148088490, L_0x600001985ae0, v0x600001ac3180_0, C4<>;
L_0x600001985c20 .part v0x600001ac3060_0, 16, 8;
L_0x1480884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001985cc0 .functor MUXZ 8, L_0x1480884d8, L_0x600001985c20, v0x600001ac3180_0, C4<>;
L_0x600001985d60 .part v0x600001ac3060_0, 24, 8;
L_0x148088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001985e00 .functor MUXZ 8, L_0x148088520, L_0x600001985d60, v0x600001ac3180_0, C4<>;
L_0x600001985fe0 .part L_0x60000198b520, 0, 8;
L_0x600001986800 .part L_0x60000198b520, 0, 8;
L_0x600001987020 .part L_0x60000198b520, 0, 8;
L_0x600001987840 .part L_0x60000198b520, 0, 8;
L_0x600001983a20 .part L_0x60000198b520, 8, 8;
L_0x6000019833e0 .part L_0x60000198b520, 8, 8;
L_0x600001982c60 .part L_0x60000198b520, 8, 8;
L_0x600001981d60 .part L_0x60000198b520, 8, 8;
L_0x600001981680 .part L_0x60000198b520, 16, 8;
L_0x600001980d20 .part L_0x60000198b520, 16, 8;
L_0x600001982300 .part L_0x60000198b520, 16, 8;
L_0x600001988500 .part L_0x60000198b520, 16, 8;
L_0x600001988d20 .part L_0x60000198b520, 24, 8;
L_0x600001989540 .part L_0x60000198b520, 24, 8;
L_0x600001989d60 .part L_0x60000198b520, 24, 8;
L_0x60000198a580 .part L_0x60000198b520, 24, 8;
L_0x60000198ac60 .concat8 [ 32 32 32 32], L_0x60000039d810, L_0x60000039d880, L_0x60000039d8f0, L_0x60000039d960;
L_0x60000198ad00 .cmp/eq 3, v0x600001abc990_0, L_0x14808a188;
L_0x60000198ada0 .cmp/eq 3, v0x600001abc990_0, L_0x14808a1d0;
L_0x60000198ae40 .cmp/eq 3, v0x600001abc990_0, L_0x14808a218;
L_0x60000198aee0 .reduce/nor v0x600001ac6be0_0;
L_0x60000198af80 .cmp/ne 3, v0x600001abc990_0, L_0x14808a260;
L_0x60000198b020 .cmp/ne 3, v0x600001abc990_0, L_0x14808a2a8;
L_0x60000198b0c0 .cmp/eq 3, v0x600001abc990_0, L_0x14808a2f0;
L_0x60000198b160 .cmp/eq 3, v0x600001abc990_0, L_0x14808a338;
L_0x60000198b200 .cmp/eq 3, v0x600001abc990_0, L_0x14808a3c8;
L_0x60000198b2a0 .cmp/ge 16, v0x600001abc090_0, L_0x14808a380;
L_0x60000198b340 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x14808a410;
L_0x60000198b3e0 .arith/sum 32, L_0x14808aa88, L_0x14808a458;
L_0x60000198b480 .cmp/gt 32, L_0x60000198b3e0, L_0x60000198b340;
S_0x14168d370 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14166c180;
 .timescale 0 0;
P_0x60000069f780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000069f7c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000039d490 .functor BUFZ 32, v0x600001ab5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14168ad20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14168d370;
 .timescale 0 0;
v0x600001aa4510 .array "delay_stages", 5 0, 31 0;
v0x600001aa45a0_0 .var/i "i", 31 0;
S_0x1416886d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14166c180;
 .timescale 0 0;
P_0x60000069f700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000069f740 .param/l "col" 1 7 248, +C4<01>;
L_0x60000039d570 .functor BUFZ 32, v0x600001ab72a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x141686080 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1416886d0;
 .timescale 0 0;
v0x600001aa4630 .array "delay_stages", 3 0, 31 0;
v0x600001aa46c0_0 .var/i "i", 31 0;
S_0x141683a30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14166c180;
 .timescale 0 0;
P_0x60000069f800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000069f840 .param/l "col" 1 7 248, +C4<010>;
L_0x60000039d650 .functor BUFZ 32, v0x600001ab8870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1416813e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x141683a30;
 .timescale 0 0;
v0x600001aa4750 .array "delay_stages", 1 0, 31 0;
v0x600001aa47e0_0 .var/i "i", 31 0;
S_0x14167ed90 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14166c180;
 .timescale 0 0;
P_0x60000069f880 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000069f8c0 .param/l "col" 1 7 248, +C4<011>;
L_0x60000039d730 .functor BUFZ 32, v0x600001ab9dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14167c740 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14167ed90;
 .timescale 0 0;
L_0x60000039d7a0 .functor BUFZ 32, L_0x60000039d730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14167a0f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de1d40 .param/l "row" 1 7 142, +C4<00>;
v0x600001aa4900_0 .net *"_ivl_1", 7 0, L_0x6000019859a0;  1 drivers
v0x600001aa4990_0 .net/2u *"_ivl_2", 7 0, L_0x148088448;  1 drivers
S_0x141677aa0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14167a0f0;
 .timescale 0 0;
v0x600001aa4870_0 .var "out_reg", 7 0;
S_0x141675450 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de1dc0 .param/l "row" 1 7 142, +C4<01>;
v0x600001aa4bd0_0 .net *"_ivl_1", 7 0, L_0x600001985ae0;  1 drivers
v0x600001aa4c60_0 .net/2u *"_ivl_2", 7 0, L_0x148088490;  1 drivers
S_0x141672e00 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x141675450;
 .timescale 0 0;
v0x600001aa4a20 .array "delay_stages", 0 0, 7 0;
v0x600001aa4ab0_0 .var/i "i", 31 0;
v0x600001aa4b40_0 .var "out_reg", 7 0;
S_0x1416707b0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de1e40 .param/l "row" 1 7 142, +C4<010>;
v0x600001aa4ea0_0 .net *"_ivl_1", 7 0, L_0x600001985c20;  1 drivers
v0x600001aa4f30_0 .net/2u *"_ivl_2", 7 0, L_0x1480884d8;  1 drivers
S_0x14166e160 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1416707b0;
 .timescale 0 0;
v0x600001aa4cf0 .array "delay_stages", 1 0, 7 0;
v0x600001aa4d80_0 .var/i "i", 31 0;
v0x600001aa4e10_0 .var "out_reg", 7 0;
S_0x14160b220 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de1ec0 .param/l "row" 1 7 142, +C4<011>;
v0x600001aa5170_0 .net *"_ivl_1", 7 0, L_0x600001985d60;  1 drivers
v0x600001aa5200_0 .net/2u *"_ivl_2", 7 0, L_0x148088520;  1 drivers
S_0x14160b390 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14160b220;
 .timescale 0 0;
v0x600001aa4fc0 .array "delay_stages", 2 0, 7 0;
v0x600001aa5050_0 .var/i "i", 31 0;
v0x600001aa50e0_0 .var "out_reg", 7 0;
S_0x1416193c0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de1d00 .param/l "row" 1 7 213, +C4<00>;
S_0x141619530 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1416193c0;
 .timescale 0 0;
P_0x600003de1f80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000039a290 .functor AND 1, v0x600001ac6be0_0, L_0x600001985f40, C4<1>, C4<1>;
L_0x60000039a140 .functor AND 1, L_0x600001986120, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039a1b0 .functor OR 1, L_0x600001986080, L_0x60000039a140, C4<0>, C4<0>;
L_0x60000039a060 .functor AND 1, L_0x14808a4a0, L_0x60000039a1b0, C4<1>, C4<1>;
L_0x60000039a0d0 .functor AND 1, L_0x60000039a060, L_0x600001986260, C4<1>, C4<1>;
v0x600001aa5dd0_0 .net *"_ivl_0", 2 0, L_0x600001985ea0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aa5e60_0 .net/2u *"_ivl_11", 2 0, L_0x148088718;  1 drivers
v0x600001aa5ef0_0 .net *"_ivl_13", 0 0, L_0x600001986080;  1 drivers
L_0x148088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aa5f80_0 .net/2u *"_ivl_15", 2 0, L_0x148088760;  1 drivers
v0x600001aa6010_0 .net *"_ivl_17", 0 0, L_0x600001986120;  1 drivers
v0x600001aa60a0_0 .net *"_ivl_20", 0 0, L_0x60000039a140;  1 drivers
v0x600001aa6130_0 .net *"_ivl_22", 0 0, L_0x60000039a1b0;  1 drivers
v0x600001aa61c0_0 .net *"_ivl_24", 0 0, L_0x60000039a060;  1 drivers
v0x600001aa6250_0 .net *"_ivl_25", 31 0, L_0x6000019861c0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa62e0_0 .net *"_ivl_28", 15 0, L_0x1480887a8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa6370_0 .net/2u *"_ivl_29", 31 0, L_0x1480887f0;  1 drivers
L_0x148088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001aa6400_0 .net *"_ivl_3", 0 0, L_0x148088688;  1 drivers
v0x600001aa6490_0 .net *"_ivl_31", 0 0, L_0x600001986260;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aa6520_0 .net/2u *"_ivl_4", 2 0, L_0x1480886d0;  1 drivers
v0x600001aa65b0_0 .net *"_ivl_6", 0 0, L_0x600001985f40;  1 drivers
v0x600001aa6640_0 .net "do_clear", 0 0, L_0x60000039a0d0;  1 drivers
v0x600001aa66d0_0 .net "load_weight", 0 0, L_0x60000039a290;  1 drivers
v0x600001aa6760_0 .net "weight_in", 7 0, L_0x600001985fe0;  1 drivers
L_0x600001985ea0 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148088688;
L_0x600001985f40 .cmp/eq 3, L_0x600001985ea0, L_0x1480886d0;
L_0x600001986080 .cmp/eq 3, v0x600001abc990_0, L_0x148088718;
L_0x600001986120 .cmp/eq 3, v0x600001abc990_0, L_0x148088760;
L_0x6000019861c0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x1480887a8;
L_0x600001986260 .cmp/eq 32, L_0x6000019861c0, L_0x1480887f0;
S_0x14161b820 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141619530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aa5290_0 .net *"_ivl_11", 0 0, L_0x6000019864e0;  1 drivers
v0x600001aa5320_0 .net *"_ivl_12", 15 0, L_0x600001986580;  1 drivers
v0x600001aa53b0_0 .net/s *"_ivl_4", 15 0, L_0x600001986300;  1 drivers
v0x600001aa5440_0 .net/s *"_ivl_6", 15 0, L_0x6000019863a0;  1 drivers
v0x600001aa54d0_0 .net/s "a_signed", 7 0, v0x600001aa5680_0;  1 drivers
v0x600001aa5560_0 .net "act_in", 7 0, L_0x60000039a450;  alias, 1 drivers
v0x600001aa55f0_0 .var "act_out", 7 0;
v0x600001aa5680_0 .var "act_reg", 7 0;
v0x600001aa5710_0 .net "clear_acc", 0 0, L_0x60000039a0d0;  alias, 1 drivers
v0x600001aa57a0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa5830_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aa58c0_0 .net "load_weight", 0 0, L_0x60000039a290;  alias, 1 drivers
v0x600001aa5950_0 .net/s "product", 15 0, L_0x600001986440;  1 drivers
v0x600001aa59e0_0 .net/s "product_ext", 31 0, L_0x600001986620;  1 drivers
v0x600001aa5a70_0 .net "psum_in", 31 0, L_0x148088568;  alias, 1 drivers
v0x600001aa5b00_0 .var "psum_out", 31 0;
v0x600001aa5b90_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa5c20_0 .net/s "w_signed", 7 0, v0x600001aa5d40_0;  1 drivers
v0x600001aa5cb0_0 .net "weight_in", 7 0, L_0x600001985fe0;  alias, 1 drivers
v0x600001aa5d40_0 .var "weight_reg", 7 0;
L_0x600001986300 .extend/s 16, v0x600001aa5680_0;
L_0x6000019863a0 .extend/s 16, v0x600001aa5d40_0;
L_0x600001986440 .arith/mult 16, L_0x600001986300, L_0x6000019863a0;
L_0x6000019864e0 .part L_0x600001986440, 15, 1;
LS_0x600001986580_0_0 .concat [ 1 1 1 1], L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0;
LS_0x600001986580_0_4 .concat [ 1 1 1 1], L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0;
LS_0x600001986580_0_8 .concat [ 1 1 1 1], L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0;
LS_0x600001986580_0_12 .concat [ 1 1 1 1], L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0, L_0x6000019864e0;
L_0x600001986580 .concat [ 4 4 4 4], LS_0x600001986580_0_0, LS_0x600001986580_0_4, LS_0x600001986580_0_8, LS_0x600001986580_0_12;
L_0x600001986620 .concat [ 16 16 0 0], L_0x600001986440, L_0x600001986580;
S_0x14161b990 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1416193c0;
 .timescale 0 0;
P_0x600003de2100 .param/l "col" 1 7 214, +C4<01>;
L_0x600000399ea0 .functor AND 1, v0x600001ac6be0_0, L_0x600001986760, C4<1>, C4<1>;
L_0x600000399f10 .functor AND 1, L_0x600001986940, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x600000399dc0 .functor OR 1, L_0x6000019868a0, L_0x600000399f10, C4<0>, C4<0>;
L_0x600000399e30 .functor AND 1, L_0x14808a4a0, L_0x600000399dc0, C4<1>, C4<1>;
L_0x600000399ce0 .functor AND 1, L_0x600000399e30, L_0x600001986a80, C4<1>, C4<1>;
v0x600001aa7330_0 .net *"_ivl_0", 2 0, L_0x6000019866c0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aa73c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480888c8;  1 drivers
v0x600001aa7450_0 .net *"_ivl_13", 0 0, L_0x6000019868a0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aa74e0_0 .net/2u *"_ivl_15", 2 0, L_0x148088910;  1 drivers
v0x600001aa7570_0 .net *"_ivl_17", 0 0, L_0x600001986940;  1 drivers
v0x600001aa7600_0 .net *"_ivl_20", 0 0, L_0x600000399f10;  1 drivers
v0x600001aa7690_0 .net *"_ivl_22", 0 0, L_0x600000399dc0;  1 drivers
v0x600001aa7720_0 .net *"_ivl_24", 0 0, L_0x600000399e30;  1 drivers
v0x600001aa77b0_0 .net *"_ivl_25", 31 0, L_0x6000019869e0;  1 drivers
L_0x148088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa7840_0 .net *"_ivl_28", 15 0, L_0x148088958;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa78d0_0 .net/2u *"_ivl_29", 31 0, L_0x1480889a0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001aa7960_0 .net *"_ivl_3", 0 0, L_0x148088838;  1 drivers
v0x600001aa79f0_0 .net *"_ivl_31", 0 0, L_0x600001986a80;  1 drivers
L_0x148088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001aa7a80_0 .net/2u *"_ivl_4", 2 0, L_0x148088880;  1 drivers
v0x600001aa7b10_0 .net *"_ivl_6", 0 0, L_0x600001986760;  1 drivers
v0x600001aa7ba0_0 .net "do_clear", 0 0, L_0x600000399ce0;  1 drivers
v0x600001aa7c30_0 .net "load_weight", 0 0, L_0x600000399ea0;  1 drivers
v0x600001aa7cc0_0 .net "weight_in", 7 0, L_0x600001986800;  1 drivers
L_0x6000019866c0 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148088838;
L_0x600001986760 .cmp/eq 3, L_0x6000019866c0, L_0x148088880;
L_0x6000019868a0 .cmp/eq 3, v0x600001abc990_0, L_0x1480888c8;
L_0x600001986940 .cmp/eq 3, v0x600001abc990_0, L_0x148088910;
L_0x6000019869e0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148088958;
L_0x600001986a80 .cmp/eq 32, L_0x6000019869e0, L_0x1480889a0;
S_0x14160f6c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14161b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aa67f0_0 .net *"_ivl_11", 0 0, L_0x600001986d00;  1 drivers
v0x600001aa6880_0 .net *"_ivl_12", 15 0, L_0x600001986da0;  1 drivers
v0x600001aa6910_0 .net/s *"_ivl_4", 15 0, L_0x600001986b20;  1 drivers
v0x600001aa69a0_0 .net/s *"_ivl_6", 15 0, L_0x600001986bc0;  1 drivers
v0x600001aa6a30_0 .net/s "a_signed", 7 0, v0x600001aa6be0_0;  1 drivers
v0x600001aa6ac0_0 .net "act_in", 7 0, v0x600001aa55f0_0;  alias, 1 drivers
v0x600001aa6b50_0 .var "act_out", 7 0;
v0x600001aa6be0_0 .var "act_reg", 7 0;
v0x600001aa6c70_0 .net "clear_acc", 0 0, L_0x600000399ce0;  alias, 1 drivers
v0x600001aa6d00_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa6d90_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aa6e20_0 .net "load_weight", 0 0, L_0x600000399ea0;  alias, 1 drivers
v0x600001aa6eb0_0 .net/s "product", 15 0, L_0x600001986c60;  1 drivers
v0x600001aa6f40_0 .net/s "product_ext", 31 0, L_0x600001986e40;  1 drivers
v0x600001aa6fd0_0 .net "psum_in", 31 0, L_0x1480885b0;  alias, 1 drivers
v0x600001aa7060_0 .var "psum_out", 31 0;
v0x600001aa70f0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa7180_0 .net/s "w_signed", 7 0, v0x600001aa72a0_0;  1 drivers
v0x600001aa7210_0 .net "weight_in", 7 0, L_0x600001986800;  alias, 1 drivers
v0x600001aa72a0_0 .var "weight_reg", 7 0;
L_0x600001986b20 .extend/s 16, v0x600001aa6be0_0;
L_0x600001986bc0 .extend/s 16, v0x600001aa72a0_0;
L_0x600001986c60 .arith/mult 16, L_0x600001986b20, L_0x600001986bc0;
L_0x600001986d00 .part L_0x600001986c60, 15, 1;
LS_0x600001986da0_0_0 .concat [ 1 1 1 1], L_0x600001986d00, L_0x600001986d00, L_0x600001986d00, L_0x600001986d00;
LS_0x600001986da0_0_4 .concat [ 1 1 1 1], L_0x600001986d00, L_0x600001986d00, L_0x600001986d00, L_0x600001986d00;
LS_0x600001986da0_0_8 .concat [ 1 1 1 1], L_0x600001986d00, L_0x600001986d00, L_0x600001986d00, L_0x600001986d00;
LS_0x600001986da0_0_12 .concat [ 1 1 1 1], L_0x600001986d00, L_0x600001986d00, L_0x600001986d00, L_0x600001986d00;
L_0x600001986da0 .concat [ 4 4 4 4], LS_0x600001986da0_0_0, LS_0x600001986da0_0_4, LS_0x600001986da0_0_8, LS_0x600001986da0_0_12;
L_0x600001986e40 .concat [ 16 16 0 0], L_0x600001986c60, L_0x600001986da0;
S_0x14160f830 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1416193c0;
 .timescale 0 0;
P_0x600003de2200 .param/l "col" 1 7 214, +C4<010>;
L_0x60000039ad80 .functor AND 1, v0x600001ac6be0_0, L_0x600001986f80, C4<1>, C4<1>;
L_0x60000039ad10 .functor AND 1, L_0x600001987160, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039aca0 .functor OR 1, L_0x6000019870c0, L_0x60000039ad10, C4<0>, C4<0>;
L_0x600000399730 .functor AND 1, L_0x14808a4a0, L_0x60000039aca0, C4<1>, C4<1>;
L_0x600000399180 .functor AND 1, L_0x600000399730, L_0x6000019872a0, C4<1>, C4<1>;
v0x600001aa8900_0 .net *"_ivl_0", 3 0, L_0x600001986ee0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aa8990_0 .net/2u *"_ivl_11", 2 0, L_0x148088a78;  1 drivers
v0x600001aa8a20_0 .net *"_ivl_13", 0 0, L_0x6000019870c0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aa8ab0_0 .net/2u *"_ivl_15", 2 0, L_0x148088ac0;  1 drivers
v0x600001aa8b40_0 .net *"_ivl_17", 0 0, L_0x600001987160;  1 drivers
v0x600001aa8bd0_0 .net *"_ivl_20", 0 0, L_0x60000039ad10;  1 drivers
v0x600001aa8c60_0 .net *"_ivl_22", 0 0, L_0x60000039aca0;  1 drivers
v0x600001aa8cf0_0 .net *"_ivl_24", 0 0, L_0x600000399730;  1 drivers
v0x600001aa8d80_0 .net *"_ivl_25", 31 0, L_0x600001987200;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa8e10_0 .net *"_ivl_28", 15 0, L_0x148088b08;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aa8ea0_0 .net/2u *"_ivl_29", 31 0, L_0x148088b50;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001aa8f30_0 .net *"_ivl_3", 1 0, L_0x1480889e8;  1 drivers
v0x600001aa8fc0_0 .net *"_ivl_31", 0 0, L_0x6000019872a0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001aa9050_0 .net/2u *"_ivl_4", 3 0, L_0x148088a30;  1 drivers
v0x600001aa90e0_0 .net *"_ivl_6", 0 0, L_0x600001986f80;  1 drivers
v0x600001aa9170_0 .net "do_clear", 0 0, L_0x600000399180;  1 drivers
v0x600001aa9200_0 .net "load_weight", 0 0, L_0x60000039ad80;  1 drivers
v0x600001aa9290_0 .net "weight_in", 7 0, L_0x600001987020;  1 drivers
L_0x600001986ee0 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x1480889e8;
L_0x600001986f80 .cmp/eq 4, L_0x600001986ee0, L_0x148088a30;
L_0x6000019870c0 .cmp/eq 3, v0x600001abc990_0, L_0x148088a78;
L_0x600001987160 .cmp/eq 3, v0x600001abc990_0, L_0x148088ac0;
L_0x600001987200 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148088b08;
L_0x6000019872a0 .cmp/eq 32, L_0x600001987200, L_0x148088b50;
S_0x141604290 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14160f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aa7d50_0 .net *"_ivl_11", 0 0, L_0x600001987520;  1 drivers
v0x600001aa7de0_0 .net *"_ivl_12", 15 0, L_0x6000019875c0;  1 drivers
v0x600001aa7e70_0 .net/s *"_ivl_4", 15 0, L_0x600001987340;  1 drivers
v0x600001aa7f00_0 .net/s *"_ivl_6", 15 0, L_0x6000019873e0;  1 drivers
v0x600001aa8000_0 .net/s "a_signed", 7 0, v0x600001aa81b0_0;  1 drivers
v0x600001aa8090_0 .net "act_in", 7 0, v0x600001aa6b50_0;  alias, 1 drivers
v0x600001aa8120_0 .var "act_out", 7 0;
v0x600001aa81b0_0 .var "act_reg", 7 0;
v0x600001aa8240_0 .net "clear_acc", 0 0, L_0x600000399180;  alias, 1 drivers
v0x600001aa82d0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa8360_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aa83f0_0 .net "load_weight", 0 0, L_0x60000039ad80;  alias, 1 drivers
v0x600001aa8480_0 .net/s "product", 15 0, L_0x600001987480;  1 drivers
v0x600001aa8510_0 .net/s "product_ext", 31 0, L_0x600001987660;  1 drivers
v0x600001aa85a0_0 .net "psum_in", 31 0, L_0x1480885f8;  alias, 1 drivers
v0x600001aa8630_0 .var "psum_out", 31 0;
v0x600001aa86c0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa8750_0 .net/s "w_signed", 7 0, v0x600001aa8870_0;  1 drivers
v0x600001aa87e0_0 .net "weight_in", 7 0, L_0x600001987020;  alias, 1 drivers
v0x600001aa8870_0 .var "weight_reg", 7 0;
L_0x600001987340 .extend/s 16, v0x600001aa81b0_0;
L_0x6000019873e0 .extend/s 16, v0x600001aa8870_0;
L_0x600001987480 .arith/mult 16, L_0x600001987340, L_0x6000019873e0;
L_0x600001987520 .part L_0x600001987480, 15, 1;
LS_0x6000019875c0_0_0 .concat [ 1 1 1 1], L_0x600001987520, L_0x600001987520, L_0x600001987520, L_0x600001987520;
LS_0x6000019875c0_0_4 .concat [ 1 1 1 1], L_0x600001987520, L_0x600001987520, L_0x600001987520, L_0x600001987520;
LS_0x6000019875c0_0_8 .concat [ 1 1 1 1], L_0x600001987520, L_0x600001987520, L_0x600001987520, L_0x600001987520;
LS_0x6000019875c0_0_12 .concat [ 1 1 1 1], L_0x600001987520, L_0x600001987520, L_0x600001987520, L_0x600001987520;
L_0x6000019875c0 .concat [ 4 4 4 4], LS_0x6000019875c0_0_0, LS_0x6000019875c0_0_4, LS_0x6000019875c0_0_8, LS_0x6000019875c0_0_12;
L_0x600001987660 .concat [ 16 16 0 0], L_0x600001987480, L_0x6000019875c0;
S_0x141604400 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1416193c0;
 .timescale 0 0;
P_0x600003de20c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000398460 .functor AND 1, v0x600001ac6be0_0, L_0x6000019877a0, C4<1>, C4<1>;
L_0x600000398000 .functor AND 1, L_0x600001987980, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x6000003992d0 .functor OR 1, L_0x6000019878e0, L_0x600000398000, C4<0>, C4<0>;
L_0x600000399260 .functor AND 1, L_0x14808a4a0, L_0x6000003992d0, C4<1>, C4<1>;
L_0x6000003991f0 .functor AND 1, L_0x600000399260, L_0x600001987ac0, C4<1>, C4<1>;
v0x600001aa9e60_0 .net *"_ivl_0", 3 0, L_0x600001987700;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aa9ef0_0 .net/2u *"_ivl_11", 2 0, L_0x148088c28;  1 drivers
v0x600001aa9f80_0 .net *"_ivl_13", 0 0, L_0x6000019878e0;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aaa010_0 .net/2u *"_ivl_15", 2 0, L_0x148088c70;  1 drivers
v0x600001aaa0a0_0 .net *"_ivl_17", 0 0, L_0x600001987980;  1 drivers
v0x600001aaa130_0 .net *"_ivl_20", 0 0, L_0x600000398000;  1 drivers
v0x600001aaa1c0_0 .net *"_ivl_22", 0 0, L_0x6000003992d0;  1 drivers
v0x600001aaa250_0 .net *"_ivl_24", 0 0, L_0x600000399260;  1 drivers
v0x600001aaa2e0_0 .net *"_ivl_25", 31 0, L_0x600001987a20;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aaa370_0 .net *"_ivl_28", 15 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aaa400_0 .net/2u *"_ivl_29", 31 0, L_0x148088d00;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001aaa490_0 .net *"_ivl_3", 1 0, L_0x148088b98;  1 drivers
v0x600001aaa520_0 .net *"_ivl_31", 0 0, L_0x600001987ac0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001aaa5b0_0 .net/2u *"_ivl_4", 3 0, L_0x148088be0;  1 drivers
v0x600001aaa640_0 .net *"_ivl_6", 0 0, L_0x6000019877a0;  1 drivers
v0x600001aaa6d0_0 .net "do_clear", 0 0, L_0x6000003991f0;  1 drivers
v0x600001aaa760_0 .net "load_weight", 0 0, L_0x600000398460;  1 drivers
v0x600001aaa7f0_0 .net "weight_in", 7 0, L_0x600001987840;  1 drivers
L_0x600001987700 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148088b98;
L_0x6000019877a0 .cmp/eq 4, L_0x600001987700, L_0x148088be0;
L_0x6000019878e0 .cmp/eq 3, v0x600001abc990_0, L_0x148088c28;
L_0x600001987980 .cmp/eq 3, v0x600001abc990_0, L_0x148088c70;
L_0x600001987a20 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148088cb8;
L_0x600001987ac0 .cmp/eq 32, L_0x600001987a20, L_0x148088d00;
S_0x141615880 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141604400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aa9320_0 .net *"_ivl_11", 0 0, L_0x600001987d40;  1 drivers
v0x600001aa93b0_0 .net *"_ivl_12", 15 0, L_0x600001987de0;  1 drivers
v0x600001aa9440_0 .net/s *"_ivl_4", 15 0, L_0x600001987b60;  1 drivers
v0x600001aa94d0_0 .net/s *"_ivl_6", 15 0, L_0x600001987c00;  1 drivers
v0x600001aa9560_0 .net/s "a_signed", 7 0, v0x600001aa9710_0;  1 drivers
v0x600001aa95f0_0 .net "act_in", 7 0, v0x600001aa8120_0;  alias, 1 drivers
v0x600001aa9680_0 .var "act_out", 7 0;
v0x600001aa9710_0 .var "act_reg", 7 0;
v0x600001aa97a0_0 .net "clear_acc", 0 0, L_0x6000003991f0;  alias, 1 drivers
v0x600001aa9830_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aa98c0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aa9950_0 .net "load_weight", 0 0, L_0x600000398460;  alias, 1 drivers
v0x600001aa99e0_0 .net/s "product", 15 0, L_0x600001987ca0;  1 drivers
v0x600001aa9a70_0 .net/s "product_ext", 31 0, L_0x600001987e80;  1 drivers
v0x600001aa9b00_0 .net "psum_in", 31 0, L_0x148088640;  alias, 1 drivers
v0x600001aa9b90_0 .var "psum_out", 31 0;
v0x600001aa9c20_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aa9cb0_0 .net/s "w_signed", 7 0, v0x600001aa9dd0_0;  1 drivers
v0x600001aa9d40_0 .net "weight_in", 7 0, L_0x600001987840;  alias, 1 drivers
v0x600001aa9dd0_0 .var "weight_reg", 7 0;
L_0x600001987b60 .extend/s 16, v0x600001aa9710_0;
L_0x600001987c00 .extend/s 16, v0x600001aa9dd0_0;
L_0x600001987ca0 .arith/mult 16, L_0x600001987b60, L_0x600001987c00;
L_0x600001987d40 .part L_0x600001987ca0, 15, 1;
LS_0x600001987de0_0_0 .concat [ 1 1 1 1], L_0x600001987d40, L_0x600001987d40, L_0x600001987d40, L_0x600001987d40;
LS_0x600001987de0_0_4 .concat [ 1 1 1 1], L_0x600001987d40, L_0x600001987d40, L_0x600001987d40, L_0x600001987d40;
LS_0x600001987de0_0_8 .concat [ 1 1 1 1], L_0x600001987d40, L_0x600001987d40, L_0x600001987d40, L_0x600001987d40;
LS_0x600001987de0_0_12 .concat [ 1 1 1 1], L_0x600001987d40, L_0x600001987d40, L_0x600001987d40, L_0x600001987d40;
L_0x600001987de0 .concat [ 4 4 4 4], LS_0x600001987de0_0_0, LS_0x600001987de0_0_4, LS_0x600001987de0_0_8, LS_0x600001987de0_0_12;
L_0x600001987e80 .concat [ 16 16 0 0], L_0x600001987ca0, L_0x600001987de0;
S_0x1416159f0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de23c0 .param/l "row" 1 7 213, +C4<01>;
S_0x141698ad0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1416159f0;
 .timescale 0 0;
P_0x600003de2440 .param/l "col" 1 7 214, +C4<00>;
L_0x60000039b720 .functor AND 1, v0x600001ac6be0_0, L_0x600001983b60, C4<1>, C4<1>;
L_0x60000039b800 .functor AND 1, L_0x600001983e80, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039b870 .functor OR 1, L_0x6000019837a0, L_0x60000039b800, C4<0>, C4<0>;
L_0x60000039b8e0 .functor AND 1, L_0x14808a4a0, L_0x60000039b870, C4<1>, C4<1>;
L_0x60000039b950 .functor AND 1, L_0x60000039b8e0, L_0x600001983d40, C4<1>, C4<1>;
v0x600001aab3c0_0 .net *"_ivl_0", 2 0, L_0x600001987f20;  1 drivers
L_0x148088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aab450_0 .net/2u *"_ivl_11", 2 0, L_0x148088dd8;  1 drivers
v0x600001aab4e0_0 .net *"_ivl_13", 0 0, L_0x6000019837a0;  1 drivers
L_0x148088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aab570_0 .net/2u *"_ivl_15", 2 0, L_0x148088e20;  1 drivers
v0x600001aab600_0 .net *"_ivl_17", 0 0, L_0x600001983e80;  1 drivers
v0x600001aab690_0 .net *"_ivl_20", 0 0, L_0x60000039b800;  1 drivers
v0x600001aab720_0 .net *"_ivl_22", 0 0, L_0x60000039b870;  1 drivers
v0x600001aab7b0_0 .net *"_ivl_24", 0 0, L_0x60000039b8e0;  1 drivers
v0x600001aab840_0 .net *"_ivl_25", 31 0, L_0x600001983660;  1 drivers
L_0x148088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aab8d0_0 .net *"_ivl_28", 15 0, L_0x148088e68;  1 drivers
L_0x148088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aab960_0 .net/2u *"_ivl_29", 31 0, L_0x148088eb0;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001aab9f0_0 .net *"_ivl_3", 0 0, L_0x148088d48;  1 drivers
v0x600001aaba80_0 .net *"_ivl_31", 0 0, L_0x600001983d40;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aabb10_0 .net/2u *"_ivl_4", 2 0, L_0x148088d90;  1 drivers
v0x600001aabba0_0 .net *"_ivl_6", 0 0, L_0x600001983b60;  1 drivers
v0x600001aabc30_0 .net "do_clear", 0 0, L_0x60000039b950;  1 drivers
v0x600001aabcc0_0 .net "load_weight", 0 0, L_0x60000039b720;  1 drivers
v0x600001aabd50_0 .net "weight_in", 7 0, L_0x600001983a20;  1 drivers
L_0x600001987f20 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148088d48;
L_0x600001983b60 .cmp/eq 3, L_0x600001987f20, L_0x148088d90;
L_0x6000019837a0 .cmp/eq 3, v0x600001abc990_0, L_0x148088dd8;
L_0x600001983e80 .cmp/eq 3, v0x600001abc990_0, L_0x148088e20;
L_0x600001983660 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148088e68;
L_0x600001983d40 .cmp/eq 32, L_0x600001983660, L_0x148088eb0;
S_0x141698c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141698ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aaa880_0 .net *"_ivl_11", 0 0, L_0x600001983ac0;  1 drivers
v0x600001aaa910_0 .net *"_ivl_12", 15 0, L_0x6000019832a0;  1 drivers
v0x600001aaa9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001983520;  1 drivers
v0x600001aaaa30_0 .net/s *"_ivl_6", 15 0, L_0x600001983c00;  1 drivers
v0x600001aaaac0_0 .net/s "a_signed", 7 0, v0x600001aaac70_0;  1 drivers
v0x600001aaab50_0 .net "act_in", 7 0, L_0x60000039a300;  alias, 1 drivers
v0x600001aaabe0_0 .var "act_out", 7 0;
v0x600001aaac70_0 .var "act_reg", 7 0;
v0x600001aaad00_0 .net "clear_acc", 0 0, L_0x60000039b950;  alias, 1 drivers
v0x600001aaad90_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aaae20_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aaaeb0_0 .net "load_weight", 0 0, L_0x60000039b720;  alias, 1 drivers
v0x600001aaaf40_0 .net/s "product", 15 0, L_0x600001983200;  1 drivers
v0x600001aaafd0_0 .net/s "product_ext", 31 0, L_0x600001983980;  1 drivers
v0x600001aab060_0 .net "psum_in", 31 0, v0x600001aa5b00_0;  alias, 1 drivers
v0x600001aab0f0_0 .var "psum_out", 31 0;
v0x600001aab180_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aab210_0 .net/s "w_signed", 7 0, v0x600001aab330_0;  1 drivers
v0x600001aab2a0_0 .net "weight_in", 7 0, L_0x600001983a20;  alias, 1 drivers
v0x600001aab330_0 .var "weight_reg", 7 0;
L_0x600001983520 .extend/s 16, v0x600001aaac70_0;
L_0x600001983c00 .extend/s 16, v0x600001aab330_0;
L_0x600001983200 .arith/mult 16, L_0x600001983520, L_0x600001983c00;
L_0x600001983ac0 .part L_0x600001983200, 15, 1;
LS_0x6000019832a0_0_0 .concat [ 1 1 1 1], L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0;
LS_0x6000019832a0_0_4 .concat [ 1 1 1 1], L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0;
LS_0x6000019832a0_0_8 .concat [ 1 1 1 1], L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0;
LS_0x6000019832a0_0_12 .concat [ 1 1 1 1], L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0, L_0x600001983ac0;
L_0x6000019832a0 .concat [ 4 4 4 4], LS_0x6000019832a0_0_0, LS_0x6000019832a0_0_4, LS_0x6000019832a0_0_8, LS_0x6000019832a0_0_12;
L_0x600001983980 .concat [ 16 16 0 0], L_0x600001983200, L_0x6000019832a0;
S_0x141693110 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1416159f0;
 .timescale 0 0;
P_0x600003de2080 .param/l "col" 1 7 214, +C4<01>;
L_0x60000039baa0 .functor AND 1, v0x600001ac6be0_0, L_0x600001983840, C4<1>, C4<1>;
L_0x60000039bb10 .functor AND 1, L_0x600001983480, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039bb80 .functor OR 1, L_0x600001983700, L_0x60000039bb10, C4<0>, C4<0>;
L_0x60000039bbf0 .functor AND 1, L_0x14808a4a0, L_0x60000039bb80, C4<1>, C4<1>;
L_0x60000039bc60 .functor AND 1, L_0x60000039bbf0, L_0x6000019830c0, C4<1>, C4<1>;
v0x600001aac990_0 .net *"_ivl_0", 2 0, L_0x600001983340;  1 drivers
L_0x148088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aaca20_0 .net/2u *"_ivl_11", 2 0, L_0x148088f88;  1 drivers
v0x600001aacab0_0 .net *"_ivl_13", 0 0, L_0x600001983700;  1 drivers
L_0x148088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aacb40_0 .net/2u *"_ivl_15", 2 0, L_0x148088fd0;  1 drivers
v0x600001aacbd0_0 .net *"_ivl_17", 0 0, L_0x600001983480;  1 drivers
v0x600001aacc60_0 .net *"_ivl_20", 0 0, L_0x60000039bb10;  1 drivers
v0x600001aaccf0_0 .net *"_ivl_22", 0 0, L_0x60000039bb80;  1 drivers
v0x600001aacd80_0 .net *"_ivl_24", 0 0, L_0x60000039bbf0;  1 drivers
v0x600001aace10_0 .net *"_ivl_25", 31 0, L_0x6000019835c0;  1 drivers
L_0x148089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aacea0_0 .net *"_ivl_28", 15 0, L_0x148089018;  1 drivers
L_0x148089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aacf30_0 .net/2u *"_ivl_29", 31 0, L_0x148089060;  1 drivers
L_0x148088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001aacfc0_0 .net *"_ivl_3", 0 0, L_0x148088ef8;  1 drivers
v0x600001aad050_0 .net *"_ivl_31", 0 0, L_0x6000019830c0;  1 drivers
L_0x148088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001aad0e0_0 .net/2u *"_ivl_4", 2 0, L_0x148088f40;  1 drivers
v0x600001aad170_0 .net *"_ivl_6", 0 0, L_0x600001983840;  1 drivers
v0x600001aad200_0 .net "do_clear", 0 0, L_0x60000039bc60;  1 drivers
v0x600001aad290_0 .net "load_weight", 0 0, L_0x60000039baa0;  1 drivers
v0x600001aad320_0 .net "weight_in", 7 0, L_0x6000019833e0;  1 drivers
L_0x600001983340 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148088ef8;
L_0x600001983840 .cmp/eq 3, L_0x600001983340, L_0x148088f40;
L_0x600001983700 .cmp/eq 3, v0x600001abc990_0, L_0x148088f88;
L_0x600001983480 .cmp/eq 3, v0x600001abc990_0, L_0x148088fd0;
L_0x6000019835c0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089018;
L_0x6000019830c0 .cmp/eq 32, L_0x6000019835c0, L_0x148089060;
S_0x141693280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141693110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fe00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fe40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aabde0_0 .net *"_ivl_11", 0 0, L_0x600001982e40;  1 drivers
v0x600001aabe70_0 .net *"_ivl_12", 15 0, L_0x600001982ee0;  1 drivers
v0x600001aabf00_0 .net/s *"_ivl_4", 15 0, L_0x600001983160;  1 drivers
v0x600001aac000_0 .net/s *"_ivl_6", 15 0, L_0x600001982f80;  1 drivers
v0x600001aac090_0 .net/s "a_signed", 7 0, v0x600001aac240_0;  1 drivers
v0x600001aac120_0 .net "act_in", 7 0, v0x600001aaabe0_0;  alias, 1 drivers
v0x600001aac1b0_0 .var "act_out", 7 0;
v0x600001aac240_0 .var "act_reg", 7 0;
v0x600001aac2d0_0 .net "clear_acc", 0 0, L_0x60000039bc60;  alias, 1 drivers
v0x600001aac360_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aac3f0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aac480_0 .net "load_weight", 0 0, L_0x60000039baa0;  alias, 1 drivers
v0x600001aac510_0 .net/s "product", 15 0, L_0x600001983020;  1 drivers
v0x600001aac5a0_0 .net/s "product_ext", 31 0, L_0x600001982d00;  1 drivers
v0x600001aac630_0 .net "psum_in", 31 0, v0x600001aa7060_0;  alias, 1 drivers
v0x600001aac6c0_0 .var "psum_out", 31 0;
v0x600001aac750_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aac7e0_0 .net/s "w_signed", 7 0, v0x600001aac900_0;  1 drivers
v0x600001aac870_0 .net "weight_in", 7 0, L_0x6000019833e0;  alias, 1 drivers
v0x600001aac900_0 .var "weight_reg", 7 0;
L_0x600001983160 .extend/s 16, v0x600001aac240_0;
L_0x600001982f80 .extend/s 16, v0x600001aac900_0;
L_0x600001983020 .arith/mult 16, L_0x600001983160, L_0x600001982f80;
L_0x600001982e40 .part L_0x600001983020, 15, 1;
LS_0x600001982ee0_0_0 .concat [ 1 1 1 1], L_0x600001982e40, L_0x600001982e40, L_0x600001982e40, L_0x600001982e40;
LS_0x600001982ee0_0_4 .concat [ 1 1 1 1], L_0x600001982e40, L_0x600001982e40, L_0x600001982e40, L_0x600001982e40;
LS_0x600001982ee0_0_8 .concat [ 1 1 1 1], L_0x600001982e40, L_0x600001982e40, L_0x600001982e40, L_0x600001982e40;
LS_0x600001982ee0_0_12 .concat [ 1 1 1 1], L_0x600001982e40, L_0x600001982e40, L_0x600001982e40, L_0x600001982e40;
L_0x600001982ee0 .concat [ 4 4 4 4], LS_0x600001982ee0_0_0, LS_0x600001982ee0_0_4, LS_0x600001982ee0_0_8, LS_0x600001982ee0_0_12;
L_0x600001982d00 .concat [ 16 16 0 0], L_0x600001983020, L_0x600001982ee0;
S_0x141690ac0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1416159f0;
 .timescale 0 0;
P_0x600003de2600 .param/l "col" 1 7 214, +C4<010>;
L_0x60000039bdb0 .functor AND 1, v0x600001ac6be0_0, L_0x600001982bc0, C4<1>, C4<1>;
L_0x60000039b790 .functor AND 1, L_0x600001982b20, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039be20 .functor OR 1, L_0x600001982a80, L_0x60000039b790, C4<0>, C4<0>;
L_0x60000039be90 .functor AND 1, L_0x14808a4a0, L_0x60000039be20, C4<1>, C4<1>;
L_0x60000039bf00 .functor AND 1, L_0x60000039be90, L_0x6000019829e0, C4<1>, C4<1>;
v0x600001aadef0_0 .net *"_ivl_0", 3 0, L_0x600001982da0;  1 drivers
L_0x148089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aadf80_0 .net/2u *"_ivl_11", 2 0, L_0x148089138;  1 drivers
v0x600001aae010_0 .net *"_ivl_13", 0 0, L_0x600001982a80;  1 drivers
L_0x148089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aae0a0_0 .net/2u *"_ivl_15", 2 0, L_0x148089180;  1 drivers
v0x600001aae130_0 .net *"_ivl_17", 0 0, L_0x600001982b20;  1 drivers
v0x600001aae1c0_0 .net *"_ivl_20", 0 0, L_0x60000039b790;  1 drivers
v0x600001aae250_0 .net *"_ivl_22", 0 0, L_0x60000039be20;  1 drivers
v0x600001aae2e0_0 .net *"_ivl_24", 0 0, L_0x60000039be90;  1 drivers
v0x600001aae370_0 .net *"_ivl_25", 31 0, L_0x600001982940;  1 drivers
L_0x1480891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aae400_0 .net *"_ivl_28", 15 0, L_0x1480891c8;  1 drivers
L_0x148089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aae490_0 .net/2u *"_ivl_29", 31 0, L_0x148089210;  1 drivers
L_0x1480890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001aae520_0 .net *"_ivl_3", 1 0, L_0x1480890a8;  1 drivers
v0x600001aae5b0_0 .net *"_ivl_31", 0 0, L_0x6000019829e0;  1 drivers
L_0x1480890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001aae640_0 .net/2u *"_ivl_4", 3 0, L_0x1480890f0;  1 drivers
v0x600001aae6d0_0 .net *"_ivl_6", 0 0, L_0x600001982bc0;  1 drivers
v0x600001aae760_0 .net "do_clear", 0 0, L_0x60000039bf00;  1 drivers
v0x600001aae7f0_0 .net "load_weight", 0 0, L_0x60000039bdb0;  1 drivers
v0x600001aae880_0 .net "weight_in", 7 0, L_0x600001982c60;  1 drivers
L_0x600001982da0 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x1480890a8;
L_0x600001982bc0 .cmp/eq 4, L_0x600001982da0, L_0x1480890f0;
L_0x600001982a80 .cmp/eq 3, v0x600001abc990_0, L_0x148089138;
L_0x600001982b20 .cmp/eq 3, v0x600001abc990_0, L_0x148089180;
L_0x600001982940 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x1480891c8;
L_0x6000019829e0 .cmp/eq 32, L_0x600001982940, L_0x148089210;
S_0x141690c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141690ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069ff00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069ff40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aad3b0_0 .net *"_ivl_11", 0 0, L_0x6000019821c0;  1 drivers
v0x600001aad440_0 .net *"_ivl_12", 15 0, L_0x600001981fe0;  1 drivers
v0x600001aad4d0_0 .net/s *"_ivl_4", 15 0, L_0x600001982620;  1 drivers
v0x600001aad560_0 .net/s *"_ivl_6", 15 0, L_0x6000019826c0;  1 drivers
v0x600001aad5f0_0 .net/s "a_signed", 7 0, v0x600001aad7a0_0;  1 drivers
v0x600001aad680_0 .net "act_in", 7 0, v0x600001aac1b0_0;  alias, 1 drivers
v0x600001aad710_0 .var "act_out", 7 0;
v0x600001aad7a0_0 .var "act_reg", 7 0;
v0x600001aad830_0 .net "clear_acc", 0 0, L_0x60000039bf00;  alias, 1 drivers
v0x600001aad8c0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aad950_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aad9e0_0 .net "load_weight", 0 0, L_0x60000039bdb0;  alias, 1 drivers
v0x600001aada70_0 .net/s "product", 15 0, L_0x600001982120;  1 drivers
v0x600001aadb00_0 .net/s "product_ext", 31 0, L_0x600001982080;  1 drivers
v0x600001aadb90_0 .net "psum_in", 31 0, v0x600001aa8630_0;  alias, 1 drivers
v0x600001aadc20_0 .var "psum_out", 31 0;
v0x600001aadcb0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aadd40_0 .net/s "w_signed", 7 0, v0x600001aade60_0;  1 drivers
v0x600001aaddd0_0 .net "weight_in", 7 0, L_0x600001982c60;  alias, 1 drivers
v0x600001aade60_0 .var "weight_reg", 7 0;
L_0x600001982620 .extend/s 16, v0x600001aad7a0_0;
L_0x6000019826c0 .extend/s 16, v0x600001aade60_0;
L_0x600001982120 .arith/mult 16, L_0x600001982620, L_0x6000019826c0;
L_0x6000019821c0 .part L_0x600001982120, 15, 1;
LS_0x600001981fe0_0_0 .concat [ 1 1 1 1], L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0;
LS_0x600001981fe0_0_4 .concat [ 1 1 1 1], L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0;
LS_0x600001981fe0_0_8 .concat [ 1 1 1 1], L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0;
LS_0x600001981fe0_0_12 .concat [ 1 1 1 1], L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0, L_0x6000019821c0;
L_0x600001981fe0 .concat [ 4 4 4 4], LS_0x600001981fe0_0_0, LS_0x600001981fe0_0_4, LS_0x600001981fe0_0_8, LS_0x600001981fe0_0_12;
L_0x600001982080 .concat [ 16 16 0 0], L_0x600001982120, L_0x600001981fe0;
S_0x14168e470 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1416159f0;
 .timescale 0 0;
P_0x600003de2700 .param/l "col" 1 7 214, +C4<011>;
L_0x600000397720 .functor AND 1, v0x600001ac6be0_0, L_0x600001981f40, C4<1>, C4<1>;
L_0x6000003972c0 .functor AND 1, L_0x600001981c20, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x600000396e60 .functor OR 1, L_0x600001981e00, L_0x6000003972c0, C4<0>, C4<0>;
L_0x600000396a00 .functor AND 1, L_0x14808a4a0, L_0x600000396e60, C4<1>, C4<1>;
L_0x6000003965a0 .functor AND 1, L_0x600000396a00, L_0x600001981ae0, C4<1>, C4<1>;
v0x600001aaf450_0 .net *"_ivl_0", 3 0, L_0x600001981ea0;  1 drivers
L_0x1480892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aaf4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480892e8;  1 drivers
v0x600001aaf570_0 .net *"_ivl_13", 0 0, L_0x600001981e00;  1 drivers
L_0x148089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aaf600_0 .net/2u *"_ivl_15", 2 0, L_0x148089330;  1 drivers
v0x600001aaf690_0 .net *"_ivl_17", 0 0, L_0x600001981c20;  1 drivers
v0x600001aaf720_0 .net *"_ivl_20", 0 0, L_0x6000003972c0;  1 drivers
v0x600001aaf7b0_0 .net *"_ivl_22", 0 0, L_0x600000396e60;  1 drivers
v0x600001aaf840_0 .net *"_ivl_24", 0 0, L_0x600000396a00;  1 drivers
v0x600001aaf8d0_0 .net *"_ivl_25", 31 0, L_0x600001981cc0;  1 drivers
L_0x148089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aaf960_0 .net *"_ivl_28", 15 0, L_0x148089378;  1 drivers
L_0x1480893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aaf9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1480893c0;  1 drivers
L_0x148089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001aafa80_0 .net *"_ivl_3", 1 0, L_0x148089258;  1 drivers
v0x600001aafb10_0 .net *"_ivl_31", 0 0, L_0x600001981ae0;  1 drivers
L_0x1480892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001aafba0_0 .net/2u *"_ivl_4", 3 0, L_0x1480892a0;  1 drivers
v0x600001aafc30_0 .net *"_ivl_6", 0 0, L_0x600001981f40;  1 drivers
v0x600001aafcc0_0 .net "do_clear", 0 0, L_0x6000003965a0;  1 drivers
v0x600001aafd50_0 .net "load_weight", 0 0, L_0x600000397720;  1 drivers
v0x600001aafde0_0 .net "weight_in", 7 0, L_0x600001981d60;  1 drivers
L_0x600001981ea0 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148089258;
L_0x600001981f40 .cmp/eq 4, L_0x600001981ea0, L_0x1480892a0;
L_0x600001981e00 .cmp/eq 3, v0x600001abc990_0, L_0x1480892e8;
L_0x600001981c20 .cmp/eq 3, v0x600001abc990_0, L_0x148089330;
L_0x600001981cc0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089378;
L_0x600001981ae0 .cmp/eq 32, L_0x600001981cc0, L_0x1480893c0;
S_0x14168e5e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14168e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aae910_0 .net *"_ivl_11", 0 0, L_0x600001981860;  1 drivers
v0x600001aae9a0_0 .net *"_ivl_12", 15 0, L_0x600001981900;  1 drivers
v0x600001aaea30_0 .net/s *"_ivl_4", 15 0, L_0x600001981b80;  1 drivers
v0x600001aaeac0_0 .net/s *"_ivl_6", 15 0, L_0x6000019819a0;  1 drivers
v0x600001aaeb50_0 .net/s "a_signed", 7 0, v0x600001aaed00_0;  1 drivers
v0x600001aaebe0_0 .net "act_in", 7 0, v0x600001aad710_0;  alias, 1 drivers
v0x600001aaec70_0 .var "act_out", 7 0;
v0x600001aaed00_0 .var "act_reg", 7 0;
v0x600001aaed90_0 .net "clear_acc", 0 0, L_0x6000003965a0;  alias, 1 drivers
v0x600001aaee20_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001aaeeb0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001aaef40_0 .net "load_weight", 0 0, L_0x600000397720;  alias, 1 drivers
v0x600001aaefd0_0 .net/s "product", 15 0, L_0x600001981a40;  1 drivers
v0x600001aaf060_0 .net/s "product_ext", 31 0, L_0x600001981720;  1 drivers
v0x600001aaf0f0_0 .net "psum_in", 31 0, v0x600001aa9b90_0;  alias, 1 drivers
v0x600001aaf180_0 .var "psum_out", 31 0;
v0x600001aaf210_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001aaf2a0_0 .net/s "w_signed", 7 0, v0x600001aaf3c0_0;  1 drivers
v0x600001aaf330_0 .net "weight_in", 7 0, L_0x600001981d60;  alias, 1 drivers
v0x600001aaf3c0_0 .var "weight_reg", 7 0;
L_0x600001981b80 .extend/s 16, v0x600001aaed00_0;
L_0x6000019819a0 .extend/s 16, v0x600001aaf3c0_0;
L_0x600001981a40 .arith/mult 16, L_0x600001981b80, L_0x6000019819a0;
L_0x600001981860 .part L_0x600001981a40, 15, 1;
LS_0x600001981900_0_0 .concat [ 1 1 1 1], L_0x600001981860, L_0x600001981860, L_0x600001981860, L_0x600001981860;
LS_0x600001981900_0_4 .concat [ 1 1 1 1], L_0x600001981860, L_0x600001981860, L_0x600001981860, L_0x600001981860;
LS_0x600001981900_0_8 .concat [ 1 1 1 1], L_0x600001981860, L_0x600001981860, L_0x600001981860, L_0x600001981860;
LS_0x600001981900_0_12 .concat [ 1 1 1 1], L_0x600001981860, L_0x600001981860, L_0x600001981860, L_0x600001981860;
L_0x600001981900 .concat [ 4 4 4 4], LS_0x600001981900_0_0, LS_0x600001981900_0_4, LS_0x600001981900_0_8, LS_0x600001981900_0_12;
L_0x600001981720 .concat [ 16 16 0 0], L_0x600001981a40, L_0x600001981900;
S_0x14168be20 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de2800 .param/l "row" 1 7 213, +C4<010>;
S_0x14168bf90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14168be20;
 .timescale 0 0;
P_0x600003de2880 .param/l "col" 1 7 214, +C4<00>;
L_0x600000395880 .functor AND 1, v0x600001ac6be0_0, L_0x6000019815e0, C4<1>, C4<1>;
L_0x600000395420 .functor AND 1, L_0x600001981540, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x600000394fc0 .functor OR 1, L_0x6000019814a0, L_0x600000395420, C4<0>, C4<0>;
L_0x600000394b60 .functor AND 1, L_0x14808a4a0, L_0x600000394fc0, C4<1>, C4<1>;
L_0x600000394af0 .functor AND 1, L_0x600000394b60, L_0x600001981400, C4<1>, C4<1>;
v0x600001ab0a20_0 .net *"_ivl_0", 2 0, L_0x6000019817c0;  1 drivers
L_0x148089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab0ab0_0 .net/2u *"_ivl_11", 2 0, L_0x148089498;  1 drivers
v0x600001ab0b40_0 .net *"_ivl_13", 0 0, L_0x6000019814a0;  1 drivers
L_0x1480894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab0bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480894e0;  1 drivers
v0x600001ab0c60_0 .net *"_ivl_17", 0 0, L_0x600001981540;  1 drivers
v0x600001ab0cf0_0 .net *"_ivl_20", 0 0, L_0x600000395420;  1 drivers
v0x600001ab0d80_0 .net *"_ivl_22", 0 0, L_0x600000394fc0;  1 drivers
v0x600001ab0e10_0 .net *"_ivl_24", 0 0, L_0x600000394b60;  1 drivers
v0x600001ab0ea0_0 .net *"_ivl_25", 31 0, L_0x600001981360;  1 drivers
L_0x148089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab0f30_0 .net *"_ivl_28", 15 0, L_0x148089528;  1 drivers
L_0x148089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab0fc0_0 .net/2u *"_ivl_29", 31 0, L_0x148089570;  1 drivers
L_0x148089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ab1050_0 .net *"_ivl_3", 0 0, L_0x148089408;  1 drivers
v0x600001ab10e0_0 .net *"_ivl_31", 0 0, L_0x600001981400;  1 drivers
L_0x148089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab1170_0 .net/2u *"_ivl_4", 2 0, L_0x148089450;  1 drivers
v0x600001ab1200_0 .net *"_ivl_6", 0 0, L_0x6000019815e0;  1 drivers
v0x600001ab1290_0 .net "do_clear", 0 0, L_0x600000394af0;  1 drivers
v0x600001ab1320_0 .net "load_weight", 0 0, L_0x600000395880;  1 drivers
v0x600001ab13b0_0 .net "weight_in", 7 0, L_0x600001981680;  1 drivers
L_0x6000019817c0 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148089408;
L_0x6000019815e0 .cmp/eq 3, L_0x6000019817c0, L_0x148089450;
L_0x6000019814a0 .cmp/eq 3, v0x600001abc990_0, L_0x148089498;
L_0x600001981540 .cmp/eq 3, v0x600001abc990_0, L_0x1480894e0;
L_0x600001981360 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089528;
L_0x600001981400 .cmp/eq 32, L_0x600001981360, L_0x148089570;
S_0x1416897d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14168bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001aafe70_0 .net *"_ivl_11", 0 0, L_0x600001981180;  1 drivers
v0x600001aaff00_0 .net *"_ivl_12", 15 0, L_0x600001980fa0;  1 drivers
v0x600001ab0000_0 .net/s *"_ivl_4", 15 0, L_0x600001981220;  1 drivers
v0x600001ab0090_0 .net/s *"_ivl_6", 15 0, L_0x6000019812c0;  1 drivers
v0x600001ab0120_0 .net/s "a_signed", 7 0, v0x600001ab02d0_0;  1 drivers
v0x600001ab01b0_0 .net "act_in", 7 0, L_0x60000039a370;  alias, 1 drivers
v0x600001ab0240_0 .var "act_out", 7 0;
v0x600001ab02d0_0 .var "act_reg", 7 0;
v0x600001ab0360_0 .net "clear_acc", 0 0, L_0x600000394af0;  alias, 1 drivers
v0x600001ab03f0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab0480_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab0510_0 .net "load_weight", 0 0, L_0x600000395880;  alias, 1 drivers
v0x600001ab05a0_0 .net/s "product", 15 0, L_0x6000019810e0;  1 drivers
v0x600001ab0630_0 .net/s "product_ext", 31 0, L_0x600001981040;  1 drivers
v0x600001ab06c0_0 .net "psum_in", 31 0, v0x600001aab0f0_0;  alias, 1 drivers
v0x600001ab0750_0 .var "psum_out", 31 0;
v0x600001ab07e0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab0870_0 .net/s "w_signed", 7 0, v0x600001ab0990_0;  1 drivers
v0x600001ab0900_0 .net "weight_in", 7 0, L_0x600001981680;  alias, 1 drivers
v0x600001ab0990_0 .var "weight_reg", 7 0;
L_0x600001981220 .extend/s 16, v0x600001ab02d0_0;
L_0x6000019812c0 .extend/s 16, v0x600001ab0990_0;
L_0x6000019810e0 .arith/mult 16, L_0x600001981220, L_0x6000019812c0;
L_0x600001981180 .part L_0x6000019810e0, 15, 1;
LS_0x600001980fa0_0_0 .concat [ 1 1 1 1], L_0x600001981180, L_0x600001981180, L_0x600001981180, L_0x600001981180;
LS_0x600001980fa0_0_4 .concat [ 1 1 1 1], L_0x600001981180, L_0x600001981180, L_0x600001981180, L_0x600001981180;
LS_0x600001980fa0_0_8 .concat [ 1 1 1 1], L_0x600001981180, L_0x600001981180, L_0x600001981180, L_0x600001981180;
LS_0x600001980fa0_0_12 .concat [ 1 1 1 1], L_0x600001981180, L_0x600001981180, L_0x600001981180, L_0x600001981180;
L_0x600001980fa0 .concat [ 4 4 4 4], LS_0x600001980fa0_0_0, LS_0x600001980fa0_0_4, LS_0x600001980fa0_0_8, LS_0x600001980fa0_0_12;
L_0x600001981040 .concat [ 16 16 0 0], L_0x6000019810e0, L_0x600001980fa0;
S_0x141689940 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14168be20;
 .timescale 0 0;
P_0x600003de2980 .param/l "col" 1 7 214, +C4<01>;
L_0x600000394930 .functor AND 1, v0x600001ac6be0_0, L_0x600001980f00, C4<1>, C4<1>;
L_0x6000003949a0 .functor AND 1, L_0x600001980be0, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039c000 .functor OR 1, L_0x600001980dc0, L_0x6000003949a0, C4<0>, C4<0>;
L_0x60000039c070 .functor AND 1, L_0x14808a4a0, L_0x60000039c000, C4<1>, C4<1>;
L_0x60000039c0e0 .functor AND 1, L_0x60000039c070, L_0x600001980aa0, C4<1>, C4<1>;
v0x600001ab1f80_0 .net *"_ivl_0", 2 0, L_0x600001980e60;  1 drivers
L_0x148089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab2010_0 .net/2u *"_ivl_11", 2 0, L_0x148089648;  1 drivers
v0x600001ab20a0_0 .net *"_ivl_13", 0 0, L_0x600001980dc0;  1 drivers
L_0x148089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab2130_0 .net/2u *"_ivl_15", 2 0, L_0x148089690;  1 drivers
v0x600001ab21c0_0 .net *"_ivl_17", 0 0, L_0x600001980be0;  1 drivers
v0x600001ab2250_0 .net *"_ivl_20", 0 0, L_0x6000003949a0;  1 drivers
v0x600001ab22e0_0 .net *"_ivl_22", 0 0, L_0x60000039c000;  1 drivers
v0x600001ab2370_0 .net *"_ivl_24", 0 0, L_0x60000039c070;  1 drivers
v0x600001ab2400_0 .net *"_ivl_25", 31 0, L_0x600001980c80;  1 drivers
L_0x1480896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab2490_0 .net *"_ivl_28", 15 0, L_0x1480896d8;  1 drivers
L_0x148089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab2520_0 .net/2u *"_ivl_29", 31 0, L_0x148089720;  1 drivers
L_0x1480895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ab25b0_0 .net *"_ivl_3", 0 0, L_0x1480895b8;  1 drivers
v0x600001ab2640_0 .net *"_ivl_31", 0 0, L_0x600001980aa0;  1 drivers
L_0x148089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ab26d0_0 .net/2u *"_ivl_4", 2 0, L_0x148089600;  1 drivers
v0x600001ab2760_0 .net *"_ivl_6", 0 0, L_0x600001980f00;  1 drivers
v0x600001ab27f0_0 .net "do_clear", 0 0, L_0x60000039c0e0;  1 drivers
v0x600001ab2880_0 .net "load_weight", 0 0, L_0x600000394930;  1 drivers
v0x600001ab2910_0 .net "weight_in", 7 0, L_0x600001980d20;  1 drivers
L_0x600001980e60 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x1480895b8;
L_0x600001980f00 .cmp/eq 3, L_0x600001980e60, L_0x148089600;
L_0x600001980dc0 .cmp/eq 3, v0x600001abc990_0, L_0x148089648;
L_0x600001980be0 .cmp/eq 3, v0x600001abc990_0, L_0x148089690;
L_0x600001980c80 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x1480896d8;
L_0x600001980aa0 .cmp/eq 32, L_0x600001980c80, L_0x148089720;
S_0x141687180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141689940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab1440_0 .net *"_ivl_11", 0 0, L_0x6000019824e0;  1 drivers
v0x600001ab14d0_0 .net *"_ivl_12", 15 0, L_0x600001982580;  1 drivers
v0x600001ab1560_0 .net/s *"_ivl_4", 15 0, L_0x600001980b40;  1 drivers
v0x600001ab15f0_0 .net/s *"_ivl_6", 15 0, L_0x600001980960;  1 drivers
v0x600001ab1680_0 .net/s "a_signed", 7 0, v0x600001ab1830_0;  1 drivers
v0x600001ab1710_0 .net "act_in", 7 0, v0x600001ab0240_0;  alias, 1 drivers
v0x600001ab17a0_0 .var "act_out", 7 0;
v0x600001ab1830_0 .var "act_reg", 7 0;
v0x600001ab18c0_0 .net "clear_acc", 0 0, L_0x60000039c0e0;  alias, 1 drivers
v0x600001ab1950_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab19e0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab1a70_0 .net "load_weight", 0 0, L_0x600000394930;  alias, 1 drivers
v0x600001ab1b00_0 .net/s "product", 15 0, L_0x600001980a00;  1 drivers
v0x600001ab1b90_0 .net/s "product_ext", 31 0, L_0x6000019823a0;  1 drivers
v0x600001ab1c20_0 .net "psum_in", 31 0, v0x600001aac6c0_0;  alias, 1 drivers
v0x600001ab1cb0_0 .var "psum_out", 31 0;
v0x600001ab1d40_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab1dd0_0 .net/s "w_signed", 7 0, v0x600001ab1ef0_0;  1 drivers
v0x600001ab1e60_0 .net "weight_in", 7 0, L_0x600001980d20;  alias, 1 drivers
v0x600001ab1ef0_0 .var "weight_reg", 7 0;
L_0x600001980b40 .extend/s 16, v0x600001ab1830_0;
L_0x600001980960 .extend/s 16, v0x600001ab1ef0_0;
L_0x600001980a00 .arith/mult 16, L_0x600001980b40, L_0x600001980960;
L_0x6000019824e0 .part L_0x600001980a00, 15, 1;
LS_0x600001982580_0_0 .concat [ 1 1 1 1], L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0;
LS_0x600001982580_0_4 .concat [ 1 1 1 1], L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0;
LS_0x600001982580_0_8 .concat [ 1 1 1 1], L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0;
LS_0x600001982580_0_12 .concat [ 1 1 1 1], L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0, L_0x6000019824e0;
L_0x600001982580 .concat [ 4 4 4 4], LS_0x600001982580_0_0, LS_0x600001982580_0_4, LS_0x600001982580_0_8, LS_0x600001982580_0_12;
L_0x6000019823a0 .concat [ 16 16 0 0], L_0x600001980a00, L_0x600001982580;
S_0x1416872f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14168be20;
 .timescale 0 0;
P_0x600003de2a80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000039c230 .functor AND 1, v0x600001ac6be0_0, L_0x600001982260, C4<1>, C4<1>;
L_0x60000039c2a0 .functor AND 1, L_0x600001980820, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039c310 .functor OR 1, L_0x6000019806e0, L_0x60000039c2a0, C4<0>, C4<0>;
L_0x60000039c380 .functor AND 1, L_0x14808a4a0, L_0x60000039c310, C4<1>, C4<1>;
L_0x60000039c3f0 .functor AND 1, L_0x60000039c380, L_0x6000019838e0, C4<1>, C4<1>;
v0x600001ab34e0_0 .net *"_ivl_0", 3 0, L_0x600001982440;  1 drivers
L_0x1480897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab3570_0 .net/2u *"_ivl_11", 2 0, L_0x1480897f8;  1 drivers
v0x600001ab3600_0 .net *"_ivl_13", 0 0, L_0x6000019806e0;  1 drivers
L_0x148089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab3690_0 .net/2u *"_ivl_15", 2 0, L_0x148089840;  1 drivers
v0x600001ab3720_0 .net *"_ivl_17", 0 0, L_0x600001980820;  1 drivers
v0x600001ab37b0_0 .net *"_ivl_20", 0 0, L_0x60000039c2a0;  1 drivers
v0x600001ab3840_0 .net *"_ivl_22", 0 0, L_0x60000039c310;  1 drivers
v0x600001ab38d0_0 .net *"_ivl_24", 0 0, L_0x60000039c380;  1 drivers
v0x600001ab3960_0 .net *"_ivl_25", 31 0, L_0x6000019808c0;  1 drivers
L_0x148089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab39f0_0 .net *"_ivl_28", 15 0, L_0x148089888;  1 drivers
L_0x1480898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab3a80_0 .net/2u *"_ivl_29", 31 0, L_0x1480898d0;  1 drivers
L_0x148089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ab3b10_0 .net *"_ivl_3", 1 0, L_0x148089768;  1 drivers
v0x600001ab3ba0_0 .net *"_ivl_31", 0 0, L_0x6000019838e0;  1 drivers
L_0x1480897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001ab3c30_0 .net/2u *"_ivl_4", 3 0, L_0x1480897b0;  1 drivers
v0x600001ab3cc0_0 .net *"_ivl_6", 0 0, L_0x600001982260;  1 drivers
v0x600001ab3d50_0 .net "do_clear", 0 0, L_0x60000039c3f0;  1 drivers
v0x600001ab3de0_0 .net "load_weight", 0 0, L_0x60000039c230;  1 drivers
v0x600001ab3e70_0 .net "weight_in", 7 0, L_0x600001982300;  1 drivers
L_0x600001982440 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148089768;
L_0x600001982260 .cmp/eq 4, L_0x600001982440, L_0x1480897b0;
L_0x6000019806e0 .cmp/eq 3, v0x600001abc990_0, L_0x1480897f8;
L_0x600001980820 .cmp/eq 3, v0x600001abc990_0, L_0x148089840;
L_0x6000019808c0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089888;
L_0x6000019838e0 .cmp/eq 32, L_0x6000019808c0, L_0x1480898d0;
S_0x141684b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1416872f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069fe80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069fec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab29a0_0 .net *"_ivl_11", 0 0, L_0x6000019881e0;  1 drivers
v0x600001ab2a30_0 .net *"_ivl_12", 15 0, L_0x600001988280;  1 drivers
v0x600001ab2ac0_0 .net/s *"_ivl_4", 15 0, L_0x600001988000;  1 drivers
v0x600001ab2b50_0 .net/s *"_ivl_6", 15 0, L_0x6000019880a0;  1 drivers
v0x600001ab2be0_0 .net/s "a_signed", 7 0, v0x600001ab2d90_0;  1 drivers
v0x600001ab2c70_0 .net "act_in", 7 0, v0x600001ab17a0_0;  alias, 1 drivers
v0x600001ab2d00_0 .var "act_out", 7 0;
v0x600001ab2d90_0 .var "act_reg", 7 0;
v0x600001ab2e20_0 .net "clear_acc", 0 0, L_0x60000039c3f0;  alias, 1 drivers
v0x600001ab2eb0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab2f40_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab2fd0_0 .net "load_weight", 0 0, L_0x60000039c230;  alias, 1 drivers
v0x600001ab3060_0 .net/s "product", 15 0, L_0x600001988140;  1 drivers
v0x600001ab30f0_0 .net/s "product_ext", 31 0, L_0x600001988320;  1 drivers
v0x600001ab3180_0 .net "psum_in", 31 0, v0x600001aadc20_0;  alias, 1 drivers
v0x600001ab3210_0 .var "psum_out", 31 0;
v0x600001ab32a0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab3330_0 .net/s "w_signed", 7 0, v0x600001ab3450_0;  1 drivers
v0x600001ab33c0_0 .net "weight_in", 7 0, L_0x600001982300;  alias, 1 drivers
v0x600001ab3450_0 .var "weight_reg", 7 0;
L_0x600001988000 .extend/s 16, v0x600001ab2d90_0;
L_0x6000019880a0 .extend/s 16, v0x600001ab3450_0;
L_0x600001988140 .arith/mult 16, L_0x600001988000, L_0x6000019880a0;
L_0x6000019881e0 .part L_0x600001988140, 15, 1;
LS_0x600001988280_0_0 .concat [ 1 1 1 1], L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0;
LS_0x600001988280_0_4 .concat [ 1 1 1 1], L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0;
LS_0x600001988280_0_8 .concat [ 1 1 1 1], L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0;
LS_0x600001988280_0_12 .concat [ 1 1 1 1], L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0, L_0x6000019881e0;
L_0x600001988280 .concat [ 4 4 4 4], LS_0x600001988280_0_0, LS_0x600001988280_0_4, LS_0x600001988280_0_8, LS_0x600001988280_0_12;
L_0x600001988320 .concat [ 16 16 0 0], L_0x600001988140, L_0x600001988280;
S_0x141684ca0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14168be20;
 .timescale 0 0;
P_0x600003de2b80 .param/l "col" 1 7 214, +C4<011>;
L_0x60000039c540 .functor AND 1, v0x600001ac6be0_0, L_0x600001988460, C4<1>, C4<1>;
L_0x60000039c5b0 .functor AND 1, L_0x600001988640, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039c620 .functor OR 1, L_0x6000019885a0, L_0x60000039c5b0, C4<0>, C4<0>;
L_0x60000039c690 .functor AND 1, L_0x14808a4a0, L_0x60000039c620, C4<1>, C4<1>;
L_0x60000039c700 .functor AND 1, L_0x60000039c690, L_0x600001988780, C4<1>, C4<1>;
v0x600001ab4ab0_0 .net *"_ivl_0", 3 0, L_0x6000019883c0;  1 drivers
L_0x1480899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab4b40_0 .net/2u *"_ivl_11", 2 0, L_0x1480899a8;  1 drivers
v0x600001ab4bd0_0 .net *"_ivl_13", 0 0, L_0x6000019885a0;  1 drivers
L_0x1480899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab4c60_0 .net/2u *"_ivl_15", 2 0, L_0x1480899f0;  1 drivers
v0x600001ab4cf0_0 .net *"_ivl_17", 0 0, L_0x600001988640;  1 drivers
v0x600001ab4d80_0 .net *"_ivl_20", 0 0, L_0x60000039c5b0;  1 drivers
v0x600001ab4e10_0 .net *"_ivl_22", 0 0, L_0x60000039c620;  1 drivers
v0x600001ab4ea0_0 .net *"_ivl_24", 0 0, L_0x60000039c690;  1 drivers
v0x600001ab4f30_0 .net *"_ivl_25", 31 0, L_0x6000019886e0;  1 drivers
L_0x148089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab4fc0_0 .net *"_ivl_28", 15 0, L_0x148089a38;  1 drivers
L_0x148089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab5050_0 .net/2u *"_ivl_29", 31 0, L_0x148089a80;  1 drivers
L_0x148089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ab50e0_0 .net *"_ivl_3", 1 0, L_0x148089918;  1 drivers
v0x600001ab5170_0 .net *"_ivl_31", 0 0, L_0x600001988780;  1 drivers
L_0x148089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001ab5200_0 .net/2u *"_ivl_4", 3 0, L_0x148089960;  1 drivers
v0x600001ab5290_0 .net *"_ivl_6", 0 0, L_0x600001988460;  1 drivers
v0x600001ab5320_0 .net "do_clear", 0 0, L_0x60000039c700;  1 drivers
v0x600001ab53b0_0 .net "load_weight", 0 0, L_0x60000039c540;  1 drivers
v0x600001ab5440_0 .net "weight_in", 7 0, L_0x600001988500;  1 drivers
L_0x6000019883c0 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148089918;
L_0x600001988460 .cmp/eq 4, L_0x6000019883c0, L_0x148089960;
L_0x6000019885a0 .cmp/eq 3, v0x600001abc990_0, L_0x1480899a8;
L_0x600001988640 .cmp/eq 3, v0x600001abc990_0, L_0x1480899f0;
L_0x6000019886e0 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089a38;
L_0x600001988780 .cmp/eq 32, L_0x6000019886e0, L_0x148089a80;
S_0x1416824e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141684ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000069bf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000069bfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab3f00_0 .net *"_ivl_11", 0 0, L_0x600001988a00;  1 drivers
v0x600001ab4000_0 .net *"_ivl_12", 15 0, L_0x600001988aa0;  1 drivers
v0x600001ab4090_0 .net/s *"_ivl_4", 15 0, L_0x600001988820;  1 drivers
v0x600001ab4120_0 .net/s *"_ivl_6", 15 0, L_0x6000019888c0;  1 drivers
v0x600001ab41b0_0 .net/s "a_signed", 7 0, v0x600001ab4360_0;  1 drivers
v0x600001ab4240_0 .net "act_in", 7 0, v0x600001ab2d00_0;  alias, 1 drivers
v0x600001ab42d0_0 .var "act_out", 7 0;
v0x600001ab4360_0 .var "act_reg", 7 0;
v0x600001ab43f0_0 .net "clear_acc", 0 0, L_0x60000039c700;  alias, 1 drivers
v0x600001ab4480_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab4510_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab45a0_0 .net "load_weight", 0 0, L_0x60000039c540;  alias, 1 drivers
v0x600001ab4630_0 .net/s "product", 15 0, L_0x600001988960;  1 drivers
v0x600001ab46c0_0 .net/s "product_ext", 31 0, L_0x600001988b40;  1 drivers
v0x600001ab4750_0 .net "psum_in", 31 0, v0x600001aaf180_0;  alias, 1 drivers
v0x600001ab47e0_0 .var "psum_out", 31 0;
v0x600001ab4870_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab4900_0 .net/s "w_signed", 7 0, v0x600001ab4a20_0;  1 drivers
v0x600001ab4990_0 .net "weight_in", 7 0, L_0x600001988500;  alias, 1 drivers
v0x600001ab4a20_0 .var "weight_reg", 7 0;
L_0x600001988820 .extend/s 16, v0x600001ab4360_0;
L_0x6000019888c0 .extend/s 16, v0x600001ab4a20_0;
L_0x600001988960 .arith/mult 16, L_0x600001988820, L_0x6000019888c0;
L_0x600001988a00 .part L_0x600001988960, 15, 1;
LS_0x600001988aa0_0_0 .concat [ 1 1 1 1], L_0x600001988a00, L_0x600001988a00, L_0x600001988a00, L_0x600001988a00;
LS_0x600001988aa0_0_4 .concat [ 1 1 1 1], L_0x600001988a00, L_0x600001988a00, L_0x600001988a00, L_0x600001988a00;
LS_0x600001988aa0_0_8 .concat [ 1 1 1 1], L_0x600001988a00, L_0x600001988a00, L_0x600001988a00, L_0x600001988a00;
LS_0x600001988aa0_0_12 .concat [ 1 1 1 1], L_0x600001988a00, L_0x600001988a00, L_0x600001988a00, L_0x600001988a00;
L_0x600001988aa0 .concat [ 4 4 4 4], LS_0x600001988aa0_0_0, LS_0x600001988aa0_0_4, LS_0x600001988aa0_0_8, LS_0x600001988aa0_0_12;
L_0x600001988b40 .concat [ 16 16 0 0], L_0x600001988960, L_0x600001988aa0;
S_0x141682650 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de2c80 .param/l "row" 1 7 213, +C4<011>;
S_0x14167fe90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x141682650;
 .timescale 0 0;
P_0x600003de2d00 .param/l "col" 1 7 214, +C4<00>;
L_0x60000039c850 .functor AND 1, v0x600001ac6be0_0, L_0x600001988c80, C4<1>, C4<1>;
L_0x60000039c8c0 .functor AND 1, L_0x600001988e60, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039c930 .functor OR 1, L_0x600001988dc0, L_0x60000039c8c0, C4<0>, C4<0>;
L_0x60000039c9a0 .functor AND 1, L_0x14808a4a0, L_0x60000039c930, C4<1>, C4<1>;
L_0x60000039ca10 .functor AND 1, L_0x60000039c9a0, L_0x600001988fa0, C4<1>, C4<1>;
v0x600001ab6010_0 .net *"_ivl_0", 2 0, L_0x600001988be0;  1 drivers
L_0x148089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab60a0_0 .net/2u *"_ivl_11", 2 0, L_0x148089b58;  1 drivers
v0x600001ab6130_0 .net *"_ivl_13", 0 0, L_0x600001988dc0;  1 drivers
L_0x148089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab61c0_0 .net/2u *"_ivl_15", 2 0, L_0x148089ba0;  1 drivers
v0x600001ab6250_0 .net *"_ivl_17", 0 0, L_0x600001988e60;  1 drivers
v0x600001ab62e0_0 .net *"_ivl_20", 0 0, L_0x60000039c8c0;  1 drivers
v0x600001ab6370_0 .net *"_ivl_22", 0 0, L_0x60000039c930;  1 drivers
v0x600001ab6400_0 .net *"_ivl_24", 0 0, L_0x60000039c9a0;  1 drivers
v0x600001ab6490_0 .net *"_ivl_25", 31 0, L_0x600001988f00;  1 drivers
L_0x148089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab6520_0 .net *"_ivl_28", 15 0, L_0x148089be8;  1 drivers
L_0x148089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab65b0_0 .net/2u *"_ivl_29", 31 0, L_0x148089c30;  1 drivers
L_0x148089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ab6640_0 .net *"_ivl_3", 0 0, L_0x148089ac8;  1 drivers
v0x600001ab66d0_0 .net *"_ivl_31", 0 0, L_0x600001988fa0;  1 drivers
L_0x148089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab6760_0 .net/2u *"_ivl_4", 2 0, L_0x148089b10;  1 drivers
v0x600001ab67f0_0 .net *"_ivl_6", 0 0, L_0x600001988c80;  1 drivers
v0x600001ab6880_0 .net "do_clear", 0 0, L_0x60000039ca10;  1 drivers
v0x600001ab6910_0 .net "load_weight", 0 0, L_0x60000039c850;  1 drivers
v0x600001ab69a0_0 .net "weight_in", 7 0, L_0x600001988d20;  1 drivers
L_0x600001988be0 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148089ac8;
L_0x600001988c80 .cmp/eq 3, L_0x600001988be0, L_0x148089b10;
L_0x600001988dc0 .cmp/eq 3, v0x600001abc990_0, L_0x148089b58;
L_0x600001988e60 .cmp/eq 3, v0x600001abc990_0, L_0x148089ba0;
L_0x600001988f00 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089be8;
L_0x600001988fa0 .cmp/eq 32, L_0x600001988f00, L_0x148089c30;
S_0x141680000 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14167fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000684100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000684140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab54d0_0 .net *"_ivl_11", 0 0, L_0x600001989220;  1 drivers
v0x600001ab5560_0 .net *"_ivl_12", 15 0, L_0x6000019892c0;  1 drivers
v0x600001ab55f0_0 .net/s *"_ivl_4", 15 0, L_0x600001989040;  1 drivers
v0x600001ab5680_0 .net/s *"_ivl_6", 15 0, L_0x6000019890e0;  1 drivers
v0x600001ab5710_0 .net/s "a_signed", 7 0, v0x600001ab58c0_0;  1 drivers
v0x600001ab57a0_0 .net "act_in", 7 0, L_0x60000039a220;  alias, 1 drivers
v0x600001ab5830_0 .var "act_out", 7 0;
v0x600001ab58c0_0 .var "act_reg", 7 0;
v0x600001ab5950_0 .net "clear_acc", 0 0, L_0x60000039ca10;  alias, 1 drivers
v0x600001ab59e0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab5a70_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab5b00_0 .net "load_weight", 0 0, L_0x60000039c850;  alias, 1 drivers
v0x600001ab5b90_0 .net/s "product", 15 0, L_0x600001989180;  1 drivers
v0x600001ab5c20_0 .net/s "product_ext", 31 0, L_0x600001989360;  1 drivers
v0x600001ab5cb0_0 .net "psum_in", 31 0, v0x600001ab0750_0;  alias, 1 drivers
v0x600001ab5d40_0 .var "psum_out", 31 0;
v0x600001ab5dd0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab5e60_0 .net/s "w_signed", 7 0, v0x600001ab5f80_0;  1 drivers
v0x600001ab5ef0_0 .net "weight_in", 7 0, L_0x600001988d20;  alias, 1 drivers
v0x600001ab5f80_0 .var "weight_reg", 7 0;
L_0x600001989040 .extend/s 16, v0x600001ab58c0_0;
L_0x6000019890e0 .extend/s 16, v0x600001ab5f80_0;
L_0x600001989180 .arith/mult 16, L_0x600001989040, L_0x6000019890e0;
L_0x600001989220 .part L_0x600001989180, 15, 1;
LS_0x6000019892c0_0_0 .concat [ 1 1 1 1], L_0x600001989220, L_0x600001989220, L_0x600001989220, L_0x600001989220;
LS_0x6000019892c0_0_4 .concat [ 1 1 1 1], L_0x600001989220, L_0x600001989220, L_0x600001989220, L_0x600001989220;
LS_0x6000019892c0_0_8 .concat [ 1 1 1 1], L_0x600001989220, L_0x600001989220, L_0x600001989220, L_0x600001989220;
LS_0x6000019892c0_0_12 .concat [ 1 1 1 1], L_0x600001989220, L_0x600001989220, L_0x600001989220, L_0x600001989220;
L_0x6000019892c0 .concat [ 4 4 4 4], LS_0x6000019892c0_0_0, LS_0x6000019892c0_0_4, LS_0x6000019892c0_0_8, LS_0x6000019892c0_0_12;
L_0x600001989360 .concat [ 16 16 0 0], L_0x600001989180, L_0x6000019892c0;
S_0x14167d840 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x141682650;
 .timescale 0 0;
P_0x600003de2e00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000039cb60 .functor AND 1, v0x600001ac6be0_0, L_0x6000019894a0, C4<1>, C4<1>;
L_0x60000039cbd0 .functor AND 1, L_0x600001989680, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039cc40 .functor OR 1, L_0x6000019895e0, L_0x60000039cbd0, C4<0>, C4<0>;
L_0x60000039ccb0 .functor AND 1, L_0x14808a4a0, L_0x60000039cc40, C4<1>, C4<1>;
L_0x60000039cd20 .functor AND 1, L_0x60000039ccb0, L_0x6000019897c0, C4<1>, C4<1>;
v0x600001ab7570_0 .net *"_ivl_0", 2 0, L_0x600001989400;  1 drivers
L_0x148089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab7600_0 .net/2u *"_ivl_11", 2 0, L_0x148089d08;  1 drivers
v0x600001ab7690_0 .net *"_ivl_13", 0 0, L_0x6000019895e0;  1 drivers
L_0x148089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab7720_0 .net/2u *"_ivl_15", 2 0, L_0x148089d50;  1 drivers
v0x600001ab77b0_0 .net *"_ivl_17", 0 0, L_0x600001989680;  1 drivers
v0x600001ab7840_0 .net *"_ivl_20", 0 0, L_0x60000039cbd0;  1 drivers
v0x600001ab78d0_0 .net *"_ivl_22", 0 0, L_0x60000039cc40;  1 drivers
v0x600001ab7960_0 .net *"_ivl_24", 0 0, L_0x60000039ccb0;  1 drivers
v0x600001ab79f0_0 .net *"_ivl_25", 31 0, L_0x600001989720;  1 drivers
L_0x148089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab7a80_0 .net *"_ivl_28", 15 0, L_0x148089d98;  1 drivers
L_0x148089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab7b10_0 .net/2u *"_ivl_29", 31 0, L_0x148089de0;  1 drivers
L_0x148089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ab7ba0_0 .net *"_ivl_3", 0 0, L_0x148089c78;  1 drivers
v0x600001ab7c30_0 .net *"_ivl_31", 0 0, L_0x6000019897c0;  1 drivers
L_0x148089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ab7cc0_0 .net/2u *"_ivl_4", 2 0, L_0x148089cc0;  1 drivers
v0x600001ab7d50_0 .net *"_ivl_6", 0 0, L_0x6000019894a0;  1 drivers
v0x600001ab7de0_0 .net "do_clear", 0 0, L_0x60000039cd20;  1 drivers
v0x600001ab7e70_0 .net "load_weight", 0 0, L_0x60000039cb60;  1 drivers
v0x600001ab7f00_0 .net "weight_in", 7 0, L_0x600001989540;  1 drivers
L_0x600001989400 .concat [ 2 1 0 0], v0x600001ac6b50_0, L_0x148089c78;
L_0x6000019894a0 .cmp/eq 3, L_0x600001989400, L_0x148089cc0;
L_0x6000019895e0 .cmp/eq 3, v0x600001abc990_0, L_0x148089d08;
L_0x600001989680 .cmp/eq 3, v0x600001abc990_0, L_0x148089d50;
L_0x600001989720 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089d98;
L_0x6000019897c0 .cmp/eq 32, L_0x600001989720, L_0x148089de0;
S_0x14167d9b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14167d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000006a0000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000006a0040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab6a30_0 .net *"_ivl_11", 0 0, L_0x600001989a40;  1 drivers
v0x600001ab6ac0_0 .net *"_ivl_12", 15 0, L_0x600001989ae0;  1 drivers
v0x600001ab6b50_0 .net/s *"_ivl_4", 15 0, L_0x600001989860;  1 drivers
v0x600001ab6be0_0 .net/s *"_ivl_6", 15 0, L_0x600001989900;  1 drivers
v0x600001ab6c70_0 .net/s "a_signed", 7 0, v0x600001ab6e20_0;  1 drivers
v0x600001ab6d00_0 .net "act_in", 7 0, v0x600001ab5830_0;  alias, 1 drivers
v0x600001ab6d90_0 .var "act_out", 7 0;
v0x600001ab6e20_0 .var "act_reg", 7 0;
v0x600001ab6eb0_0 .net "clear_acc", 0 0, L_0x60000039cd20;  alias, 1 drivers
v0x600001ab6f40_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab6fd0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab7060_0 .net "load_weight", 0 0, L_0x60000039cb60;  alias, 1 drivers
v0x600001ab70f0_0 .net/s "product", 15 0, L_0x6000019899a0;  1 drivers
v0x600001ab7180_0 .net/s "product_ext", 31 0, L_0x600001989b80;  1 drivers
v0x600001ab7210_0 .net "psum_in", 31 0, v0x600001ab1cb0_0;  alias, 1 drivers
v0x600001ab72a0_0 .var "psum_out", 31 0;
v0x600001ab7330_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab73c0_0 .net/s "w_signed", 7 0, v0x600001ab74e0_0;  1 drivers
v0x600001ab7450_0 .net "weight_in", 7 0, L_0x600001989540;  alias, 1 drivers
v0x600001ab74e0_0 .var "weight_reg", 7 0;
L_0x600001989860 .extend/s 16, v0x600001ab6e20_0;
L_0x600001989900 .extend/s 16, v0x600001ab74e0_0;
L_0x6000019899a0 .arith/mult 16, L_0x600001989860, L_0x600001989900;
L_0x600001989a40 .part L_0x6000019899a0, 15, 1;
LS_0x600001989ae0_0_0 .concat [ 1 1 1 1], L_0x600001989a40, L_0x600001989a40, L_0x600001989a40, L_0x600001989a40;
LS_0x600001989ae0_0_4 .concat [ 1 1 1 1], L_0x600001989a40, L_0x600001989a40, L_0x600001989a40, L_0x600001989a40;
LS_0x600001989ae0_0_8 .concat [ 1 1 1 1], L_0x600001989a40, L_0x600001989a40, L_0x600001989a40, L_0x600001989a40;
LS_0x600001989ae0_0_12 .concat [ 1 1 1 1], L_0x600001989a40, L_0x600001989a40, L_0x600001989a40, L_0x600001989a40;
L_0x600001989ae0 .concat [ 4 4 4 4], LS_0x600001989ae0_0_0, LS_0x600001989ae0_0_4, LS_0x600001989ae0_0_8, LS_0x600001989ae0_0_12;
L_0x600001989b80 .concat [ 16 16 0 0], L_0x6000019899a0, L_0x600001989ae0;
S_0x14167b1f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x141682650;
 .timescale 0 0;
P_0x600003de2f00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000039ce70 .functor AND 1, v0x600001ac6be0_0, L_0x600001989cc0, C4<1>, C4<1>;
L_0x60000039cee0 .functor AND 1, L_0x600001989ea0, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039cf50 .functor OR 1, L_0x600001989e00, L_0x60000039cee0, C4<0>, C4<0>;
L_0x60000039cfc0 .functor AND 1, L_0x14808a4a0, L_0x60000039cf50, C4<1>, C4<1>;
L_0x60000039d030 .functor AND 1, L_0x60000039cfc0, L_0x600001989fe0, C4<1>, C4<1>;
v0x600001ab8b40_0 .net *"_ivl_0", 3 0, L_0x600001989c20;  1 drivers
L_0x148089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ab8bd0_0 .net/2u *"_ivl_11", 2 0, L_0x148089eb8;  1 drivers
v0x600001ab8c60_0 .net *"_ivl_13", 0 0, L_0x600001989e00;  1 drivers
L_0x148089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ab8cf0_0 .net/2u *"_ivl_15", 2 0, L_0x148089f00;  1 drivers
v0x600001ab8d80_0 .net *"_ivl_17", 0 0, L_0x600001989ea0;  1 drivers
v0x600001ab8e10_0 .net *"_ivl_20", 0 0, L_0x60000039cee0;  1 drivers
v0x600001ab8ea0_0 .net *"_ivl_22", 0 0, L_0x60000039cf50;  1 drivers
v0x600001ab8f30_0 .net *"_ivl_24", 0 0, L_0x60000039cfc0;  1 drivers
v0x600001ab8fc0_0 .net *"_ivl_25", 31 0, L_0x600001989f40;  1 drivers
L_0x148089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab9050_0 .net *"_ivl_28", 15 0, L_0x148089f48;  1 drivers
L_0x148089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ab90e0_0 .net/2u *"_ivl_29", 31 0, L_0x148089f90;  1 drivers
L_0x148089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ab9170_0 .net *"_ivl_3", 1 0, L_0x148089e28;  1 drivers
v0x600001ab9200_0 .net *"_ivl_31", 0 0, L_0x600001989fe0;  1 drivers
L_0x148089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001ab9290_0 .net/2u *"_ivl_4", 3 0, L_0x148089e70;  1 drivers
v0x600001ab9320_0 .net *"_ivl_6", 0 0, L_0x600001989cc0;  1 drivers
v0x600001ab93b0_0 .net "do_clear", 0 0, L_0x60000039d030;  1 drivers
v0x600001ab9440_0 .net "load_weight", 0 0, L_0x60000039ce70;  1 drivers
v0x600001ab94d0_0 .net "weight_in", 7 0, L_0x600001989d60;  1 drivers
L_0x600001989c20 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148089e28;
L_0x600001989cc0 .cmp/eq 4, L_0x600001989c20, L_0x148089e70;
L_0x600001989e00 .cmp/eq 3, v0x600001abc990_0, L_0x148089eb8;
L_0x600001989ea0 .cmp/eq 3, v0x600001abc990_0, L_0x148089f00;
L_0x600001989f40 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x148089f48;
L_0x600001989fe0 .cmp/eq 32, L_0x600001989f40, L_0x148089f90;
S_0x14167b360 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14167b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000006a0080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000006a00c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab8000_0 .net *"_ivl_11", 0 0, L_0x60000198a260;  1 drivers
v0x600001ab8090_0 .net *"_ivl_12", 15 0, L_0x60000198a300;  1 drivers
v0x600001ab8120_0 .net/s *"_ivl_4", 15 0, L_0x60000198a080;  1 drivers
v0x600001ab81b0_0 .net/s *"_ivl_6", 15 0, L_0x60000198a120;  1 drivers
v0x600001ab8240_0 .net/s "a_signed", 7 0, v0x600001ab83f0_0;  1 drivers
v0x600001ab82d0_0 .net "act_in", 7 0, v0x600001ab6d90_0;  alias, 1 drivers
v0x600001ab8360_0 .var "act_out", 7 0;
v0x600001ab83f0_0 .var "act_reg", 7 0;
v0x600001ab8480_0 .net "clear_acc", 0 0, L_0x60000039d030;  alias, 1 drivers
v0x600001ab8510_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab85a0_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab8630_0 .net "load_weight", 0 0, L_0x60000039ce70;  alias, 1 drivers
v0x600001ab86c0_0 .net/s "product", 15 0, L_0x60000198a1c0;  1 drivers
v0x600001ab8750_0 .net/s "product_ext", 31 0, L_0x60000198a3a0;  1 drivers
v0x600001ab87e0_0 .net "psum_in", 31 0, v0x600001ab3210_0;  alias, 1 drivers
v0x600001ab8870_0 .var "psum_out", 31 0;
v0x600001ab8900_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab8990_0 .net/s "w_signed", 7 0, v0x600001ab8ab0_0;  1 drivers
v0x600001ab8a20_0 .net "weight_in", 7 0, L_0x600001989d60;  alias, 1 drivers
v0x600001ab8ab0_0 .var "weight_reg", 7 0;
L_0x60000198a080 .extend/s 16, v0x600001ab83f0_0;
L_0x60000198a120 .extend/s 16, v0x600001ab8ab0_0;
L_0x60000198a1c0 .arith/mult 16, L_0x60000198a080, L_0x60000198a120;
L_0x60000198a260 .part L_0x60000198a1c0, 15, 1;
LS_0x60000198a300_0_0 .concat [ 1 1 1 1], L_0x60000198a260, L_0x60000198a260, L_0x60000198a260, L_0x60000198a260;
LS_0x60000198a300_0_4 .concat [ 1 1 1 1], L_0x60000198a260, L_0x60000198a260, L_0x60000198a260, L_0x60000198a260;
LS_0x60000198a300_0_8 .concat [ 1 1 1 1], L_0x60000198a260, L_0x60000198a260, L_0x60000198a260, L_0x60000198a260;
LS_0x60000198a300_0_12 .concat [ 1 1 1 1], L_0x60000198a260, L_0x60000198a260, L_0x60000198a260, L_0x60000198a260;
L_0x60000198a300 .concat [ 4 4 4 4], LS_0x60000198a300_0_0, LS_0x60000198a300_0_4, LS_0x60000198a300_0_8, LS_0x60000198a300_0_12;
L_0x60000198a3a0 .concat [ 16 16 0 0], L_0x60000198a1c0, L_0x60000198a300;
S_0x141673f00 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x141682650;
 .timescale 0 0;
P_0x600003de3000 .param/l "col" 1 7 214, +C4<011>;
L_0x60000039d180 .functor AND 1, v0x600001ac6be0_0, L_0x60000198a4e0, C4<1>, C4<1>;
L_0x60000039d1f0 .functor AND 1, L_0x60000198a6c0, v0x600001ac5680_0, C4<1>, C4<1>;
L_0x60000039d260 .functor OR 1, L_0x60000198a620, L_0x60000039d1f0, C4<0>, C4<0>;
L_0x60000039d2d0 .functor AND 1, L_0x14808a4a0, L_0x60000039d260, C4<1>, C4<1>;
L_0x60000039d340 .functor AND 1, L_0x60000039d2d0, L_0x60000198a800, C4<1>, C4<1>;
v0x600001aba0a0_0 .net *"_ivl_0", 3 0, L_0x60000198a440;  1 drivers
L_0x14808a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001aba130_0 .net/2u *"_ivl_11", 2 0, L_0x14808a068;  1 drivers
v0x600001aba1c0_0 .net *"_ivl_13", 0 0, L_0x60000198a620;  1 drivers
L_0x14808a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001aba250_0 .net/2u *"_ivl_15", 2 0, L_0x14808a0b0;  1 drivers
v0x600001aba2e0_0 .net *"_ivl_17", 0 0, L_0x60000198a6c0;  1 drivers
v0x600001aba370_0 .net *"_ivl_20", 0 0, L_0x60000039d1f0;  1 drivers
v0x600001aba400_0 .net *"_ivl_22", 0 0, L_0x60000039d260;  1 drivers
v0x600001aba490_0 .net *"_ivl_24", 0 0, L_0x60000039d2d0;  1 drivers
v0x600001aba520_0 .net *"_ivl_25", 31 0, L_0x60000198a760;  1 drivers
L_0x14808a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aba5b0_0 .net *"_ivl_28", 15 0, L_0x14808a0f8;  1 drivers
L_0x14808a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001aba640_0 .net/2u *"_ivl_29", 31 0, L_0x14808a140;  1 drivers
L_0x148089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001aba6d0_0 .net *"_ivl_3", 1 0, L_0x148089fd8;  1 drivers
v0x600001aba760_0 .net *"_ivl_31", 0 0, L_0x60000198a800;  1 drivers
L_0x14808a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001aba7f0_0 .net/2u *"_ivl_4", 3 0, L_0x14808a020;  1 drivers
v0x600001aba880_0 .net *"_ivl_6", 0 0, L_0x60000198a4e0;  1 drivers
v0x600001aba910_0 .net "do_clear", 0 0, L_0x60000039d340;  1 drivers
v0x600001aba9a0_0 .net "load_weight", 0 0, L_0x60000039d180;  1 drivers
v0x600001abaa30_0 .net "weight_in", 7 0, L_0x60000198a580;  1 drivers
L_0x60000198a440 .concat [ 2 2 0 0], v0x600001ac6b50_0, L_0x148089fd8;
L_0x60000198a4e0 .cmp/eq 4, L_0x60000198a440, L_0x14808a020;
L_0x60000198a620 .cmp/eq 3, v0x600001abc990_0, L_0x14808a068;
L_0x60000198a6c0 .cmp/eq 3, v0x600001abc990_0, L_0x14808a0b0;
L_0x60000198a760 .concat [ 16 16 0 0], v0x600001abc090_0, L_0x14808a0f8;
L_0x60000198a800 .cmp/eq 32, L_0x60000198a760, L_0x14808a140;
S_0x141674070 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x141673f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000006a0100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000006a0140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001ab9560_0 .net *"_ivl_11", 0 0, L_0x60000198aa80;  1 drivers
v0x600001ab95f0_0 .net *"_ivl_12", 15 0, L_0x60000198ab20;  1 drivers
v0x600001ab9680_0 .net/s *"_ivl_4", 15 0, L_0x60000198a8a0;  1 drivers
v0x600001ab9710_0 .net/s *"_ivl_6", 15 0, L_0x60000198a940;  1 drivers
v0x600001ab97a0_0 .net/s "a_signed", 7 0, v0x600001ab9950_0;  1 drivers
v0x600001ab9830_0 .net "act_in", 7 0, v0x600001ab8360_0;  alias, 1 drivers
v0x600001ab98c0_0 .var "act_out", 7 0;
v0x600001ab9950_0 .var "act_reg", 7 0;
v0x600001ab99e0_0 .net "clear_acc", 0 0, L_0x60000039d340;  alias, 1 drivers
v0x600001ab9a70_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ab9b00_0 .net "enable", 0 0, L_0x60000039db20;  alias, 1 drivers
v0x600001ab9b90_0 .net "load_weight", 0 0, L_0x60000039d180;  alias, 1 drivers
v0x600001ab9c20_0 .net/s "product", 15 0, L_0x60000198a9e0;  1 drivers
v0x600001ab9cb0_0 .net/s "product_ext", 31 0, L_0x60000198abc0;  1 drivers
v0x600001ab9d40_0 .net "psum_in", 31 0, v0x600001ab47e0_0;  alias, 1 drivers
v0x600001ab9dd0_0 .var "psum_out", 31 0;
v0x600001ab9e60_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ab9ef0_0 .net/s "w_signed", 7 0, v0x600001aba010_0;  1 drivers
v0x600001ab9f80_0 .net "weight_in", 7 0, L_0x60000198a580;  alias, 1 drivers
v0x600001aba010_0 .var "weight_reg", 7 0;
L_0x60000198a8a0 .extend/s 16, v0x600001ab9950_0;
L_0x60000198a940 .extend/s 16, v0x600001aba010_0;
L_0x60000198a9e0 .arith/mult 16, L_0x60000198a8a0, L_0x60000198a940;
L_0x60000198aa80 .part L_0x60000198a9e0, 15, 1;
LS_0x60000198ab20_0_0 .concat [ 1 1 1 1], L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80;
LS_0x60000198ab20_0_4 .concat [ 1 1 1 1], L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80;
LS_0x60000198ab20_0_8 .concat [ 1 1 1 1], L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80;
LS_0x60000198ab20_0_12 .concat [ 1 1 1 1], L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80, L_0x60000198aa80;
L_0x60000198ab20 .concat [ 4 4 4 4], LS_0x60000198ab20_0_0, LS_0x60000198ab20_0_4, LS_0x60000198ab20_0_8, LS_0x60000198ab20_0_12;
L_0x60000198abc0 .concat [ 16 16 0 0], L_0x60000198a9e0, L_0x60000198ab20;
S_0x1416718b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3100 .param/l "row" 1 7 198, +C4<00>;
L_0x60000039a450 .functor BUFZ 8, v0x600001aa4870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x141671a20 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3180 .param/l "row" 1 7 198, +C4<01>;
L_0x60000039a300 .functor BUFZ 8, v0x600001aa4b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14166f260 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3200 .param/l "row" 1 7 198, +C4<010>;
L_0x60000039a370 .functor BUFZ 8, v0x600001aa4e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14166f3d0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3280 .param/l "row" 1 7 198, +C4<011>;
L_0x60000039a220 .functor BUFZ 8, v0x600001aa50e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1416ac370 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3300 .param/l "col" 1 7 279, +C4<00>;
L_0x60000039d810 .functor BUFZ 32, v0x600001aa4510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001abaac0_0 .net *"_ivl_2", 31 0, L_0x60000039d810;  1 drivers
S_0x1416ac4e0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3380 .param/l "col" 1 7 279, +C4<01>;
L_0x60000039d880 .functor BUFZ 32, v0x600001aa4630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001abab50_0 .net *"_ivl_2", 31 0, L_0x60000039d880;  1 drivers
S_0x1416a7d00 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3400 .param/l "col" 1 7 279, +C4<010>;
L_0x60000039d8f0 .functor BUFZ 32, v0x600001aa4750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001ababe0_0 .net *"_ivl_2", 31 0, L_0x60000039d8f0;  1 drivers
S_0x1416a7e70 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3480 .param/l "col" 1 7 279, +C4<011>;
L_0x60000039d960 .functor BUFZ 32, L_0x60000039d7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001abac70_0 .net *"_ivl_2", 31 0, L_0x60000039d960;  1 drivers
S_0x14169b1e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3500 .param/l "col" 1 7 206, +C4<00>;
S_0x14169b350 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3580 .param/l "col" 1 7 206, +C4<01>;
S_0x14169b4c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3600 .param/l "col" 1 7 206, +C4<010>;
S_0x14169b630 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14166c180;
 .timescale 0 0;
P_0x600003de3680 .param/l "col" 1 7 206, +C4<011>;
S_0x14166ab40 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1416abb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14166b7f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14166b830 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14166b870 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14166b8b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14166b8f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14166b930 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x60000039e920 .functor BUFZ 256, v0x600001abf3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039e990 .functor BUFZ 256, v0x600001abff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039ea00 .functor BUFZ 256, v0x600001abed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001abe2e0_0 .var/i "b", 31 0;
v0x600001abe370 .array "bank_addr", 3 0, 7 0;
v0x600001abe400_0 .net "bank_dma", 1 0, L_0x60000198e760;  1 drivers
v0x600001abe490_0 .var "bank_dma_d", 1 0;
v0x600001abe520_0 .net "bank_mxu_a", 1 0, L_0x60000198e580;  1 drivers
v0x600001abe5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600001abe640_0 .net "bank_mxu_o", 1 0, L_0x60000198e620;  1 drivers
v0x600001abe6d0_0 .net "bank_mxu_w", 1 0, L_0x60000198e4e0;  1 drivers
v0x600001abe760_0 .var "bank_mxu_w_d", 1 0;
v0x600001abe7f0 .array "bank_rdata", 3 0;
v0x600001abe7f0_0 .net v0x600001abe7f0 0, 255 0, v0x600001abcf30_0; 1 drivers
v0x600001abe7f0_1 .net v0x600001abe7f0 1, 255 0, v0x600001abd440_0; 1 drivers
v0x600001abe7f0_2 .net v0x600001abe7f0 2, 255 0, v0x600001abd950_0; 1 drivers
v0x600001abe7f0_3 .net v0x600001abe7f0 3, 255 0, v0x600001abde60_0; 1 drivers
v0x600001abe880_0 .var "bank_re", 3 0;
v0x600001abe910_0 .net "bank_vpu", 1 0, L_0x60000198e6c0;  1 drivers
v0x600001abe9a0_0 .var "bank_vpu_d", 1 0;
v0x600001abea30 .array "bank_wdata", 3 0, 255 0;
v0x600001abeac0_0 .var "bank_we", 3 0;
v0x600001abeb50_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abebe0_0 .net "dma_addr", 19 0, v0x600001aa0e10_0;  alias, 1 drivers
v0x600001abec70_0 .net "dma_rdata", 255 0, L_0x60000039ea00;  alias, 1 drivers
v0x600001abed00_0 .var "dma_rdata_reg", 255 0;
v0x600001abed90_0 .net "dma_re", 0 0, L_0x60000039e3e0;  alias, 1 drivers
v0x600001abee20_0 .net "dma_ready", 0 0, L_0x60000198eda0;  alias, 1 drivers
v0x600001abeeb0_0 .net "dma_wdata", 255 0, L_0x60000039e300;  alias, 1 drivers
v0x600001abef40_0 .net "dma_we", 0 0, L_0x60000039e370;  alias, 1 drivers
v0x600001abefd0_0 .var "grant_dma", 3 0;
v0x600001abf060_0 .var "grant_mxu_a", 3 0;
v0x600001abf0f0_0 .var "grant_mxu_o", 3 0;
v0x600001abf180_0 .var "grant_mxu_w", 3 0;
v0x600001abf210_0 .var "grant_vpu", 3 0;
v0x600001abf2a0_0 .net "mxu_a_addr", 19 0, L_0x60000198b980;  alias, 1 drivers
v0x600001abf330_0 .net "mxu_a_rdata", 255 0, L_0x60000039e920;  alias, 1 drivers
v0x600001abf3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001abf450_0 .net "mxu_a_re", 0 0, L_0x60000198ba20;  alias, 1 drivers
v0x600001abf4e0_0 .net "mxu_a_ready", 0 0, L_0x60000198ec60;  alias, 1 drivers
v0x600001abf570_0 .net "mxu_o_addr", 19 0, L_0x60000198bc00;  alias, 1 drivers
v0x600001abf600_0 .net "mxu_o_ready", 0 0, L_0x60000198ed00;  alias, 1 drivers
v0x600001abf690_0 .net "mxu_o_wdata", 255 0, L_0x60000198bde0;  alias, 1 drivers
v0x600001abf720_0 .net "mxu_o_we", 0 0, L_0x60000039ddc0;  alias, 1 drivers
v0x600001abf7b0_0 .net "mxu_w_addr", 19 0, L_0x60000198b700;  alias, 1 drivers
v0x600001abf840_0 .net "mxu_w_rdata", 255 0, v0x600001abf8d0_0;  alias, 1 drivers
v0x600001abf8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001abf960_0 .net "mxu_w_re", 0 0, L_0x60000198b7a0;  alias, 1 drivers
v0x600001abf9f0_0 .net "mxu_w_ready", 0 0, L_0x60000198eb20;  alias, 1 drivers
v0x600001abfa80_0 .var "req_dma", 3 0;
v0x600001abfb10_0 .var "req_mxu_a", 3 0;
v0x600001abfba0_0 .var "req_mxu_o", 3 0;
v0x600001abfc30_0 .var "req_mxu_w", 3 0;
v0x600001abfcc0_0 .var "req_vpu", 3 0;
v0x600001abfd50_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001abfde0_0 .net "vpu_addr", 19 0, v0x600001ac1710_0;  alias, 1 drivers
v0x600001abfe70_0 .net "vpu_rdata", 255 0, L_0x60000039e990;  alias, 1 drivers
v0x600001abff00_0 .var "vpu_rdata_reg", 255 0;
v0x600001ac0000_0 .net "vpu_re", 0 0, L_0x60000039e1b0;  alias, 1 drivers
v0x600001ac0090_0 .net "vpu_ready", 0 0, L_0x60000198ebc0;  alias, 1 drivers
v0x600001ac0120_0 .net "vpu_wdata", 255 0, L_0x60000039e0d0;  alias, 1 drivers
v0x600001ac01b0_0 .net "vpu_we", 0 0, L_0x60000039e140;  alias, 1 drivers
v0x600001ac0240_0 .net "word_dma", 7 0, L_0x60000198ea80;  1 drivers
v0x600001ac02d0_0 .net "word_mxu_a", 7 0, L_0x60000198e8a0;  1 drivers
v0x600001ac0360_0 .net "word_mxu_o", 7 0, L_0x60000198e940;  1 drivers
v0x600001ac03f0_0 .net "word_mxu_w", 7 0, L_0x60000198e800;  1 drivers
v0x600001ac0480_0 .net "word_vpu", 7 0, L_0x60000198e9e0;  1 drivers
E_0x600003de3e80/0 .event anyedge, v0x600001abe760_0, v0x600001abcf30_0, v0x600001abd440_0, v0x600001abd950_0;
E_0x600003de3e80/1 .event anyedge, v0x600001abde60_0, v0x600001abe5b0_0, v0x600001abe9a0_0, v0x600001abe490_0;
E_0x600003de3e80 .event/or E_0x600003de3e80/0, E_0x600003de3e80/1;
E_0x600003de3f00/0 .event anyedge, v0x600001abfc30_0, v0x600001abfb10_0, v0x600001abfba0_0, v0x600001abfcc0_0;
E_0x600003de3f00/1 .event anyedge, v0x600001abfa80_0, v0x600001abf180_0, v0x600001ac03f0_0, v0x600001abf060_0;
E_0x600003de3f00/2 .event anyedge, v0x600001ac02d0_0, v0x600001abf0f0_0, v0x600001ac0360_0, v0x600001abf690_0;
E_0x600003de3f00/3 .event anyedge, v0x600001abf210_0, v0x600001ac0480_0, v0x600001ac0120_0, v0x600001ac01b0_0;
E_0x600003de3f00/4 .event anyedge, v0x600001ac0000_0, v0x600001abefd0_0, v0x600001ac0240_0, v0x600001aa10e0_0;
E_0x600003de3f00/5 .event anyedge, v0x600001aa1200_0, v0x600001aa0f30_0;
E_0x600003de3f00 .event/or E_0x600003de3f00/0, E_0x600003de3f00/1, E_0x600003de3f00/2, E_0x600003de3f00/3, E_0x600003de3f00/4, E_0x600003de3f00/5;
E_0x600003de3f40/0 .event anyedge, v0x600001abf960_0, v0x600001abe6d0_0, v0x600001abf450_0, v0x600001abe520_0;
E_0x600003de3f40/1 .event anyedge, v0x600001abf720_0, v0x600001abe640_0, v0x600001ac01b0_0, v0x600001ac0000_0;
E_0x600003de3f40/2 .event anyedge, v0x600001abe910_0, v0x600001aa1200_0, v0x600001aa0f30_0, v0x600001abe400_0;
E_0x600003de3f40 .event/or E_0x600003de3f40/0, E_0x600003de3f40/1, E_0x600003de3f40/2;
L_0x60000198dfe0 .part v0x600001abeac0_0, 0, 1;
L_0x60000198e080 .part v0x600001abe880_0, 0, 1;
L_0x60000198e120 .part v0x600001abeac0_0, 1, 1;
L_0x60000198e1c0 .part v0x600001abe880_0, 1, 1;
L_0x60000198e260 .part v0x600001abeac0_0, 2, 1;
L_0x60000198e300 .part v0x600001abe880_0, 2, 1;
L_0x60000198e3a0 .part v0x600001abeac0_0, 3, 1;
L_0x60000198e440 .part v0x600001abe880_0, 3, 1;
L_0x60000198e4e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x60000198b700 (v0x600001abe0a0_0) S_0x14169c410;
L_0x60000198e580 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x60000198b980 (v0x600001abe0a0_0) S_0x14169c410;
L_0x60000198e620 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, L_0x60000198bc00 (v0x600001abe0a0_0) S_0x14169c410;
L_0x60000198e6c0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x600001ac1710_0 (v0x600001abe0a0_0) S_0x14169c410;
L_0x60000198e760 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_bank, 2, v0x600001aa0e10_0 (v0x600001abe0a0_0) S_0x14169c410;
L_0x60000198e800 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x60000198b700 (v0x600001abe1c0_0) S_0x14169c580;
L_0x60000198e8a0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x60000198b980 (v0x600001abe1c0_0) S_0x14169c580;
L_0x60000198e940 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, L_0x60000198bc00 (v0x600001abe1c0_0) S_0x14169c580;
L_0x60000198e9e0 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x600001ac1710_0 (v0x600001abe1c0_0) S_0x14169c580;
L_0x60000198ea80 .ufunc/vec4 TD_tb_maxpool_2x2.dut.sram_inst.get_word, 8, v0x600001aa0e10_0 (v0x600001abe1c0_0) S_0x14169c580;
L_0x60000198eb20 .part/v v0x600001abf180_0, L_0x60000198e4e0, 1;
L_0x60000198ec60 .part/v v0x600001abf060_0, L_0x60000198e580, 1;
L_0x60000198ed00 .part/v v0x600001abf0f0_0, L_0x60000198e620, 1;
L_0x60000198ebc0 .part/v v0x600001abf210_0, L_0x60000198e6c0, 1;
L_0x60000198eda0 .part/v v0x600001abefd0_0, L_0x60000198e760, 1;
S_0x14166bbe0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14166ab40;
 .timescale 0 0;
P_0x600003de3f80 .param/l "i" 1 9 184, +C4<00>;
S_0x1416a1c50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14166bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000006a0200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000006a0240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001abe370_0 .array/port v0x600001abe370, 0;
v0x600001abccf0_0 .net "addr", 7 0, v0x600001abe370_0;  1 drivers
v0x600001abcd80_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abce10_0 .var/i "i", 31 0;
v0x600001abcea0 .array "mem", 255 0, 255 0;
v0x600001abcf30_0 .var "rdata", 255 0;
v0x600001abcfc0_0 .net "re", 0 0, L_0x60000198e080;  1 drivers
v0x600001abea30_0 .array/port v0x600001abea30, 0;
v0x600001abd050_0 .net "wdata", 255 0, v0x600001abea30_0;  1 drivers
v0x600001abd0e0_0 .net "we", 0 0, L_0x60000198dfe0;  1 drivers
E_0x600003de4040 .event posedge, v0x600001aa0090_0;
S_0x1416a1dc0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14166ab40;
 .timescale 0 0;
P_0x600003de40c0 .param/l "i" 1 9 184, +C4<01>;
S_0x1416a1f30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1416a1dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000006a0280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000006a02c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001abe370_1 .array/port v0x600001abe370, 1;
v0x600001abd200_0 .net "addr", 7 0, v0x600001abe370_1;  1 drivers
v0x600001abd290_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abd320_0 .var/i "i", 31 0;
v0x600001abd3b0 .array "mem", 255 0, 255 0;
v0x600001abd440_0 .var "rdata", 255 0;
v0x600001abd4d0_0 .net "re", 0 0, L_0x60000198e1c0;  1 drivers
v0x600001abea30_1 .array/port v0x600001abea30, 1;
v0x600001abd560_0 .net "wdata", 255 0, v0x600001abea30_1;  1 drivers
v0x600001abd5f0_0 .net "we", 0 0, L_0x60000198e120;  1 drivers
S_0x14169be50 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14166ab40;
 .timescale 0 0;
P_0x600003de4200 .param/l "i" 1 9 184, +C4<010>;
S_0x14169bfc0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14169be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000006a0300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000006a0340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001abe370_2 .array/port v0x600001abe370, 2;
v0x600001abd710_0 .net "addr", 7 0, v0x600001abe370_2;  1 drivers
v0x600001abd7a0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abd830_0 .var/i "i", 31 0;
v0x600001abd8c0 .array "mem", 255 0, 255 0;
v0x600001abd950_0 .var "rdata", 255 0;
v0x600001abd9e0_0 .net "re", 0 0, L_0x60000198e300;  1 drivers
v0x600001abea30_2 .array/port v0x600001abea30, 2;
v0x600001abda70_0 .net "wdata", 255 0, v0x600001abea30_2;  1 drivers
v0x600001abdb00_0 .net "we", 0 0, L_0x60000198e260;  1 drivers
S_0x14169c130 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14166ab40;
 .timescale 0 0;
P_0x600003de4340 .param/l "i" 1 9 184, +C4<011>;
S_0x14169c2a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14169c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000006a0380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000006a03c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001abe370_3 .array/port v0x600001abe370, 3;
v0x600001abdc20_0 .net "addr", 7 0, v0x600001abe370_3;  1 drivers
v0x600001abdcb0_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001abdd40_0 .var/i "i", 31 0;
v0x600001abddd0 .array "mem", 255 0, 255 0;
v0x600001abde60_0 .var "rdata", 255 0;
v0x600001abdef0_0 .net "re", 0 0, L_0x60000198e440;  1 drivers
v0x600001abea30_3 .array/port v0x600001abea30, 3;
v0x600001abdf80_0 .net "wdata", 255 0, v0x600001abea30_3;  1 drivers
v0x600001abe010_0 .net "we", 0 0, L_0x60000198e3a0;  1 drivers
S_0x14169c410 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14166ab40;
 .timescale 0 0;
v0x600001abe0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14169c410
TD_tb_maxpool_2x2.dut.sram_inst.get_bank ;
    %load/vec4 v0x600001abe0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001abe0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14169c580 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14166ab40;
 .timescale 0 0;
v0x600001abe1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14169c580
TD_tb_maxpool_2x2.dut.sram_inst.get_word ;
    %load/vec4 v0x600001abe1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14169c8f0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1416abb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x152024600 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x152024640 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x152024680 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1520246c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x152024700 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x152024740 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x152024780 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1520247c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x152024800 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x152024840 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x152024880 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1520248c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x152024900 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x152024940 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x152024980 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1520249c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x152024a00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x152024a40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x152024a80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x152024ac0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x152024b00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x152024b40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x152024b80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x152024bc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x152024c00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x152024c40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x152024c80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x152024cc0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x152024d00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000039df10 .functor BUFZ 256, L_0x60000198d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039df80 .functor BUFZ 256, L_0x60000198d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039dff0 .functor BUFZ 1, v0x600001ac0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e0d0 .functor BUFZ 256, v0x600001ac1a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000039e140 .functor BUFZ 1, v0x600001ac1b90_0, C4<0>, C4<0>, C4<0>;
L_0x60000039e1b0 .functor BUFZ 1, v0x600001ac18c0_0, C4<0>, C4<0>, C4<0>;
v0x600001ac0510_0 .net *"_ivl_48", 255 0, L_0x60000198d7c0;  1 drivers
v0x600001ac05a0_0 .net *"_ivl_50", 6 0, L_0x60000198d860;  1 drivers
L_0x14808a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ac0630_0 .net *"_ivl_53", 1 0, L_0x14808a848;  1 drivers
v0x600001ac06c0_0 .net *"_ivl_56", 255 0, L_0x60000198d900;  1 drivers
v0x600001ac0750_0 .net *"_ivl_58", 6 0, L_0x60000198d9a0;  1 drivers
L_0x14808a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ac07e0_0 .net *"_ivl_61", 1 0, L_0x14808a890;  1 drivers
L_0x14808a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ac0870_0 .net/2u *"_ivl_64", 2 0, L_0x14808a8d8;  1 drivers
v0x600001ac0900_0 .var "addr_reg", 19 0;
v0x600001ac0990_0 .var "alu_result", 255 0;
v0x600001ac0a20_0 .net "clk", 0 0, v0x600001ac77b0_0;  alias, 1 drivers
v0x600001ac0ab0_0 .net "cmd", 127 0, v0x600001aa4240_0;  alias, 1 drivers
v0x600001ac0b40_0 .net "cmd_done", 0 0, L_0x60000039dff0;  alias, 1 drivers
v0x600001ac0bd0_0 .net "cmd_ready", 0 0, L_0x60000198da40;  alias, 1 drivers
v0x600001ac0c60_0 .var "cmd_reg", 127 0;
v0x600001ac0cf0_0 .net "cmd_valid", 0 0, L_0x60000039a990;  alias, 1 drivers
v0x600001ac0d80_0 .net "count", 15 0, L_0x60000198d720;  1 drivers
v0x600001ac0e10_0 .var "count_reg", 15 0;
v0x600001ac0ea0_0 .var "done_reg", 0 0;
v0x600001ac0f30_0 .var "elem_count", 15 0;
v0x600001ac0fc0_0 .net "imm", 15 0, L_0x60000198d5e0;  1 drivers
v0x600001ac1050_0 .var "imm_reg", 15 0;
v0x600001ac10e0_0 .var/i "lane", 31 0;
v0x600001ac1170 .array "lane_a", 15 0;
v0x600001ac1170_0 .net v0x600001ac1170 0, 15 0, L_0x60000198bf20; 1 drivers
v0x600001ac1170_1 .net v0x600001ac1170 1, 15 0, L_0x60000198c000; 1 drivers
v0x600001ac1170_2 .net v0x600001ac1170 2, 15 0, L_0x60000198c140; 1 drivers
v0x600001ac1170_3 .net v0x600001ac1170 3, 15 0, L_0x60000198c280; 1 drivers
v0x600001ac1170_4 .net v0x600001ac1170 4, 15 0, L_0x60000198c3c0; 1 drivers
v0x600001ac1170_5 .net v0x600001ac1170 5, 15 0, L_0x60000198c500; 1 drivers
v0x600001ac1170_6 .net v0x600001ac1170 6, 15 0, L_0x60000198c640; 1 drivers
v0x600001ac1170_7 .net v0x600001ac1170 7, 15 0, L_0x60000198c780; 1 drivers
v0x600001ac1170_8 .net v0x600001ac1170 8, 15 0, L_0x60000198c8c0; 1 drivers
v0x600001ac1170_9 .net v0x600001ac1170 9, 15 0, L_0x60000198ca00; 1 drivers
v0x600001ac1170_10 .net v0x600001ac1170 10, 15 0, L_0x60000198cbe0; 1 drivers
v0x600001ac1170_11 .net v0x600001ac1170 11, 15 0, L_0x60000198cc80; 1 drivers
v0x600001ac1170_12 .net v0x600001ac1170 12, 15 0, L_0x60000198cdc0; 1 drivers
v0x600001ac1170_13 .net v0x600001ac1170 13, 15 0, L_0x60000198cf00; 1 drivers
v0x600001ac1170_14 .net v0x600001ac1170 14, 15 0, L_0x60000198d040; 1 drivers
v0x600001ac1170_15 .net v0x600001ac1170 15, 15 0, L_0x60000198d180; 1 drivers
v0x600001ac1200 .array "lane_b", 15 0;
v0x600001ac1200_0 .net v0x600001ac1200 0, 15 0, L_0x600001980640; 1 drivers
v0x600001ac1200_1 .net v0x600001ac1200 1, 15 0, L_0x60000198c0a0; 1 drivers
v0x600001ac1200_2 .net v0x600001ac1200 2, 15 0, L_0x60000198c1e0; 1 drivers
v0x600001ac1200_3 .net v0x600001ac1200 3, 15 0, L_0x60000198c320; 1 drivers
v0x600001ac1200_4 .net v0x600001ac1200 4, 15 0, L_0x60000198c460; 1 drivers
v0x600001ac1200_5 .net v0x600001ac1200 5, 15 0, L_0x60000198c5a0; 1 drivers
v0x600001ac1200_6 .net v0x600001ac1200 6, 15 0, L_0x60000198c6e0; 1 drivers
v0x600001ac1200_7 .net v0x600001ac1200 7, 15 0, L_0x60000198c820; 1 drivers
v0x600001ac1200_8 .net v0x600001ac1200 8, 15 0, L_0x60000198c960; 1 drivers
v0x600001ac1200_9 .net v0x600001ac1200 9, 15 0, L_0x60000198cb40; 1 drivers
v0x600001ac1200_10 .net v0x600001ac1200 10, 15 0, L_0x60000198caa0; 1 drivers
v0x600001ac1200_11 .net v0x600001ac1200 11, 15 0, L_0x60000198cd20; 1 drivers
v0x600001ac1200_12 .net v0x600001ac1200 12, 15 0, L_0x60000198ce60; 1 drivers
v0x600001ac1200_13 .net v0x600001ac1200 13, 15 0, L_0x60000198cfa0; 1 drivers
v0x600001ac1200_14 .net v0x600001ac1200 14, 15 0, L_0x60000198d0e0; 1 drivers
v0x600001ac1200_15 .net v0x600001ac1200 15, 15 0, L_0x60000198d220; 1 drivers
v0x600001ac1290 .array "lane_result", 15 0, 15 0;
v0x600001ac1320_0 .net "mem_addr", 19 0, L_0x60000198d680;  1 drivers
v0x600001ac13b0_0 .var "mem_addr_reg", 19 0;
v0x600001ac1440_0 .net "opcode", 7 0, L_0x60000198d2c0;  1 drivers
v0x600001ac14d0_0 .var "reduce_result", 15 0;
v0x600001ac1560 .array "reduce_tree", 79 0, 15 0;
v0x600001ac15f0_0 .net "rst_n", 0 0, v0x600001ac7f00_0;  alias, 1 drivers
v0x600001ac1680_0 .net "sram_addr", 19 0, v0x600001ac1710_0;  alias, 1 drivers
v0x600001ac1710_0 .var "sram_addr_reg", 19 0;
v0x600001ac17a0_0 .net "sram_rdata", 255 0, L_0x60000039e990;  alias, 1 drivers
v0x600001ac1830_0 .net "sram_re", 0 0, L_0x60000039e1b0;  alias, 1 drivers
v0x600001ac18c0_0 .var "sram_re_reg", 0 0;
v0x600001ac1950_0 .net "sram_ready", 0 0, L_0x60000198ebc0;  alias, 1 drivers
v0x600001ac19e0_0 .net "sram_wdata", 255 0, L_0x60000039e0d0;  alias, 1 drivers
v0x600001ac1a70_0 .var "sram_wdata_reg", 255 0;
v0x600001ac1b00_0 .net "sram_we", 0 0, L_0x60000039e140;  alias, 1 drivers
v0x600001ac1b90_0 .var "sram_we_reg", 0 0;
v0x600001ac1c20_0 .var/i "stage", 31 0;
v0x600001ac1cb0_0 .var "state", 2 0;
v0x600001ac1d40_0 .net "subop", 7 0, L_0x60000198d360;  1 drivers
v0x600001ac1dd0_0 .var "subop_reg", 7 0;
v0x600001ac1e60_0 .net "vd", 4 0, L_0x60000198d400;  1 drivers
v0x600001ac1ef0_0 .var "vd_reg", 4 0;
v0x600001ac1f80 .array "vrf", 31 0, 255 0;
v0x600001ac2010_0 .net "vs1", 4 0, L_0x60000198d4a0;  1 drivers
v0x600001ac20a0_0 .net "vs1_data", 255 0, L_0x60000039df10;  1 drivers
v0x600001ac2130_0 .var "vs1_reg", 4 0;
v0x600001ac21c0_0 .net "vs2", 4 0, L_0x60000198d540;  1 drivers
v0x600001ac2250_0 .net "vs2_data", 255 0, L_0x60000039df80;  1 drivers
v0x600001ac22e0_0 .var "vs2_reg", 4 0;
E_0x600003de4c40/0 .event anyedge, v0x600001ac1170_0, v0x600001ac1170_1, v0x600001ac1170_2, v0x600001ac1170_3;
E_0x600003de4c40/1 .event anyedge, v0x600001ac1170_4, v0x600001ac1170_5, v0x600001ac1170_6, v0x600001ac1170_7;
E_0x600003de4c40/2 .event anyedge, v0x600001ac1170_8, v0x600001ac1170_9, v0x600001ac1170_10, v0x600001ac1170_11;
E_0x600003de4c40/3 .event anyedge, v0x600001ac1170_12, v0x600001ac1170_13, v0x600001ac1170_14, v0x600001ac1170_15;
v0x600001ac1560_0 .array/port v0x600001ac1560, 0;
v0x600001ac1560_1 .array/port v0x600001ac1560, 1;
v0x600001ac1560_2 .array/port v0x600001ac1560, 2;
E_0x600003de4c40/4 .event anyedge, v0x600001ac1dd0_0, v0x600001ac1560_0, v0x600001ac1560_1, v0x600001ac1560_2;
v0x600001ac1560_3 .array/port v0x600001ac1560, 3;
v0x600001ac1560_4 .array/port v0x600001ac1560, 4;
v0x600001ac1560_5 .array/port v0x600001ac1560, 5;
v0x600001ac1560_6 .array/port v0x600001ac1560, 6;
E_0x600003de4c40/5 .event anyedge, v0x600001ac1560_3, v0x600001ac1560_4, v0x600001ac1560_5, v0x600001ac1560_6;
v0x600001ac1560_7 .array/port v0x600001ac1560, 7;
v0x600001ac1560_8 .array/port v0x600001ac1560, 8;
v0x600001ac1560_9 .array/port v0x600001ac1560, 9;
v0x600001ac1560_10 .array/port v0x600001ac1560, 10;
E_0x600003de4c40/6 .event anyedge, v0x600001ac1560_7, v0x600001ac1560_8, v0x600001ac1560_9, v0x600001ac1560_10;
v0x600001ac1560_11 .array/port v0x600001ac1560, 11;
v0x600001ac1560_12 .array/port v0x600001ac1560, 12;
v0x600001ac1560_13 .array/port v0x600001ac1560, 13;
v0x600001ac1560_14 .array/port v0x600001ac1560, 14;
E_0x600003de4c40/7 .event anyedge, v0x600001ac1560_11, v0x600001ac1560_12, v0x600001ac1560_13, v0x600001ac1560_14;
v0x600001ac1560_15 .array/port v0x600001ac1560, 15;
v0x600001ac1560_16 .array/port v0x600001ac1560, 16;
v0x600001ac1560_17 .array/port v0x600001ac1560, 17;
v0x600001ac1560_18 .array/port v0x600001ac1560, 18;
E_0x600003de4c40/8 .event anyedge, v0x600001ac1560_15, v0x600001ac1560_16, v0x600001ac1560_17, v0x600001ac1560_18;
v0x600001ac1560_19 .array/port v0x600001ac1560, 19;
v0x600001ac1560_20 .array/port v0x600001ac1560, 20;
v0x600001ac1560_21 .array/port v0x600001ac1560, 21;
v0x600001ac1560_22 .array/port v0x600001ac1560, 22;
E_0x600003de4c40/9 .event anyedge, v0x600001ac1560_19, v0x600001ac1560_20, v0x600001ac1560_21, v0x600001ac1560_22;
v0x600001ac1560_23 .array/port v0x600001ac1560, 23;
v0x600001ac1560_24 .array/port v0x600001ac1560, 24;
v0x600001ac1560_25 .array/port v0x600001ac1560, 25;
v0x600001ac1560_26 .array/port v0x600001ac1560, 26;
E_0x600003de4c40/10 .event anyedge, v0x600001ac1560_23, v0x600001ac1560_24, v0x600001ac1560_25, v0x600001ac1560_26;
v0x600001ac1560_27 .array/port v0x600001ac1560, 27;
v0x600001ac1560_28 .array/port v0x600001ac1560, 28;
v0x600001ac1560_29 .array/port v0x600001ac1560, 29;
v0x600001ac1560_30 .array/port v0x600001ac1560, 30;
E_0x600003de4c40/11 .event anyedge, v0x600001ac1560_27, v0x600001ac1560_28, v0x600001ac1560_29, v0x600001ac1560_30;
v0x600001ac1560_31 .array/port v0x600001ac1560, 31;
v0x600001ac1560_32 .array/port v0x600001ac1560, 32;
v0x600001ac1560_33 .array/port v0x600001ac1560, 33;
v0x600001ac1560_34 .array/port v0x600001ac1560, 34;
E_0x600003de4c40/12 .event anyedge, v0x600001ac1560_31, v0x600001ac1560_32, v0x600001ac1560_33, v0x600001ac1560_34;
v0x600001ac1560_35 .array/port v0x600001ac1560, 35;
v0x600001ac1560_36 .array/port v0x600001ac1560, 36;
v0x600001ac1560_37 .array/port v0x600001ac1560, 37;
v0x600001ac1560_38 .array/port v0x600001ac1560, 38;
E_0x600003de4c40/13 .event anyedge, v0x600001ac1560_35, v0x600001ac1560_36, v0x600001ac1560_37, v0x600001ac1560_38;
v0x600001ac1560_39 .array/port v0x600001ac1560, 39;
v0x600001ac1560_40 .array/port v0x600001ac1560, 40;
v0x600001ac1560_41 .array/port v0x600001ac1560, 41;
v0x600001ac1560_42 .array/port v0x600001ac1560, 42;
E_0x600003de4c40/14 .event anyedge, v0x600001ac1560_39, v0x600001ac1560_40, v0x600001ac1560_41, v0x600001ac1560_42;
v0x600001ac1560_43 .array/port v0x600001ac1560, 43;
v0x600001ac1560_44 .array/port v0x600001ac1560, 44;
v0x600001ac1560_45 .array/port v0x600001ac1560, 45;
v0x600001ac1560_46 .array/port v0x600001ac1560, 46;
E_0x600003de4c40/15 .event anyedge, v0x600001ac1560_43, v0x600001ac1560_44, v0x600001ac1560_45, v0x600001ac1560_46;
v0x600001ac1560_47 .array/port v0x600001ac1560, 47;
v0x600001ac1560_48 .array/port v0x600001ac1560, 48;
v0x600001ac1560_49 .array/port v0x600001ac1560, 49;
v0x600001ac1560_50 .array/port v0x600001ac1560, 50;
E_0x600003de4c40/16 .event anyedge, v0x600001ac1560_47, v0x600001ac1560_48, v0x600001ac1560_49, v0x600001ac1560_50;
v0x600001ac1560_51 .array/port v0x600001ac1560, 51;
v0x600001ac1560_52 .array/port v0x600001ac1560, 52;
v0x600001ac1560_53 .array/port v0x600001ac1560, 53;
v0x600001ac1560_54 .array/port v0x600001ac1560, 54;
E_0x600003de4c40/17 .event anyedge, v0x600001ac1560_51, v0x600001ac1560_52, v0x600001ac1560_53, v0x600001ac1560_54;
v0x600001ac1560_55 .array/port v0x600001ac1560, 55;
v0x600001ac1560_56 .array/port v0x600001ac1560, 56;
v0x600001ac1560_57 .array/port v0x600001ac1560, 57;
v0x600001ac1560_58 .array/port v0x600001ac1560, 58;
E_0x600003de4c40/18 .event anyedge, v0x600001ac1560_55, v0x600001ac1560_56, v0x600001ac1560_57, v0x600001ac1560_58;
v0x600001ac1560_59 .array/port v0x600001ac1560, 59;
v0x600001ac1560_60 .array/port v0x600001ac1560, 60;
v0x600001ac1560_61 .array/port v0x600001ac1560, 61;
v0x600001ac1560_62 .array/port v0x600001ac1560, 62;
E_0x600003de4c40/19 .event anyedge, v0x600001ac1560_59, v0x600001ac1560_60, v0x600001ac1560_61, v0x600001ac1560_62;
v0x600001ac1560_63 .array/port v0x600001ac1560, 63;
v0x600001ac1560_64 .array/port v0x600001ac1560, 64;
v0x600001ac1560_65 .array/port v0x600001ac1560, 65;
v0x600001ac1560_66 .array/port v0x600001ac1560, 66;
E_0x600003de4c40/20 .event anyedge, v0x600001ac1560_63, v0x600001ac1560_64, v0x600001ac1560_65, v0x600001ac1560_66;
v0x600001ac1560_67 .array/port v0x600001ac1560, 67;
v0x600001ac1560_68 .array/port v0x600001ac1560, 68;
v0x600001ac1560_69 .array/port v0x600001ac1560, 69;
v0x600001ac1560_70 .array/port v0x600001ac1560, 70;
E_0x600003de4c40/21 .event anyedge, v0x600001ac1560_67, v0x600001ac1560_68, v0x600001ac1560_69, v0x600001ac1560_70;
v0x600001ac1560_71 .array/port v0x600001ac1560, 71;
v0x600001ac1560_72 .array/port v0x600001ac1560, 72;
v0x600001ac1560_73 .array/port v0x600001ac1560, 73;
v0x600001ac1560_74 .array/port v0x600001ac1560, 74;
E_0x600003de4c40/22 .event anyedge, v0x600001ac1560_71, v0x600001ac1560_72, v0x600001ac1560_73, v0x600001ac1560_74;
v0x600001ac1560_75 .array/port v0x600001ac1560, 75;
v0x600001ac1560_76 .array/port v0x600001ac1560, 76;
v0x600001ac1560_77 .array/port v0x600001ac1560, 77;
v0x600001ac1560_78 .array/port v0x600001ac1560, 78;
E_0x600003de4c40/23 .event anyedge, v0x600001ac1560_75, v0x600001ac1560_76, v0x600001ac1560_77, v0x600001ac1560_78;
v0x600001ac1560_79 .array/port v0x600001ac1560, 79;
E_0x600003de4c40/24 .event anyedge, v0x600001ac1560_79;
E_0x600003de4c40 .event/or E_0x600003de4c40/0, E_0x600003de4c40/1, E_0x600003de4c40/2, E_0x600003de4c40/3, E_0x600003de4c40/4, E_0x600003de4c40/5, E_0x600003de4c40/6, E_0x600003de4c40/7, E_0x600003de4c40/8, E_0x600003de4c40/9, E_0x600003de4c40/10, E_0x600003de4c40/11, E_0x600003de4c40/12, E_0x600003de4c40/13, E_0x600003de4c40/14, E_0x600003de4c40/15, E_0x600003de4c40/16, E_0x600003de4c40/17, E_0x600003de4c40/18, E_0x600003de4c40/19, E_0x600003de4c40/20, E_0x600003de4c40/21, E_0x600003de4c40/22, E_0x600003de4c40/23, E_0x600003de4c40/24;
L_0x60000198bf20 .part L_0x60000039df10, 0, 16;
L_0x600001980640 .part L_0x60000039df80, 0, 16;
L_0x60000198c000 .part L_0x60000039df10, 16, 16;
L_0x60000198c0a0 .part L_0x60000039df80, 16, 16;
L_0x60000198c140 .part L_0x60000039df10, 32, 16;
L_0x60000198c1e0 .part L_0x60000039df80, 32, 16;
L_0x60000198c280 .part L_0x60000039df10, 48, 16;
L_0x60000198c320 .part L_0x60000039df80, 48, 16;
L_0x60000198c3c0 .part L_0x60000039df10, 64, 16;
L_0x60000198c460 .part L_0x60000039df80, 64, 16;
L_0x60000198c500 .part L_0x60000039df10, 80, 16;
L_0x60000198c5a0 .part L_0x60000039df80, 80, 16;
L_0x60000198c640 .part L_0x60000039df10, 96, 16;
L_0x60000198c6e0 .part L_0x60000039df80, 96, 16;
L_0x60000198c780 .part L_0x60000039df10, 112, 16;
L_0x60000198c820 .part L_0x60000039df80, 112, 16;
L_0x60000198c8c0 .part L_0x60000039df10, 128, 16;
L_0x60000198c960 .part L_0x60000039df80, 128, 16;
L_0x60000198ca00 .part L_0x60000039df10, 144, 16;
L_0x60000198cb40 .part L_0x60000039df80, 144, 16;
L_0x60000198cbe0 .part L_0x60000039df10, 160, 16;
L_0x60000198caa0 .part L_0x60000039df80, 160, 16;
L_0x60000198cc80 .part L_0x60000039df10, 176, 16;
L_0x60000198cd20 .part L_0x60000039df80, 176, 16;
L_0x60000198cdc0 .part L_0x60000039df10, 192, 16;
L_0x60000198ce60 .part L_0x60000039df80, 192, 16;
L_0x60000198cf00 .part L_0x60000039df10, 208, 16;
L_0x60000198cfa0 .part L_0x60000039df80, 208, 16;
L_0x60000198d040 .part L_0x60000039df10, 224, 16;
L_0x60000198d0e0 .part L_0x60000039df80, 224, 16;
L_0x60000198d180 .part L_0x60000039df10, 240, 16;
L_0x60000198d220 .part L_0x60000039df80, 240, 16;
L_0x60000198d2c0 .part v0x600001aa4240_0, 120, 8;
L_0x60000198d360 .part v0x600001aa4240_0, 112, 8;
L_0x60000198d400 .part v0x600001aa4240_0, 107, 5;
L_0x60000198d4a0 .part v0x600001aa4240_0, 102, 5;
L_0x60000198d540 .part v0x600001aa4240_0, 97, 5;
L_0x60000198d5e0 .part v0x600001aa4240_0, 32, 16;
L_0x60000198d680 .part v0x600001aa4240_0, 76, 20;
L_0x60000198d720 .part v0x600001aa4240_0, 48, 16;
L_0x60000198d7c0 .array/port v0x600001ac1f80, L_0x60000198d860;
L_0x60000198d860 .concat [ 5 2 0 0], v0x600001ac2130_0, L_0x14808a848;
L_0x60000198d900 .array/port v0x600001ac1f80, L_0x60000198d9a0;
L_0x60000198d9a0 .concat [ 5 2 0 0], v0x600001ac22e0_0, L_0x14808a890;
L_0x60000198da40 .cmp/eq 3, v0x600001ac1cb0_0, L_0x14808a8d8;
S_0x14169cd70 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4c80 .param/l "i" 1 10 137, +C4<00>;
v0x600001ac1290_0 .array/port v0x600001ac1290, 0;
v0x600001ac1290_1 .array/port v0x600001ac1290, 1;
v0x600001ac1290_2 .array/port v0x600001ac1290, 2;
v0x600001ac1290_3 .array/port v0x600001ac1290, 3;
E_0x600003de4d00/0 .event anyedge, v0x600001ac1290_0, v0x600001ac1290_1, v0x600001ac1290_2, v0x600001ac1290_3;
v0x600001ac1290_4 .array/port v0x600001ac1290, 4;
v0x600001ac1290_5 .array/port v0x600001ac1290, 5;
v0x600001ac1290_6 .array/port v0x600001ac1290, 6;
v0x600001ac1290_7 .array/port v0x600001ac1290, 7;
E_0x600003de4d00/1 .event anyedge, v0x600001ac1290_4, v0x600001ac1290_5, v0x600001ac1290_6, v0x600001ac1290_7;
v0x600001ac1290_8 .array/port v0x600001ac1290, 8;
v0x600001ac1290_9 .array/port v0x600001ac1290, 9;
v0x600001ac1290_10 .array/port v0x600001ac1290, 10;
v0x600001ac1290_11 .array/port v0x600001ac1290, 11;
E_0x600003de4d00/2 .event anyedge, v0x600001ac1290_8, v0x600001ac1290_9, v0x600001ac1290_10, v0x600001ac1290_11;
v0x600001ac1290_12 .array/port v0x600001ac1290, 12;
v0x600001ac1290_13 .array/port v0x600001ac1290, 13;
v0x600001ac1290_14 .array/port v0x600001ac1290, 14;
v0x600001ac1290_15 .array/port v0x600001ac1290, 15;
E_0x600003de4d00/3 .event anyedge, v0x600001ac1290_12, v0x600001ac1290_13, v0x600001ac1290_14, v0x600001ac1290_15;
E_0x600003de4d00 .event/or E_0x600003de4d00/0, E_0x600003de4d00/1, E_0x600003de4d00/2, E_0x600003de4d00/3;
E_0x600003de4d40/0 .event anyedge, v0x600001ac1dd0_0, v0x600001ac1170_0, v0x600001ac1170_1, v0x600001ac1170_2;
E_0x600003de4d40/1 .event anyedge, v0x600001ac1170_3, v0x600001ac1170_4, v0x600001ac1170_5, v0x600001ac1170_6;
E_0x600003de4d40/2 .event anyedge, v0x600001ac1170_7, v0x600001ac1170_8, v0x600001ac1170_9, v0x600001ac1170_10;
E_0x600003de4d40/3 .event anyedge, v0x600001ac1170_11, v0x600001ac1170_12, v0x600001ac1170_13, v0x600001ac1170_14;
E_0x600003de4d40/4 .event anyedge, v0x600001ac1170_15, v0x600001ac1200_0, v0x600001ac1200_1, v0x600001ac1200_2;
E_0x600003de4d40/5 .event anyedge, v0x600001ac1200_3, v0x600001ac1200_4, v0x600001ac1200_5, v0x600001ac1200_6;
E_0x600003de4d40/6 .event anyedge, v0x600001ac1200_7, v0x600001ac1200_8, v0x600001ac1200_9, v0x600001ac1200_10;
E_0x600003de4d40/7 .event anyedge, v0x600001ac1200_11, v0x600001ac1200_12, v0x600001ac1200_13, v0x600001ac1200_14;
E_0x600003de4d40/8 .event anyedge, v0x600001ac1200_15, v0x600001ac1050_0;
E_0x600003de4d40 .event/or E_0x600003de4d40/0, E_0x600003de4d40/1, E_0x600003de4d40/2, E_0x600003de4d40/3, E_0x600003de4d40/4, E_0x600003de4d40/5, E_0x600003de4d40/6, E_0x600003de4d40/7, E_0x600003de4d40/8;
S_0x14169cee0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4d80 .param/l "i" 1 10 137, +C4<01>;
S_0x14169d050 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4e00 .param/l "i" 1 10 137, +C4<010>;
S_0x14169d1c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4e80 .param/l "i" 1 10 137, +C4<011>;
S_0x14169d330 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4f40 .param/l "i" 1 10 137, +C4<0100>;
S_0x14169d4a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4fc0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14169d610 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5040 .param/l "i" 1 10 137, +C4<0110>;
S_0x14169d780 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de50c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14169d8f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de4f00 .param/l "i" 1 10 137, +C4<01000>;
S_0x14169da60 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5180 .param/l "i" 1 10 137, +C4<01001>;
S_0x14169dbd0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5200 .param/l "i" 1 10 137, +C4<01010>;
S_0x14169dd40 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5280 .param/l "i" 1 10 137, +C4<01011>;
S_0x14169deb0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5300 .param/l "i" 1 10 137, +C4<01100>;
S_0x14169e020 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5380 .param/l "i" 1 10 137, +C4<01101>;
S_0x14169e190 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5400 .param/l "i" 1 10 137, +C4<01110>;
S_0x14169e300 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14169c8f0;
 .timescale 0 0;
P_0x600003de5480 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x141696860;
T_2 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa3a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa3b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa39f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001aa3690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001aa3a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001aa3a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001aa3a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600001aa42d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001aa3b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001aa3b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001aa3b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600001aa29a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001aa39f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600001aa39f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001aa39f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600001aa3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001aa3720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001aa3a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001aa3a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600001aa4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001aa4360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001aa3b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001aa3b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600001aa2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001aa2a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600001aa39f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001aa39f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x141696860;
T_3 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001aa3210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001aa2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa30f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001aa3600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa3840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001aa4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa4480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001aa2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa26d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa2760_0, 0;
    %fork t_1, S_0x14166c5c0;
    %jmp t_0;
    .scope S_0x14166c5c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa1440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001aa1440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001aa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa3450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001aa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa3330, 0, 4;
    %load/vec4 v0x600001aa1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa1440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x141696860;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001aa3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001aa3720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa3840_0, 0;
T_3.4 ;
    %load/vec4 v0x600001aa4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001aa4360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa4480_0, 0;
T_3.7 ;
    %load/vec4 v0x600001aa2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001aa2a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa30f0_0, 0;
    %load/vec4 v0x600001aa3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001aa3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001aa3cc0_0;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001aa3960_0;
    %assign/vec4 v0x600001aa2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa30f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001aa3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001aa2fd0_0;
    %assign/vec4 v0x600001aa3210_0, 0;
    %load/vec4 v0x600001aa2fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001aa26d0_0, 0;
    %load/vec4 v0x600001aa2fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001aa2760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600001aa26d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa3450, 0, 4;
    %load/vec4 v0x600001aa3210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa3330, 0, 4;
    %load/vec4 v0x600001aa33c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001aa3330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001aa3330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa3330, 0, 4;
    %load/vec4 v0x600001aa33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001aa3450, 4;
    %assign/vec4 v0x600001aa3960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600001aa33c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa4090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001aa2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa2c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001aa2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600001aa26d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001aa3210_0;
    %assign/vec4 v0x600001aa3600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa3840_0, 0;
    %load/vec4 v0x600001aa3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001aa3210_0;
    %assign/vec4 v0x600001aa4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa4480_0, 0;
    %load/vec4 v0x600001aa4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001aa3210_0;
    %assign/vec4 v0x600001aa2910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa2b50_0, 0;
    %load/vec4 v0x600001aa2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001aa2760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600001aa34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001aa4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600001aa27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001aa2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001aa3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa4090_0, 0;
    %load/vec4 v0x600001aa3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001aa3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001aa3cc0_0;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001aa3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa2d90_0, 0;
    %load/vec4 v0x600001aa3cc0_0;
    %assign/vec4 v0x600001aa3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001aa33c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa3d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x141677aa0;
T_4 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa4870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001abc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc7e0, 4;
    %assign/vec4 v0x600001aa4870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x141672e00;
T_5 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa4ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001aa4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001aa4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4a20, 0, 4;
    %load/vec4 v0x600001aa4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa4ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa4b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001abc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa4ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001aa4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001aa4ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4a20, 4;
    %ix/getv/s 3, v0x600001aa4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4a20, 0, 4;
    %load/vec4 v0x600001aa4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa4ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001aa4a20, 4;
    %assign/vec4 v0x600001aa4b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14166e160;
T_6 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa4d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001aa4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001aa4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4cf0, 0, 4;
    %load/vec4 v0x600001aa4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa4d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa4e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001abc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa4d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001aa4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001aa4d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4cf0, 4;
    %ix/getv/s 3, v0x600001aa4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4cf0, 0, 4;
    %load/vec4 v0x600001aa4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa4d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001aa4cf0, 4;
    %assign/vec4 v0x600001aa4e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14160b390;
T_7 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa5050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001aa5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001aa5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4fc0, 0, 4;
    %load/vec4 v0x600001aa5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa5050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa50e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001abc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa5050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001aa5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001aa5050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4fc0, 4;
    %ix/getv/s 3, v0x600001aa5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4fc0, 0, 4;
    %load/vec4 v0x600001aa5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa5050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001aa4fc0, 4;
    %assign/vec4 v0x600001aa50e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14161b820;
T_8 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa5d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa5680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa55f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aa5b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001aa58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001aa5cb0_0;
    %assign/vec4 v0x600001aa5d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600001aa5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001aa5560_0;
    %assign/vec4 v0x600001aa5680_0, 0;
    %load/vec4 v0x600001aa5680_0;
    %assign/vec4 v0x600001aa55f0_0, 0;
    %load/vec4 v0x600001aa5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600001aa59e0_0;
    %assign/vec4 v0x600001aa5b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001aa5a70_0;
    %load/vec4 v0x600001aa59e0_0;
    %add;
    %assign/vec4 v0x600001aa5b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14160f6c0;
T_9 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa70f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa6be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aa7060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001aa6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001aa7210_0;
    %assign/vec4 v0x600001aa72a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600001aa6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001aa6ac0_0;
    %assign/vec4 v0x600001aa6be0_0, 0;
    %load/vec4 v0x600001aa6be0_0;
    %assign/vec4 v0x600001aa6b50_0, 0;
    %load/vec4 v0x600001aa6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001aa6f40_0;
    %assign/vec4 v0x600001aa7060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001aa6fd0_0;
    %load/vec4 v0x600001aa6f40_0;
    %add;
    %assign/vec4 v0x600001aa7060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x141604290;
T_10 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa8870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa8120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aa8630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001aa83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001aa87e0_0;
    %assign/vec4 v0x600001aa8870_0, 0;
T_10.2 ;
    %load/vec4 v0x600001aa8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001aa8090_0;
    %assign/vec4 v0x600001aa81b0_0, 0;
    %load/vec4 v0x600001aa81b0_0;
    %assign/vec4 v0x600001aa8120_0, 0;
    %load/vec4 v0x600001aa8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001aa8510_0;
    %assign/vec4 v0x600001aa8630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600001aa85a0_0;
    %load/vec4 v0x600001aa8510_0;
    %add;
    %assign/vec4 v0x600001aa8630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x141615880;
T_11 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa9c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa9710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aa9b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001aa9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001aa9d40_0;
    %assign/vec4 v0x600001aa9dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600001aa98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001aa95f0_0;
    %assign/vec4 v0x600001aa9710_0, 0;
    %load/vec4 v0x600001aa9710_0;
    %assign/vec4 v0x600001aa9680_0, 0;
    %load/vec4 v0x600001aa97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001aa9a70_0;
    %assign/vec4 v0x600001aa9b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001aa9b00_0;
    %load/vec4 v0x600001aa9a70_0;
    %add;
    %assign/vec4 v0x600001aa9b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x141698c40;
T_12 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aab180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aab330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aaac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aaabe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aab0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001aaaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001aab2a0_0;
    %assign/vec4 v0x600001aab330_0, 0;
T_12.2 ;
    %load/vec4 v0x600001aaae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001aaab50_0;
    %assign/vec4 v0x600001aaac70_0, 0;
    %load/vec4 v0x600001aaac70_0;
    %assign/vec4 v0x600001aaabe0_0, 0;
    %load/vec4 v0x600001aaad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600001aaafd0_0;
    %assign/vec4 v0x600001aab0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001aab060_0;
    %load/vec4 v0x600001aaafd0_0;
    %add;
    %assign/vec4 v0x600001aab0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x141693280;
T_13 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aac900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aac240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aac1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aac6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001aac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001aac870_0;
    %assign/vec4 v0x600001aac900_0, 0;
T_13.2 ;
    %load/vec4 v0x600001aac3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001aac120_0;
    %assign/vec4 v0x600001aac240_0, 0;
    %load/vec4 v0x600001aac240_0;
    %assign/vec4 v0x600001aac1b0_0, 0;
    %load/vec4 v0x600001aac2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600001aac5a0_0;
    %assign/vec4 v0x600001aac6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001aac630_0;
    %load/vec4 v0x600001aac5a0_0;
    %add;
    %assign/vec4 v0x600001aac6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x141690c30;
T_14 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aadcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aade60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aad7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aad710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aadc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001aad9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001aaddd0_0;
    %assign/vec4 v0x600001aade60_0, 0;
T_14.2 ;
    %load/vec4 v0x600001aad950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001aad680_0;
    %assign/vec4 v0x600001aad7a0_0, 0;
    %load/vec4 v0x600001aad7a0_0;
    %assign/vec4 v0x600001aad710_0, 0;
    %load/vec4 v0x600001aad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001aadb00_0;
    %assign/vec4 v0x600001aadc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001aadb90_0;
    %load/vec4 v0x600001aadb00_0;
    %add;
    %assign/vec4 v0x600001aadc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14168e5e0;
T_15 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aaf210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aaf3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aaed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aaec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001aaf180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001aaef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001aaf330_0;
    %assign/vec4 v0x600001aaf3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600001aaeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001aaebe0_0;
    %assign/vec4 v0x600001aaed00_0, 0;
    %load/vec4 v0x600001aaed00_0;
    %assign/vec4 v0x600001aaec70_0, 0;
    %load/vec4 v0x600001aaed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001aaf060_0;
    %assign/vec4 v0x600001aaf180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001aaf0f0_0;
    %load/vec4 v0x600001aaf060_0;
    %add;
    %assign/vec4 v0x600001aaf180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1416897d0;
T_16 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab0990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab0750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001ab0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001ab0900_0;
    %assign/vec4 v0x600001ab0990_0, 0;
T_16.2 ;
    %load/vec4 v0x600001ab0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600001ab01b0_0;
    %assign/vec4 v0x600001ab02d0_0, 0;
    %load/vec4 v0x600001ab02d0_0;
    %assign/vec4 v0x600001ab0240_0, 0;
    %load/vec4 v0x600001ab0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001ab0630_0;
    %assign/vec4 v0x600001ab0750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600001ab06c0_0;
    %load/vec4 v0x600001ab0630_0;
    %add;
    %assign/vec4 v0x600001ab0750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x141687180;
T_17 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab1ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab1830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab1cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001ab1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001ab1e60_0;
    %assign/vec4 v0x600001ab1ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600001ab19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001ab1710_0;
    %assign/vec4 v0x600001ab1830_0, 0;
    %load/vec4 v0x600001ab1830_0;
    %assign/vec4 v0x600001ab17a0_0, 0;
    %load/vec4 v0x600001ab18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001ab1b90_0;
    %assign/vec4 v0x600001ab1cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001ab1c20_0;
    %load/vec4 v0x600001ab1b90_0;
    %add;
    %assign/vec4 v0x600001ab1cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x141684b30;
T_18 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab32a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab2d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab3210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001ab2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001ab33c0_0;
    %assign/vec4 v0x600001ab3450_0, 0;
T_18.2 ;
    %load/vec4 v0x600001ab2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001ab2c70_0;
    %assign/vec4 v0x600001ab2d90_0, 0;
    %load/vec4 v0x600001ab2d90_0;
    %assign/vec4 v0x600001ab2d00_0, 0;
    %load/vec4 v0x600001ab2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001ab30f0_0;
    %assign/vec4 v0x600001ab3210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001ab3180_0;
    %load/vec4 v0x600001ab30f0_0;
    %add;
    %assign/vec4 v0x600001ab3210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1416824e0;
T_19 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab47e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001ab45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001ab4990_0;
    %assign/vec4 v0x600001ab4a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600001ab4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001ab4240_0;
    %assign/vec4 v0x600001ab4360_0, 0;
    %load/vec4 v0x600001ab4360_0;
    %assign/vec4 v0x600001ab42d0_0, 0;
    %load/vec4 v0x600001ab43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001ab46c0_0;
    %assign/vec4 v0x600001ab47e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001ab4750_0;
    %load/vec4 v0x600001ab46c0_0;
    %add;
    %assign/vec4 v0x600001ab47e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x141680000;
T_20 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab5830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab5d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001ab5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001ab5ef0_0;
    %assign/vec4 v0x600001ab5f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600001ab5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600001ab57a0_0;
    %assign/vec4 v0x600001ab58c0_0, 0;
    %load/vec4 v0x600001ab58c0_0;
    %assign/vec4 v0x600001ab5830_0, 0;
    %load/vec4 v0x600001ab5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001ab5c20_0;
    %assign/vec4 v0x600001ab5d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001ab5cb0_0;
    %load/vec4 v0x600001ab5c20_0;
    %add;
    %assign/vec4 v0x600001ab5d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14167d9b0;
T_21 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab72a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001ab7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001ab7450_0;
    %assign/vec4 v0x600001ab74e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001ab6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001ab6d00_0;
    %assign/vec4 v0x600001ab6e20_0, 0;
    %load/vec4 v0x600001ab6e20_0;
    %assign/vec4 v0x600001ab6d90_0, 0;
    %load/vec4 v0x600001ab6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001ab7180_0;
    %assign/vec4 v0x600001ab72a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001ab7210_0;
    %load/vec4 v0x600001ab7180_0;
    %add;
    %assign/vec4 v0x600001ab72a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14167b360;
T_22 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab8900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab8ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab83f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab8870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001ab8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001ab8a20_0;
    %assign/vec4 v0x600001ab8ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600001ab85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001ab82d0_0;
    %assign/vec4 v0x600001ab83f0_0, 0;
    %load/vec4 v0x600001ab83f0_0;
    %assign/vec4 v0x600001ab8360_0, 0;
    %load/vec4 v0x600001ab8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001ab8750_0;
    %assign/vec4 v0x600001ab8870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001ab87e0_0;
    %load/vec4 v0x600001ab8750_0;
    %add;
    %assign/vec4 v0x600001ab8870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x141674070;
T_23 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ab9e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aba010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab9950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ab98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ab9dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001ab9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001ab9f80_0;
    %assign/vec4 v0x600001aba010_0, 0;
T_23.2 ;
    %load/vec4 v0x600001ab9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001ab9830_0;
    %assign/vec4 v0x600001ab9950_0, 0;
    %load/vec4 v0x600001ab9950_0;
    %assign/vec4 v0x600001ab98c0_0, 0;
    %load/vec4 v0x600001ab99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001ab9cb0_0;
    %assign/vec4 v0x600001ab9dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001ab9d40_0;
    %load/vec4 v0x600001ab9cb0_0;
    %add;
    %assign/vec4 v0x600001ab9dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14168ad20;
T_24 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa45a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001aa45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001aa45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4510, 0, 4;
    %load/vec4 v0x600001aa45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa45a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001abc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa45a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600001aa45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600001aa45a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4510, 4;
    %ix/getv/s 3, v0x600001aa45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4510, 0, 4;
    %load/vec4 v0x600001aa45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa45a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x141686080;
T_25 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa46c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600001aa46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001aa46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4630, 0, 4;
    %load/vec4 v0x600001aa46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa46c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001abc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa46c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600001aa46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600001aa46c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4630, 4;
    %ix/getv/s 3, v0x600001aa46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4630, 0, 4;
    %load/vec4 v0x600001aa46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa46c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1416813e0;
T_26 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001aa47e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001aa47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001aa47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4750, 0, 4;
    %load/vec4 v0x600001aa47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa47e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001abc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001aa47e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001aa47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001aa47e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001aa4750, 4;
    %ix/getv/s 3, v0x600001aa47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001aa4750, 0, 4;
    %load/vec4 v0x600001aa47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001aa47e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14166c180;
T_27 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001abc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001abc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001abc090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001abca20_0;
    %assign/vec4 v0x600001abc990_0, 0;
    %load/vec4 v0x600001abc120_0;
    %assign/vec4 v0x600001abc090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14166c180;
T_28 ;
    %wait E_0x600003de1ac0;
    %load/vec4 v0x600001abc990_0;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %load/vec4 v0x600001abc090_0;
    %store/vec4 v0x600001abc120_0, 0, 16;
    %load/vec4 v0x600001abc990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001abc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001abcbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001abcbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600001abc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
    %load/vec4 v0x600001abbe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001abc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600001abc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
    %load/vec4 v0x600001abc2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001abc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001abc120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001abca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14169cd70;
T_29 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14169cd70;
T_30 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14169cee0;
T_31 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14169cee0;
T_32 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14169d050;
T_33 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14169d050;
T_34 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14169d1c0;
T_35 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14169d1c0;
T_36 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14169d330;
T_37 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14169d330;
T_38 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14169d4a0;
T_39 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14169d4a0;
T_40 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14169d610;
T_41 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14169d610;
T_42 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14169d780;
T_43 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14169d780;
T_44 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14169d8f0;
T_45 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14169d8f0;
T_46 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14169da60;
T_47 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14169da60;
T_48 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14169dbd0;
T_49 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14169dbd0;
T_50 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14169dd40;
T_51 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14169dd40;
T_52 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14169deb0;
T_53 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14169deb0;
T_54 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14169e020;
T_55 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14169e020;
T_56 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14169e190;
T_57 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14169e190;
T_58 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14169e300;
T_59 ;
    %wait E_0x600003de4d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001ac1050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001ac1290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14169e300;
T_60 ;
    %wait E_0x600003de4d00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001ac0990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14169c8f0;
T_61 ;
    %wait E_0x600003de4c40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ac10e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600001ac10e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600001ac10e0_0;
    %load/vec4a v0x600001ac1170, 4;
    %ix/getv/s 4, v0x600001ac10e0_0;
    %store/vec4a v0x600001ac1560, 4, 0;
    %load/vec4 v0x600001ac10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac10e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001ac1c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001ac1c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ac10e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600001ac10e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001ac1c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %load/vec4 v0x600001ac1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001ac1560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %add;
    %load/vec4 v0x600001ac1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001ac1560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001ac1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001ac1560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001ac1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001ac1560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001ac1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001ac10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001ac1560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001ac10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac10e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001ac1c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac1c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001ac1560, 4;
    %store/vec4 v0x600001ac14d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14169c8f0;
T_62 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ac15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001ac0c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac0f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ac0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac0ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ac1dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ac1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ac2130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ac22e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac1050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001ac13b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac0e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac0ea0_0, 0;
    %load/vec4 v0x600001ac1cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001ac0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001ac0ab0_0;
    %assign/vec4 v0x600001ac0c60_0, 0;
    %load/vec4 v0x600001ac1d40_0;
    %assign/vec4 v0x600001ac1dd0_0, 0;
    %load/vec4 v0x600001ac1e60_0;
    %assign/vec4 v0x600001ac1ef0_0, 0;
    %load/vec4 v0x600001ac2010_0;
    %assign/vec4 v0x600001ac2130_0, 0;
    %load/vec4 v0x600001ac21c0_0;
    %assign/vec4 v0x600001ac22e0_0, 0;
    %load/vec4 v0x600001ac0fc0_0;
    %assign/vec4 v0x600001ac1050_0, 0;
    %load/vec4 v0x600001ac1320_0;
    %assign/vec4 v0x600001ac13b0_0, 0;
    %load/vec4 v0x600001ac0d80_0;
    %assign/vec4 v0x600001ac0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600001ac0e10_0;
    %assign/vec4 v0x600001ac0f30_0, 0;
    %load/vec4 v0x600001ac13b0_0;
    %assign/vec4 v0x600001ac0900_0, 0;
    %load/vec4 v0x600001ac1dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac18c0_0, 0;
    %load/vec4 v0x600001ac13b0_0;
    %assign/vec4 v0x600001ac1710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac1b90_0, 0;
    %load/vec4 v0x600001ac13b0_0;
    %assign/vec4 v0x600001ac1710_0, 0;
    %load/vec4 v0x600001ac20a0_0;
    %assign/vec4 v0x600001ac1a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001ac0990_0;
    %load/vec4 v0x600001ac1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ac1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600001ac1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001ac1dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600001ac17a0_0;
    %load/vec4 v0x600001ac1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ac1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001ac14d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001ac1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ac1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac0ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ac1cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14166ca00;
T_63 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001aa0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001aa0b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa03f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa07e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001aa0630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001aa06c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001aa0900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001aa0990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001aa0480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001aa0e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001aa1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa0fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a9f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001a9f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a9f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a9f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001a9fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a986c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa0510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001aa0510_0, 0;
    %load/vec4 v0x600001aa1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600001aa02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600001aa13b0_0;
    %assign/vec4 v0x600001aa0b40_0, 0;
    %load/vec4 v0x600001aa05a0_0;
    %assign/vec4 v0x600001aa0630_0, 0;
    %load/vec4 v0x600001aa0870_0;
    %assign/vec4 v0x600001aa0900_0, 0;
    %load/vec4 v0x600001aa0000_0;
    %assign/vec4 v0x600001aa0c60_0, 0;
    %load/vec4 v0x600001a98630_0;
    %assign/vec4 v0x600001aa03f0_0, 0;
    %load/vec4 v0x600001aa0750_0;
    %assign/vec4 v0x600001aa07e0_0, 0;
    %load/vec4 v0x600001aa0a20_0;
    %assign/vec4 v0x600001aa0ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001aa0630_0;
    %assign/vec4 v0x600001aa06c0_0, 0;
    %load/vec4 v0x600001aa0900_0;
    %assign/vec4 v0x600001aa0990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0360_0, 0;
    %load/vec4 v0x600001aa0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600001aa06c0_0;
    %assign/vec4 v0x600001a9f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a9f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a9f330_0, 0;
    %load/vec4 v0x600001a9f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001a9f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a9fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001a9fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600001a9fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600001a9f960_0;
    %assign/vec4 v0x600001aa0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001aa0990_0;
    %assign/vec4 v0x600001aa0e10_0, 0;
    %load/vec4 v0x600001aa0480_0;
    %assign/vec4 v0x600001aa1170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa1290_0, 0;
    %load/vec4 v0x600001aa1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001aa0990_0;
    %assign/vec4 v0x600001aa0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa0fc0_0, 0;
    %load/vec4 v0x600001aa1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001aa0ea0_0;
    %assign/vec4 v0x600001aa0480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600001aa06c0_0;
    %assign/vec4 v0x600001a9f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001a9f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a9f720_0, 0;
    %load/vec4 v0x600001a9f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001a9f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001aa0480_0;
    %assign/vec4 v0x600001a9fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a9fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a986c0_0, 0;
    %load/vec4 v0x600001a9fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600001a986c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a986c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a9fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600001a9f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001aa0360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001aa0360_0, 0;
    %load/vec4 v0x600001aa06c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001aa06c0_0, 0;
    %load/vec4 v0x600001aa0990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001aa0990_0, 0;
    %load/vec4 v0x600001aa03f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001aa0360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600001aa0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001aa0bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001aa0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001aa0360_0, 0;
    %load/vec4 v0x600001aa0c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001aa0bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001aa0630_0;
    %load/vec4 v0x600001aa0bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001aa07e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001aa06c0_0, 0;
    %load/vec4 v0x600001aa0900_0;
    %load/vec4 v0x600001aa0bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001aa0ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001aa0990_0, 0;
    %load/vec4 v0x600001aa0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001aa0510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001aa1320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1416a1c50;
T_64 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001abd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001abd050_0;
    %load/vec4 v0x600001abccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001abcea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001abcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001abccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001abcea0, 4;
    %assign/vec4 v0x600001abcf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1416a1c50;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001abce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abce10_0;
    %store/vec4a v0x600001abcea0, 4, 0;
    %load/vec4 v0x600001abce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x1416a1f30;
T_66 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001abd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001abd560_0;
    %load/vec4 v0x600001abd200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001abd3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600001abd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001abd200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001abd3b0, 4;
    %assign/vec4 v0x600001abd440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1416a1f30;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abd320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001abd320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abd320_0;
    %store/vec4a v0x600001abd3b0, 4, 0;
    %load/vec4 v0x600001abd320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abd320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14169bfc0;
T_68 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001abdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001abda70_0;
    %load/vec4 v0x600001abd710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001abd8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001abd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001abd710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001abd8c0, 4;
    %assign/vec4 v0x600001abd950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14169bfc0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abd830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001abd830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abd830_0;
    %store/vec4a v0x600001abd8c0, 4, 0;
    %load/vec4 v0x600001abd830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abd830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14169c2a0;
T_70 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001abe010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001abdf80_0;
    %load/vec4 v0x600001abdc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001abddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001abdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001abdc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001abddd0, 4;
    %assign/vec4 v0x600001abde60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14169c2a0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abdd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001abdd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abdd40_0;
    %store/vec4a v0x600001abddd0, 4, 0;
    %load/vec4 v0x600001abdd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abdd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14166ab40;
T_72 ;
    %wait E_0x600003de3f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abe2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001abe2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001abf960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600001abe6d0_0;
    %pad/u 32;
    %load/vec4 v0x600001abe2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abfc30_0, 4, 1;
    %load/vec4 v0x600001abf450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001abe520_0;
    %pad/u 32;
    %load/vec4 v0x600001abe2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abfb10_0, 4, 1;
    %load/vec4 v0x600001abf720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001abe640_0;
    %pad/u 32;
    %load/vec4 v0x600001abe2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abfba0_0, 4, 1;
    %load/vec4 v0x600001ac01b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001ac0000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001abe910_0;
    %pad/u 32;
    %load/vec4 v0x600001abe2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abfcc0_0, 4, 1;
    %load/vec4 v0x600001abef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001abed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001abe400_0;
    %pad/u 32;
    %load/vec4 v0x600001abe2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abfa80_0, 4, 1;
    %load/vec4 v0x600001abe2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abe2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14166ab40;
T_73 ;
    %wait E_0x600003de3f00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001abe2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001abe2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001abfc30_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abf180_0, 4, 1;
    %load/vec4 v0x600001abfb10_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001abfc30_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abf060_0, 4, 1;
    %load/vec4 v0x600001abfba0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001abfc30_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001abfb10_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abf0f0_0, 4, 1;
    %load/vec4 v0x600001abfcc0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001abfc30_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001abfb10_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001abfba0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abf210_0, 4, 1;
    %load/vec4 v0x600001abfa80_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001abfc30_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001abfb10_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001abfba0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001abfcc0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abefd0_0, 4, 1;
    %load/vec4 v0x600001abf180_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600001ac03f0_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001abf060_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600001ac02d0_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001abf0f0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001ac0360_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %load/vec4 v0x600001abf690_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001abf210_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001ac0480_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %load/vec4 v0x600001ac0120_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %load/vec4 v0x600001ac01b0_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %load/vec4 v0x600001ac0000_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001abefd0_0;
    %load/vec4 v0x600001abe2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001ac0240_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %load/vec4 v0x600001abeeb0_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %load/vec4 v0x600001abef40_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %load/vec4 v0x600001abed90_0;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abe370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4a v0x600001abea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abeac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001abe2e0_0;
    %store/vec4 v0x600001abe880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001abe2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001abe2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14166ab40;
T_74 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001abe6d0_0;
    %assign/vec4 v0x600001abe760_0, 0;
    %load/vec4 v0x600001abe520_0;
    %assign/vec4 v0x600001abe5b0_0, 0;
    %load/vec4 v0x600001abe910_0;
    %assign/vec4 v0x600001abe9a0_0, 0;
    %load/vec4 v0x600001abe400_0;
    %assign/vec4 v0x600001abe490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14166ab40;
T_75 ;
    %wait E_0x600003de3e80;
    %load/vec4 v0x600001abe760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001abe7f0, 4;
    %store/vec4 v0x600001abf8d0_0, 0, 256;
    %load/vec4 v0x600001abe5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001abe7f0, 4;
    %store/vec4 v0x600001abf3c0_0, 0, 256;
    %load/vec4 v0x600001abe9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001abe7f0, 4;
    %store/vec4 v0x600001abff00_0, 0, 256;
    %load/vec4 v0x600001abe490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001abe7f0, 4;
    %store/vec4 v0x600001abed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1416abb90;
T_76 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ac6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001ac4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac43f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600001ac46c0_0;
    %assign/vec4 v0x600001ac43f0_0, 0;
    %load/vec4 v0x600001ac46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001ac45a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001ac42d0, 4;
    %assign/vec4 v0x600001ac4360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1416abb90;
T_77 ;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001ac5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001ac5cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001ac5c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001ac5b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001ac5b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001ac42d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1416abb90;
T_78 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ac6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac6be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ac6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ac3060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001ac5710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001ac6be0_0, 0;
    %load/vec4 v0x600001ac4e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001ac6b50_0, 0;
    %load/vec4 v0x600001ac5710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001ac30f0_0, 0;
    %load/vec4 v0x600001ac30f0_0;
    %assign/vec4 v0x600001ac3180_0, 0;
    %load/vec4 v0x600001ac55f0_0;
    %assign/vec4 v0x600001ac5680_0, 0;
    %load/vec4 v0x600001ac4ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001ac3060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1416abb90;
T_79 ;
    %wait E_0x600003de11c0;
    %load/vec4 v0x600001ac6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac4ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac53b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ac4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac4f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac4f30_0, 0;
    %load/vec4 v0x600001ac6370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001ac5200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001ac5710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001ac5710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600001ac53b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001ac53b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001ac5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac53b0_0, 0;
    %load/vec4 v0x600001ac4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ac5440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ac4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600001ac59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001ac4e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001ac4e10_0, 0;
    %load/vec4 v0x600001ac4e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac55f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001ac4ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001ac4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001ac4ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001ac4ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600001ac6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600001ac53b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ac4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001ac5710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14169ba50;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac77b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac82d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001ac8360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac8000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001ac7a80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001ac79f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac7c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac7b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac7de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac7060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac6e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac7690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac72a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac73c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001ac7210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001ac7330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14169ba50;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001ac77b0_0;
    %inv;
    %store/vec4 v0x600001ac77b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14169ba50;
T_82 ;
    %vpi_call/w 3 95 "$display", "\000" {0 0 0};
    %vpi_call/w 3 96 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 97 "$display", "\342\225\221          2\303\2272 MaxPool Test: 4\303\2274 \342\206\222 2\303\2272                         \342\225\221" {0 0 0};
    %vpi_call/w 3 98 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
    %vpi_call/w 3 106 "$display", "[SETUP] Initializing input matrix..." {0 0 0};
    %pushi/vec4 2147491840, 0, 236;
    %concati/vec4 327681, 0, 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001abcea0, 4, 0;
    %pushi/vec4 3221258240, 0, 237;
    %concati/vec4 458755, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001abcea0, 4, 0;
    %pushi/vec4 3758129152, 0, 237;
    %concati/vec4 196617, 0, 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001abcea0, 4, 0;
    %pushi/vec4 2147680257, 0, 239;
    %concati/vec4 5, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001abcea0, 4, 0;
    %vpi_call/w 3 153 "$display", "  Window 0: [1,5,2,8] \342\206\222 expected max = 8" {0 0 0};
    %vpi_call/w 3 154 "$display", "  Window 1: [3,7,4,6] \342\206\222 expected max = 7" {0 0 0};
    %vpi_call/w 3 155 "$display", "  Window 2: [9,3,4,7] \342\206\222 expected max = 9" {0 0 0};
    %vpi_call/w 3 156 "$display", "  Window 3: [5,2,6,1] \342\206\222 expected max = 6" {0 0 0};
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[SETUP] Loading MaxPool program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2287992832, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2353070080, 0, 38;
    %concati/vec4 2147483648, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2147483656, 0, 43;
    %concati/vec4 0, 0, 47;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2288128128, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2353074176, 0, 38;
    %concati/vec4 2181038080, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 2147483652, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2288263424, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2353078272, 0, 38;
    %concati/vec4 2214592512, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2349203456, 0, 38;
    %concati/vec4 3221225476, 0, 42;
    %concati/vec4 0, 0, 48;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2288398720, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2353082368, 0, 38;
    %concati/vec4 2248146944, 0, 37;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 0, 0, 17;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001ac7960_0;
    %store/vec4a v0x600001ac42d0, 4, 0;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 204 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 209 "$display", "\000" {0 0 0};
    %vpi_call/w 3 210 "$display", "[EXEC] Running MaxPool..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac7f00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac7f00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600003de0800;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001ac82d0_0, 0, 1;
    %wait E_0x600003de4040;
    %wait E_0x600003de4040;
    %wait E_0x600003de0800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ac82d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001ac7960_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600003de4040;
    %load/vec4 v0x600001ac81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 224 "$display", "  Completed in %0d cycles", v0x600001ac7960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001ac7960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600001ac7960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 230 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 239 "$display", "\000" {0 0 0};
    %vpi_call/w 3 240 "$display", "[VERIFY] Checking MaxPool outputs..." {0 0 0};
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abd3b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600001ac6c70_0, 0, 32;
    %load/vec4 v0x600001ac6c70_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 248 "$display", "  PASS: MaxPool[0,0] = 8 (max of [1,5,2,8])" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 250 "$display", "  FAIL: MaxPool[0,0] = %0d (expected 8)", v0x600001ac6c70_0 {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abd3b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600001ac6c70_0, 0, 32;
    %load/vec4 v0x600001ac6c70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 256 "$display", "  PASS: MaxPool[0,1] = 7 (max of [3,7,4,6])" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 258 "$display", "  FAIL: MaxPool[0,1] = %0d (expected 7)", v0x600001ac6c70_0 {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abd3b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600001ac6c70_0, 0, 32;
    %load/vec4 v0x600001ac6c70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 264 "$display", "  PASS: MaxPool[1,0] = 9 (max of [9,3,4,7])" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 266 "$display", "  FAIL: MaxPool[1,0] = %0d (expected 9)", v0x600001ac6c70_0 {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001abd3b0, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x600001ac6c70_0, 0, 32;
    %load/vec4 v0x600001ac6c70_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 272 "$display", "  PASS: MaxPool[1,1] = 6 (max of [5,2,6,1])" {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 274 "$display", "  FAIL: MaxPool[1,1] = %0d (expected 6)", v0x600001ac6c70_0 {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ac7840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 281 "$display", "\000" {0 0 0};
    %vpi_call/w 3 282 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 283 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 284 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600001ac7840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 286 "$display", "\342\225\221   PASSED: 2\303\2272 MaxPool (4\303\2274 \342\206\222 2\303\2272)                           \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 288 "$display", ">>> MAXPOOL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 290 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x600001ac7840_0 {0 0 0};
    %vpi_call/w 3 291 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 292 "$display", ">>> MAXPOOL TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 296 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14169ba50;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 301 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 302 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_maxpool_2x2.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
