
HomeGuard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cdd0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  0800cf80  0800cf80  0000df80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d644  0800d644  0000f1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d644  0800d644  0000e644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d64c  0800d64c  0000f1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d64c  0800d64c  0000e64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d650  0800d650  0000e650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800d654  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1e4  2**0
                  CONTENTS
 10 .bss          000005c4  200001e4  200001e4  0000f1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007a8  200007a8  0000f1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bfb4  00000000  00000000  0000f214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004afe  00000000  00000000  0002b1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017f8  00000000  00000000  0002fcc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001291  00000000  00000000  000314c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b322  00000000  00000000  00032751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023e42  00000000  00000000  0005da73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5ce2  00000000  00000000  000818b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00177597  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000073a4  00000000  00000000  001775dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  0017e980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800cf68 	.word	0x0800cf68

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800cf68 	.word	0x0800cf68

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <Stepper28BYJ_WriteOutputs>:
    0b0100U, 0b1100U, 0b1000U, 0b1001U
};

/* Drive the 4 GPIO pins for one motor with a 4â€‘bit pattern */
static void Stepper28BYJ_WriteOutputs(const Stepper28BYJ_Context *ctx, uint8_t pattern)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(ctx->port[0], ctx->pin[0], (pattern & 0b0001U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6858      	ldr	r0, [r3, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	8a99      	ldrh	r1, [r3, #20]
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	461a      	mov	r2, r3
 8000f32:	f004 f9cb 	bl	80052cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[1], ctx->pin[1], (pattern & 0b0010U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6898      	ldr	r0, [r3, #8]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	8ad9      	ldrh	r1, [r3, #22]
 8000f3e:	78fb      	ldrb	r3, [r7, #3]
 8000f40:	085b      	lsrs	r3, r3, #1
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f004 f9be 	bl	80052cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[2], ctx->pin[2], (pattern & 0b0100U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68d8      	ldr	r0, [r3, #12]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	8b19      	ldrh	r1, [r3, #24]
 8000f58:	78fb      	ldrb	r3, [r7, #3]
 8000f5a:	089b      	lsrs	r3, r3, #2
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	f004 f9b1 	bl	80052cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ctx->port[3], ctx->pin[3], (pattern & 0b1000U) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6918      	ldr	r0, [r3, #16]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	8b59      	ldrh	r1, [r3, #26]
 8000f72:	78fb      	ldrb	r3, [r7, #3]
 8000f74:	08db      	lsrs	r3, r3, #3
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	461a      	mov	r2, r3
 8000f80:	f004 f9a4 	bl	80052cc <HAL_GPIO_WritePin>
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <Stepper28BYJ_AnyBusy>:

/* Return 1 if any motor still has steps to execute */
static uint8_t Stepper28BYJ_AnyBusy(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < STEPPER28BYJ_MOTOR_MAX; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	e00c      	b.n	8000fb2 <Stepper28BYJ_AnyBusy+0x26>
    {
        if (stepperCtx[i].stepsRemaining > 0U)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <Stepper28BYJ_AnyBusy+0x3c>)
 8000f9c:	015b      	lsls	r3, r3, #5
 8000f9e:	4413      	add	r3, r2
 8000fa0:	331e      	adds	r3, #30
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <Stepper28BYJ_AnyBusy+0x20>
        {
            return 1U;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e006      	b.n	8000fba <Stepper28BYJ_AnyBusy+0x2e>
    for (uint8_t i = 0; i < STEPPER28BYJ_MOTOR_MAX; i++)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	71fb      	strb	r3, [r7, #7]
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d9ef      	bls.n	8000f98 <Stepper28BYJ_AnyBusy+0xc>
        }
    }
    return 0U;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000200 	.word	0x20000200

08000fcc <Stepper28BYJ_Init>:
                                    TIM_HandleTypeDef *timer,
                                    GPIO_TypeDef *portCoil1, uint16_t pinCoil1,
                                    GPIO_TypeDef *portCoil2, uint16_t pinCoil2,
                                    GPIO_TypeDef *portCoil3, uint16_t pinCoil3,
                                    GPIO_TypeDef *portCoil4, uint16_t pinCoil4)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	4603      	mov	r3, r0
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	81bb      	strh	r3, [r7, #12]
    if (motor >= STEPPER28BYJ_MOTOR_MAX || timer == NULL)
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d802      	bhi.n	8000fec <Stepper28BYJ_Init+0x20>
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d101      	bne.n	8000ff0 <Stepper28BYJ_Init+0x24>
    {
        return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e03e      	b.n	800106e <Stepper28BYJ_Init+0xa2>
    }

    Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	015b      	lsls	r3, r3, #5
 8000ff4:	4a20      	ldr	r2, [pc, #128]	@ (8001078 <Stepper28BYJ_Init+0xac>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]
    ctx->timer = timer;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	68ba      	ldr	r2, [r7, #8]
 8000ffe:	601a      	str	r2, [r3, #0]
    ctx->port[0] = portCoil1;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	605a      	str	r2, [r3, #4]
    ctx->pin[0] = pinCoil1;
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	89ba      	ldrh	r2, [r7, #12]
 800100a:	829a      	strh	r2, [r3, #20]
    ctx->port[1] = portCoil2;
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	6a3a      	ldr	r2, [r7, #32]
 8001010:	609a      	str	r2, [r3, #8]
    ctx->pin[1] = pinCoil2;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001016:	82da      	strh	r2, [r3, #22]
    ctx->port[2] = portCoil3;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800101c:	60da      	str	r2, [r3, #12]
    ctx->pin[2] = pinCoil3;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001022:	831a      	strh	r2, [r3, #24]
    ctx->port[3] = portCoil4;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001028:	611a      	str	r2, [r3, #16]
    ctx->pin[3] = pinCoil4;
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800102e:	835a      	strh	r2, [r3, #26]
    ctx->stepIndex = 0U;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	2200      	movs	r2, #0
 8001034:	771a      	strb	r2, [r3, #28]
    ctx->direction = STEPPER28BYJ_DIR_FORWARD;
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2201      	movs	r2, #1
 800103a:	775a      	strb	r2, [r3, #29]
    ctx->stepsRemaining = 0U;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2200      	movs	r2, #0
 8001040:	83da      	strh	r2, [r3, #30]
    Stepper28BYJ_WriteOutputs(ctx, 0U);
 8001042:	2100      	movs	r1, #0
 8001044:	6978      	ldr	r0, [r7, #20]
 8001046:	f7ff ff65 	bl	8000f14 <Stepper28BYJ_WriteOutputs>

    if (sharedTimer == NULL)
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d103      	bne.n	800105a <Stepper28BYJ_Init+0x8e>
    {
        sharedTimer = timer;
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	e008      	b.n	800106c <Stepper28BYJ_Init+0xa0>
    }
    else if (sharedTimer->Instance != timer->Instance)
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <Stepper28BYJ_Init+0xb0>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	d001      	beq.n	800106c <Stepper28BYJ_Init+0xa0>
    {
        return HAL_ERROR; /* both motors must share the same timer */
 8001068:	2301      	movs	r3, #1
 800106a:	e000      	b.n	800106e <Stepper28BYJ_Init+0xa2>
    }

    return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000200 	.word	0x20000200
 800107c:	20000240 	.word	0x20000240

08001080 <Stepper28BYJ_Move>:

/* Schedule a move for a motor and start timer interrupts if needed */
HAL_StatusTypeDef Stepper28BYJ_Move(Stepper28BYJ_Motor motor, uint16_t steps, int8_t direction)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	460b      	mov	r3, r1
 800108c:	80bb      	strh	r3, [r7, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	71bb      	strb	r3, [r7, #6]
    if (motor >= STEPPER28BYJ_MOTOR_MAX || sharedTimer == NULL || steps == 0U)
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d806      	bhi.n	80010a6 <Stepper28BYJ_Move+0x26>
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <Stepper28BYJ_Move+0x70>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <Stepper28BYJ_Move+0x26>
 80010a0:	88bb      	ldrh	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <Stepper28BYJ_Move+0x2a>
    {
        return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e01d      	b.n	80010e6 <Stepper28BYJ_Move+0x66>
    }

    Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	015b      	lsls	r3, r3, #5
 80010ae:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <Stepper28BYJ_Move+0x74>)
 80010b0:	4413      	add	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]
    if (ctx->timer == NULL)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <Stepper28BYJ_Move+0x40>
    {
        return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e012      	b.n	80010e6 <Stepper28BYJ_Move+0x66>
    }

    ctx->direction = (direction >= 0) ? STEPPER28BYJ_DIR_FORWARD : STEPPER28BYJ_DIR_REVERSE;
 80010c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	db01      	blt.n	80010cc <Stepper28BYJ_Move+0x4c>
 80010c8:	2201      	movs	r2, #1
 80010ca:	e001      	b.n	80010d0 <Stepper28BYJ_Move+0x50>
 80010cc:	f04f 32ff 	mov.w	r2, #4294967295
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	775a      	strb	r2, [r3, #29]
    ctx->stepsRemaining = steps;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	88ba      	ldrh	r2, [r7, #4]
 80010d8:	83da      	strh	r2, [r3, #30]

    return HAL_TIM_Base_Start_IT(sharedTimer);
 80010da:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <Stepper28BYJ_Move+0x70>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	f006 fbee 	bl	80078c0 <HAL_TIM_Base_Start_IT>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000240 	.word	0x20000240
 80010f4:	20000200 	.word	0x20000200

080010f8 <Stepper28BYJ_IsBusy>:
    return HAL_OK;
}

/* Check if a motor still has steps pending */
uint8_t Stepper28BYJ_IsBusy(Stepper28BYJ_Motor motor)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
    if (motor >= STEPPER28BYJ_MOTOR_MAX)
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d901      	bls.n	800110c <Stepper28BYJ_IsBusy+0x14>
    {
        return 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	e00a      	b.n	8001122 <Stepper28BYJ_IsBusy+0x2a>
    }
    return (stepperCtx[motor].stepsRemaining > 0U) ? 1U : 0U;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4a08      	ldr	r2, [pc, #32]	@ (8001130 <Stepper28BYJ_IsBusy+0x38>)
 8001110:	015b      	lsls	r3, r3, #5
 8001112:	4413      	add	r3, r2
 8001114:	331e      	adds	r3, #30
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <Stepper28BYJ_IsBusy+0x28>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <Stepper28BYJ_IsBusy+0x2a>
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000200 	.word	0x20000200

08001134 <Stepper28BYJ_SetSpeedPreset>:

/* Change overall step speed (timer prescaler) when no moves are active */
HAL_StatusTypeDef Stepper28BYJ_SetSpeedPreset(Stepper28BYJ_Speed preset)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
    if (sharedTimer == NULL)
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <Stepper28BYJ_SetSpeedPreset+0x16>
    {
        return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e026      	b.n	8001198 <Stepper28BYJ_SetSpeedPreset+0x64>
    }

    if (Stepper28BYJ_AnyBusy() == 1U)
 800114a:	f7ff ff1f 	bl	8000f8c <Stepper28BYJ_AnyBusy>
 800114e:	4603      	mov	r3, r0
 8001150:	2b01      	cmp	r3, #1
 8001152:	d101      	bne.n	8001158 <Stepper28BYJ_SetSpeedPreset+0x24>
    {
        return HAL_BUSY;
 8001154:	2302      	movs	r3, #2
 8001156:	e01f      	b.n	8001198 <Stepper28BYJ_SetSpeedPreset+0x64>
    }

    uint32_t prescaler;
    switch (preset)
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <Stepper28BYJ_SetSpeedPreset+0x30>
 800115e:	2b02      	cmp	r3, #2
 8001160:	d004      	beq.n	800116c <Stepper28BYJ_SetSpeedPreset+0x38>
 8001162:	e007      	b.n	8001174 <Stepper28BYJ_SetSpeedPreset+0x40>
    {
        case STEPPER28BYJ_SPEED_LOW:
            prescaler = 16799U;
 8001164:	f244 139f 	movw	r3, #16799	@ 0x419f
 8001168:	60fb      	str	r3, [r7, #12]
            break;
 800116a:	e007      	b.n	800117c <Stepper28BYJ_SetSpeedPreset+0x48>
        case STEPPER28BYJ_SPEED_HIGH:
            prescaler = 4199U;
 800116c:	f241 0367 	movw	r3, #4199	@ 0x1067
 8001170:	60fb      	str	r3, [r7, #12]
            break;
 8001172:	e003      	b.n	800117c <Stepper28BYJ_SetSpeedPreset+0x48>
        case STEPPER28BYJ_SPEED_MEDIUM:
        default:
            prescaler = 8399U;
 8001174:	f242 03cf 	movw	r3, #8399	@ 0x20cf
 8001178:	60fb      	str	r3, [r7, #12]
            break;
 800117a:	bf00      	nop
    }

    sharedTimer->Init.Prescaler = prescaler;
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
    sharedTimer->Init.Period = 9U;
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2209      	movs	r2, #9
 800118a:	60da      	str	r2, [r3, #12]
    return HAL_TIM_Base_Init(sharedTimer);
 800118c:	4b04      	ldr	r3, [pc, #16]	@ (80011a0 <Stepper28BYJ_SetSpeedPreset+0x6c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f006 fb45 	bl	8007820 <HAL_TIM_Base_Init>
 8001196:	4603      	mov	r3, r0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000240 	.word	0x20000240

080011a4 <Stepper28BYJ_HandleTimerInterrupt>:

/* Timer ISR hook: on each overflow, step any active motors; stop timer when all done */
void Stepper28BYJ_HandleTimerInterrupt(TIM_HandleTypeDef *htim)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    if ((sharedTimer == NULL) || (htim->Instance != sharedTimer->Instance))
 80011ac:	4b39      	ldr	r3, [pc, #228]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d06b      	beq.n	800128c <Stepper28BYJ_HandleTimerInterrupt+0xe8>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b36      	ldr	r3, [pc, #216]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d164      	bne.n	800128c <Stepper28BYJ_HandleTimerInterrupt+0xe8>
    {
        return;
    }

    uint8_t anyActive = 0U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]

    for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 80011c6:	2300      	movs	r3, #0
 80011c8:	73bb      	strb	r3, [r7, #14]
 80011ca:	e03b      	b.n	8001244 <Stepper28BYJ_HandleTimerInterrupt+0xa0>
    {
        Stepper28BYJ_Context *ctx = &stepperCtx[motor];
 80011cc:	7bbb      	ldrb	r3, [r7, #14]
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	4a31      	ldr	r2, [pc, #196]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 80011d2:	4413      	add	r3, r2
 80011d4:	60bb      	str	r3, [r7, #8]
        if ((ctx->timer == NULL) || (ctx->stepsRemaining == 0U))
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d02e      	beq.n	800123c <Stepper28BYJ_HandleTimerInterrupt+0x98>
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	8bdb      	ldrh	r3, [r3, #30]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d02a      	beq.n	800123c <Stepper28BYJ_HandleTimerInterrupt+0x98>
        {
            continue;
        }

        anyActive = 1U;
 80011e6:	2301      	movs	r3, #1
 80011e8:	73fb      	strb	r3, [r7, #15]

        int8_t newIndex = (int8_t)ctx->stepIndex + ctx->direction;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	7f1a      	ldrb	r2, [r3, #28]
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	4413      	add	r3, r2
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	737b      	strb	r3, [r7, #13]
        if (newIndex < 0)
 80011fc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001200:	2b00      	cmp	r3, #0
 8001202:	da02      	bge.n	800120a <Stepper28BYJ_HandleTimerInterrupt+0x66>
        {
            newIndex = 7;
 8001204:	2307      	movs	r3, #7
 8001206:	737b      	strb	r3, [r7, #13]
 8001208:	e005      	b.n	8001216 <Stepper28BYJ_HandleTimerInterrupt+0x72>
        }
        else if (newIndex > 7)
 800120a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800120e:	2b07      	cmp	r3, #7
 8001210:	dd01      	ble.n	8001216 <Stepper28BYJ_HandleTimerInterrupt+0x72>
        {
            newIndex = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	737b      	strb	r3, [r7, #13]
        }
        ctx->stepIndex = (uint8_t)newIndex;
 8001216:	7b7a      	ldrb	r2, [r7, #13]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	771a      	strb	r2, [r3, #28]

        Stepper28BYJ_WriteOutputs(ctx, halfStepSequence[ctx->stepIndex]);
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	7f1b      	ldrb	r3, [r3, #28]
 8001220:	461a      	mov	r2, r3
 8001222:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <Stepper28BYJ_HandleTimerInterrupt+0xf8>)
 8001224:	5c9b      	ldrb	r3, [r3, r2]
 8001226:	4619      	mov	r1, r3
 8001228:	68b8      	ldr	r0, [r7, #8]
 800122a:	f7ff fe73 	bl	8000f14 <Stepper28BYJ_WriteOutputs>
        ctx->stepsRemaining--;
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	8bdb      	ldrh	r3, [r3, #30]
 8001232:	3b01      	subs	r3, #1
 8001234:	b29a      	uxth	r2, r3
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	83da      	strh	r2, [r3, #30]
 800123a:	e000      	b.n	800123e <Stepper28BYJ_HandleTimerInterrupt+0x9a>
            continue;
 800123c:	bf00      	nop
    for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800123e:	7bbb      	ldrb	r3, [r7, #14]
 8001240:	3301      	adds	r3, #1
 8001242:	73bb      	strb	r3, [r7, #14]
 8001244:	7bbb      	ldrb	r3, [r7, #14]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d9c0      	bls.n	80011cc <Stepper28BYJ_HandleTimerInterrupt+0x28>
    }

    if (anyActive == 0U)
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d11e      	bne.n	800128e <Stepper28BYJ_HandleTimerInterrupt+0xea>
    {
        HAL_TIM_Base_Stop_IT(sharedTimer);
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <Stepper28BYJ_HandleTimerInterrupt+0xf0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f006 fba3 	bl	80079a0 <HAL_TIM_Base_Stop_IT>
        for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800125a:	2300      	movs	r3, #0
 800125c:	733b      	strb	r3, [r7, #12]
 800125e:	e011      	b.n	8001284 <Stepper28BYJ_HandleTimerInterrupt+0xe0>
        {
            if (stepperCtx[motor].timer != NULL)
 8001260:	7b3b      	ldrb	r3, [r7, #12]
 8001262:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 8001264:	015b      	lsls	r3, r3, #5
 8001266:	4413      	add	r3, r2
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d007      	beq.n	800127e <Stepper28BYJ_HandleTimerInterrupt+0xda>
            {
                Stepper28BYJ_WriteOutputs(&stepperCtx[motor], 0U);
 800126e:	7b3b      	ldrb	r3, [r7, #12]
 8001270:	015b      	lsls	r3, r3, #5
 8001272:	4a09      	ldr	r2, [pc, #36]	@ (8001298 <Stepper28BYJ_HandleTimerInterrupt+0xf4>)
 8001274:	4413      	add	r3, r2
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fe4b 	bl	8000f14 <Stepper28BYJ_WriteOutputs>
        for (uint8_t motor = 0; motor < STEPPER28BYJ_MOTOR_MAX; motor++)
 800127e:	7b3b      	ldrb	r3, [r7, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	733b      	strb	r3, [r7, #12]
 8001284:	7b3b      	ldrb	r3, [r7, #12]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d9ea      	bls.n	8001260 <Stepper28BYJ_HandleTimerInterrupt+0xbc>
 800128a:	e000      	b.n	800128e <Stepper28BYJ_HandleTimerInterrupt+0xea>
        return;
 800128c:	bf00      	nop
            }
        }
    }
}
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000240 	.word	0x20000240
 8001298:	20000200 	.word	0x20000200
 800129c:	0800d2b0 	.word	0x0800d2b0

080012a0 <Ultrasonic_Sensor_Init>:
static ultrasonic_Handle_t* sensors[ULTRASONIC_MAX_SENSORS];
static uint8_t sensor_count = 0;

/* Register a sensor and start inputâ€‘capture interrupts on its echo channel */
void Ultrasonic_Sensor_Init(ultrasonic_Handle_t* ultrasonic_sensor)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
    if(sensor_count < ULTRASONIC_MAX_SENSORS){
 80012a8:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d80a      	bhi.n	80012c6 <Ultrasonic_Sensor_Init+0x26>
        sensors[sensor_count++] = ultrasonic_sensor;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	b2d1      	uxtb	r1, r2
 80012b8:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <Ultrasonic_Sensor_Init+0x4c>)
 80012ba:	7011      	strb	r1, [r2, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	4a0c      	ldr	r2, [pc, #48]	@ (80012f0 <Ultrasonic_Sensor_Init+0x50>)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    }
    ultrasonic_sensor->echo_state = WAITING_FOR_RISING;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
    ultrasonic_sensor->ultrasonic_ready = 0;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	705a      	strb	r2, [r3, #1]
    HAL_TIM_IC_Start_IT(ultrasonic_sensor->htim_echo, ultrasonic_sensor->echo_channel);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	4619      	mov	r1, r3
 80012dc:	4610      	mov	r0, r2
 80012de:	f006 fcf5 	bl	8007ccc <HAL_TIM_IC_Start_IT>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000254 	.word	0x20000254
 80012f0:	20000244 	.word	0x20000244

080012f4 <Ultrasonic_Trigger>:

/* Emit a trigger pulse if the sensor is idle */
ultrasonic_status_t Ultrasonic_Trigger(ultrasonic_Handle_t* ultrasonic_sensor){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
    if(ultrasonic_sensor->ultrasonic_ready ||
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	785b      	ldrb	r3, [r3, #1]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d103      	bne.n	800130c <Ultrasonic_Trigger+0x18>
       ultrasonic_sensor->echo_state == WAITING_FOR_FALLING){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	781b      	ldrb	r3, [r3, #0]
    if(ultrasonic_sensor->ultrasonic_ready ||
 8001308:	2b01      	cmp	r3, #1
 800130a:	d101      	bne.n	8001310 <Ultrasonic_Trigger+0x1c>
        return ULTRASONIC_BUSY;
 800130c:	2301      	movs	r3, #1
 800130e:	e03c      	b.n	800138a <Ultrasonic_Trigger+0x96>
    }
    else{
        ultrasonic_sensor->ultrasonic_ready = 0;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	705a      	strb	r2, [r3, #1]
        ultrasonic_sensor->t_fall = 0;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	82da      	strh	r2, [r3, #22]
        ultrasonic_sensor->t_rise = 0;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	829a      	strh	r2, [r3, #20]
        __HAL_TIM_DISABLE(ultrasonic_sensor->htim_trig);           // stop safe
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a1a      	ldr	r2, [r3, #32]
 800132a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800132e:	4013      	ands	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d112      	bne.n	800135a <Ultrasonic_Trigger+0x66>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6a1a      	ldr	r2, [r3, #32]
 800133c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d109      	bne.n	800135a <Ultrasonic_Trigger+0x66>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 0201 	bic.w	r2, r2, #1
 8001358:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(ultrasonic_sensor->htim_trig, 0);    // reset CNT
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2200      	movs	r2, #0
 8001362:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_PWM_Start(ultrasonic_sensor->htim_trig, ultrasonic_sensor->trig_channel);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f006 fb94 	bl	8007a9c <HAL_TIM_PWM_Start>
        __HAL_TIM_ENABLE(ultrasonic_sensor->htim_trig);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	601a      	str	r2, [r3, #0]
    }

    return ULTRASONIC_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_TIM_IC_CaptureCallback>:

/* HAL callback: handle echo rising/falling edges for all registered sensors */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	@ 0x38
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < sensor_count; i++)
 800139c:	2300      	movs	r3, #0
 800139e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80013a2:	e0cd      	b.n	8001540 <HAL_TIM_IC_CaptureCallback+0x1ac>
    {
        ultrasonic_Handle_t* s = sensors[i];
 80013a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80013a8:	4a6b      	ldr	r2, [pc, #428]	@ (8001558 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 80013aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ae:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Check if this interrupt is for this sensorâ€™s echo timer */
        if (htim == s->htim_echo)
 80013b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	f040 80bd 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
        {
            uint32_t active_channel = htim->Channel;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	7f1b      	ldrb	r3, [r3, #28]
 80013c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if ((active_channel == HAL_TIM_ACTIVE_CHANNEL_1 && s->echo_channel == TIM_CHANNEL_1) ||
 80013c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d103      	bne.n	80013d0 <HAL_TIM_IC_CaptureCallback+0x3c>
 80013c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d016      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d103      	bne.n	80013de <HAL_TIM_IC_CaptureCallback+0x4a>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_2 && s->echo_channel == TIM_CHANNEL_2) ||
 80013d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d00f      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d103      	bne.n	80013ec <HAL_TIM_IC_CaptureCallback+0x58>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_3 && s->echo_channel == TIM_CHANNEL_3) ||
 80013e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	d008      	beq.n	80013fe <HAL_TIM_IC_CaptureCallback+0x6a>
 80013ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ee:	2b08      	cmp	r3, #8
 80013f0:	f040 80a1 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                (active_channel == HAL_TIM_ACTIVE_CHANNEL_4 && s->echo_channel == TIM_CHANNEL_4))
 80013f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	2b0c      	cmp	r3, #12
 80013fa:	f040 809c 	bne.w	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
            {
                /* RISING edge: store t_rise, reâ€‘arm for FALLING */
                if (s->echo_state == WAITING_FOR_RISING)
 80013fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d148      	bne.n	8001498 <HAL_TIM_IC_CaptureCallback+0x104>
                {
                    s->t_rise = __HAL_TIM_GET_COMPARE(s->htim_echo, s->echo_channel);
 8001406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d105      	bne.n	800141a <HAL_TIM_IC_CaptureCallback+0x86>
 800140e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001416:	b29b      	uxth	r3, r3
 8001418:	e018      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 800141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b04      	cmp	r3, #4
 8001420:	d105      	bne.n	800142e <HAL_TIM_IC_CaptureCallback+0x9a>
 8001422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800142a:	b29b      	uxth	r3, r3
 800142c:	e00e      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 800142e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2b08      	cmp	r3, #8
 8001434:	d105      	bne.n	8001442 <HAL_TIM_IC_CaptureCallback+0xae>
 8001436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800143e:	b29b      	uxth	r3, r3
 8001440:	e004      	b.n	800144c <HAL_TIM_IC_CaptureCallback+0xb8>
 8001442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	b29b      	uxth	r3, r3
 800144c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800144e:	8293      	strh	r3, [r2, #20]

                    TIM_IC_InitTypeDef cfg = {0};
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
                    cfg.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 800145e:	2302      	movs	r3, #2
 8001460:	61fb      	str	r3, [r7, #28]
                    cfg.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001462:	2301      	movs	r3, #1
 8001464:	623b      	str	r3, [r7, #32]
                    cfg.ICFilter    = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
                    cfg.ICPrescaler = TIM_ICPSC_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
                    HAL_TIM_IC_ConfigChannel(s->htim_echo, &cfg, s->echo_channel);
 800146e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001470:	6858      	ldr	r0, [r3, #4]
 8001472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	4619      	mov	r1, r3
 800147c:	f006 fe98 	bl	80081b0 <HAL_TIM_IC_ConfigChannel>
                    HAL_TIM_IC_Start_IT(s->htim_echo, s->echo_channel);
 8001480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f006 fc1e 	bl	8007ccc <HAL_TIM_IC_Start_IT>

                    s->echo_state = WAITING_FOR_FALLING;
 8001490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	e04e      	b.n	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                }
                /* FALLING edge: store t_fall, compute â€œreadyâ€, reâ€‘arm for RISING */
                else if (s->echo_state == WAITING_FOR_FALLING)
 8001498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d14a      	bne.n	8001536 <HAL_TIM_IC_CaptureCallback+0x1a2>
                {
                    s->t_fall = __HAL_TIM_GET_COMPARE(s->htim_echo, s->echo_channel);
 80014a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d105      	bne.n	80014b4 <HAL_TIM_IC_CaptureCallback+0x120>
 80014a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	e018      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d105      	bne.n	80014c8 <HAL_TIM_IC_CaptureCallback+0x134>
 80014bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	e00e      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d105      	bne.n	80014dc <HAL_TIM_IC_CaptureCallback+0x148>
 80014d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d8:	b29b      	uxth	r3, r3
 80014da:	e004      	b.n	80014e6 <HAL_TIM_IC_CaptureCallback+0x152>
 80014dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014e8:	82d3      	strh	r3, [r2, #22]

                    TIM_IC_InitTypeDef cfg = {0};
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
                    cfg.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
                    cfg.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014fc:	2301      	movs	r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
                    cfg.ICFilter    = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
                    cfg.ICPrescaler = TIM_ICPSC_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
                    HAL_TIM_IC_ConfigChannel(s->htim_echo, &cfg, s->echo_channel);
 8001508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150a:	6858      	ldr	r0, [r3, #4]
 800150c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	4619      	mov	r1, r3
 8001516:	f006 fe4b 	bl	80081b0 <HAL_TIM_IC_ConfigChannel>
                    HAL_TIM_IC_Start_IT(s->htim_echo, s->echo_channel);
 800151a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	4619      	mov	r1, r3
 8001524:	4610      	mov	r0, r2
 8001526:	f006 fbd1 	bl	8007ccc <HAL_TIM_IC_Start_IT>

                    s->ultrasonic_ready = 1;
 800152a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800152c:	2201      	movs	r2, #1
 800152e:	705a      	strb	r2, [r3, #1]
                    s->echo_state = WAITING_FOR_RISING;
 8001530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < sensor_count; i++)
 8001536:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800153a:	3301      	adds	r3, #1
 800153c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001548:	429a      	cmp	r2, r3
 800154a:	f4ff af2b 	bcc.w	80013a4 <HAL_TIM_IC_CaptureCallback+0x10>
                }
            }
        }
    }
}
 800154e:	bf00      	nop
 8001550:	bf00      	nop
 8001552:	3738      	adds	r7, #56	@ 0x38
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000244 	.word	0x20000244
 800155c:	20000254 	.word	0x20000254

08001560 <Ultrasonic_IsReady>:

/* True if the sensor has a completed measurement ready to read */
uint8_t Ultrasonic_IsReady(ultrasonic_Handle_t* ultrasonic_sensor){
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    return ultrasonic_sensor->ultrasonic_ready;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	785b      	ldrb	r3, [r3, #1]
}
 800156c:	4618      	mov	r0, r3
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <Ultrasonic_GetDistance>:

/* Convert echo time to distance in cm; returns NaN if not ready */
float Ultrasonic_GetDistance(ultrasonic_Handle_t* ultrasonic_sensor){
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
    if(Ultrasonic_IsReady(ultrasonic_sensor)==0){
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ffed 	bl	8001560 <Ultrasonic_IsReady>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <Ultrasonic_GetDistance+0x18>
        return NAN;
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <Ultrasonic_GetDistance+0x58>)
 800158e:	e018      	b.n	80015c2 <Ultrasonic_GetDistance+0x4a>
    }
    else{
        uint16_t time_difference = ultrasonic_sensor->t_fall - ultrasonic_sensor->t_rise ;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	8ada      	ldrh	r2, [r3, #22]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	8a9b      	ldrh	r3, [r3, #20]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	81fb      	strh	r3, [r7, #14]
        ultrasonic_sensor->ultrasonic_ready = 0;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	705a      	strb	r2, [r3, #1]
        float distance = (time_difference / 2.0f) * 0.0343f;
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ac:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80015d4 <Ultrasonic_GetDistance+0x5c>
 80015b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015bc:	edc7 7a02 	vstr	s15, [r7, #8]
        return distance;
 80015c0:	68bb      	ldr	r3, [r7, #8]
    }
}
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	7fc00000 	.word	0x7fc00000
 80015d4:	3d0c7e28 	.word	0x3d0c7e28

080015d8 <StepperUltrasonic_Init>:
                                         ultrasonic_Handle_t *leftSensor,
                                         Stepper28BYJ_Motor leftMotor,
                                         Stepper28BYJ_Motor rightMotor,
                                         float thresholdCm,
                                         uint32_t triggerIntervalMsParam)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	4611      	mov	r1, r2
 80015e4:	461a      	mov	r2, r3
 80015e6:	ed87 0a00 	vstr	s0, [r7]
 80015ea:	460b      	mov	r3, r1
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	4613      	mov	r3, r2
 80015f0:	71bb      	strb	r3, [r7, #6]
    if ((rightSensor == NULL) || (leftSensor == NULL))
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <StepperUltrasonic_Init+0x26>
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <StepperUltrasonic_Init+0x2a>
    {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e048      	b.n	8001694 <StepperUltrasonic_Init+0xbc>
    }

    sensorRight = rightSensor;
 8001602:	4a26      	ldr	r2, [pc, #152]	@ (800169c <StepperUltrasonic_Init+0xc4>)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6013      	str	r3, [r2, #0]
    sensorLeft  = leftSensor;
 8001608:	4a25      	ldr	r2, [pc, #148]	@ (80016a0 <StepperUltrasonic_Init+0xc8>)
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	6013      	str	r3, [r2, #0]
    motorLeft   = leftMotor;
 800160e:	4a25      	ldr	r2, [pc, #148]	@ (80016a4 <StepperUltrasonic_Init+0xcc>)
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	7013      	strb	r3, [r2, #0]
    motorRight  = rightMotor;
 8001614:	4a24      	ldr	r2, [pc, #144]	@ (80016a8 <StepperUltrasonic_Init+0xd0>)
 8001616:	79bb      	ldrb	r3, [r7, #6]
 8001618:	7013      	strb	r3, [r2, #0]

    obstacleThresholdCm = thresholdCm;
 800161a:	4a24      	ldr	r2, [pc, #144]	@ (80016ac <StepperUltrasonic_Init+0xd4>)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	6013      	str	r3, [r2, #0]
    triggerIntervalMs   = (triggerIntervalMsParam == 0U) ? 60U : triggerIntervalMsParam;
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <StepperUltrasonic_Init+0x52>
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	e000      	b.n	800162c <StepperUltrasonic_Init+0x54>
 800162a:	233c      	movs	r3, #60	@ 0x3c
 800162c:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <StepperUltrasonic_Init+0xd8>)
 800162e:	6013      	str	r3, [r2, #0]

    Ultrasonic_Sensor_Init(sensorRight);
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <StepperUltrasonic_Init+0xc4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fe33 	bl	80012a0 <Ultrasonic_Sensor_Init>
    Ultrasonic_Sensor_Init(sensorLeft);
 800163a:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <StepperUltrasonic_Init+0xc8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fe2e 	bl	80012a0 <Ultrasonic_Sensor_Init>

    fsmState = ROUTE_MEASURE_RIGHT;
 8001644:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <StepperUltrasonic_Init+0xdc>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
    desiredCommand = ROVER_CMD_STRAIGHT;
 800164a:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
    announcedCommand = ROVER_CMD_STRAIGHT;
 8001650:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <StepperUltrasonic_Init+0xe4>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
    lastTriggerTick = HAL_GetTick();
 8001656:	f002 fea9 	bl	80043ac <HAL_GetTick>
 800165a:	4603      	mov	r3, r0
 800165c:	4a18      	ldr	r2, [pc, #96]	@ (80016c0 <StepperUltrasonic_Init+0xe8>)
 800165e:	6013      	str	r3, [r2, #0]
    lastAnnounceTick = lastTriggerTick;
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <StepperUltrasonic_Init+0xe8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <StepperUltrasonic_Init+0xec>)
 8001666:	6013      	str	r3, [r2, #0]
    distanceRight = 0.0f;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <StepperUltrasonic_Init+0xf0>)
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
    distanceLeft  = 0.0f;
 8001670:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <StepperUltrasonic_Init+0xf4>)
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	601a      	str	r2, [r3, #0]

    controllerReady = 1U;
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <StepperUltrasonic_Init+0xf8>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]

    StepperUltrasonic_IssueMotion(desiredCommand);
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f000 f92a 	bl	80018dc <StepperUltrasonic_IssueMotion>
    StepperUltrasonic_PrintCommand(desiredCommand);
 8001688:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <StepperUltrasonic_Init+0xe0>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f000 f97f 	bl	8001990 <StepperUltrasonic_PrintCommand>

    return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000258 	.word	0x20000258
 80016a0:	2000025c 	.word	0x2000025c
 80016a4:	20000260 	.word	0x20000260
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000004 	.word	0x20000004
 80016b0:	20000008 	.word	0x20000008
 80016b4:	20000261 	.word	0x20000261
 80016b8:	20000262 	.word	0x20000262
 80016bc:	20000263 	.word	0x20000263
 80016c0:	20000264 	.word	0x20000264
 80016c4:	20000268 	.word	0x20000268
 80016c8:	2000026c 	.word	0x2000026c
 80016cc:	20000270 	.word	0x20000270
 80016d0:	20000274 	.word	0x20000274

080016d4 <StepperUltrasonic_Process>:

/* Main FSM: trigger sensors, read distances, decide route, queue next move */
void StepperUltrasonic_Process(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
    if (controllerReady == 0U)
 80016da:	4b6c      	ldr	r3, [pc, #432]	@ (800188c <StepperUltrasonic_Process+0x1b8>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 80cf 	beq.w	8001882 <StepperUltrasonic_Process+0x1ae>
    {
        return;
    }

    switch (fsmState)
 80016e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d060      	beq.n	80017ae <StepperUltrasonic_Process+0xda>
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	f300 80ab 	bgt.w	8001848 <StepperUltrasonic_Process+0x174>
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <StepperUltrasonic_Process+0x28>
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d02d      	beq.n	8001756 <StepperUltrasonic_Process+0x82>
 80016fa:	e0a5      	b.n	8001848 <StepperUltrasonic_Process+0x174>
    {
        case ROUTE_MEASURE_RIGHT:
        {
            uint32_t now = HAL_GetTick();
 80016fc:	f002 fe56 	bl	80043ac <HAL_GetTick>
 8001700:	6038      	str	r0, [r7, #0]
            if ((now - lastTriggerTick) >= triggerIntervalMs)
 8001702:	4b64      	ldr	r3, [pc, #400]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	1ad2      	subs	r2, r2, r3
 800170a:	4b63      	ldr	r3, [pc, #396]	@ (8001898 <StepperUltrasonic_Process+0x1c4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d30a      	bcc.n	8001728 <StepperUltrasonic_Process+0x54>
            {
                if (Ultrasonic_Trigger(sensorRight) == ULTRASONIC_OK)
 8001712:	4b62      	ldr	r3, [pc, #392]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fdec 	bl	80012f4 <Ultrasonic_Trigger>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <StepperUltrasonic_Process+0x54>
                {
                    lastTriggerTick = now;
 8001722:	4a5c      	ldr	r2, [pc, #368]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	6013      	str	r3, [r2, #0]
                }
            }

            if (Ultrasonic_IsReady(sensorRight))
 8001728:	4b5c      	ldr	r3, [pc, #368]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff17 	bl	8001560 <Ultrasonic_IsReady>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	f000 808b 	beq.w	8001850 <StepperUltrasonic_Process+0x17c>
            {
                distanceRight = Ultrasonic_GetDistance(sensorRight);
 800173a:	4b58      	ldr	r3, [pc, #352]	@ (800189c <StepperUltrasonic_Process+0x1c8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff1a 	bl	8001578 <Ultrasonic_GetDistance>
 8001744:	eef0 7a40 	vmov.f32	s15, s0
 8001748:	4b55      	ldr	r3, [pc, #340]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 800174a:	edc3 7a00 	vstr	s15, [r3]
                fsmState = ROUTE_MEASURE_LEFT;
 800174e:	4b50      	ldr	r3, [pc, #320]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001754:	e07c      	b.n	8001850 <StepperUltrasonic_Process+0x17c>
        }

        case ROUTE_MEASURE_LEFT:
        {
            uint32_t now = HAL_GetTick();
 8001756:	f002 fe29 	bl	80043ac <HAL_GetTick>
 800175a:	6078      	str	r0, [r7, #4]
            if ((now - lastTriggerTick) >= triggerIntervalMs)
 800175c:	4b4d      	ldr	r3, [pc, #308]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	1ad2      	subs	r2, r2, r3
 8001764:	4b4c      	ldr	r3, [pc, #304]	@ (8001898 <StepperUltrasonic_Process+0x1c4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d30a      	bcc.n	8001782 <StepperUltrasonic_Process+0xae>
            {
                if (Ultrasonic_Trigger(sensorLeft) == ULTRASONIC_OK)
 800176c:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <StepperUltrasonic_Process+0x1d0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fdbf 	bl	80012f4 <Ultrasonic_Trigger>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <StepperUltrasonic_Process+0xae>
                {
                    lastTriggerTick = now;
 800177c:	4a45      	ldr	r2, [pc, #276]	@ (8001894 <StepperUltrasonic_Process+0x1c0>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
                }
            }

            if (Ultrasonic_IsReady(sensorLeft))
 8001782:	4b48      	ldr	r3, [pc, #288]	@ (80018a4 <StepperUltrasonic_Process+0x1d0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff feea 	bl	8001560 <Ultrasonic_IsReady>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d060      	beq.n	8001854 <StepperUltrasonic_Process+0x180>
            {
                distanceLeft = Ultrasonic_GetDistance(sensorLeft);
 8001792:	4b44      	ldr	r3, [pc, #272]	@ (80018a4 <StepperUltrasonic_Process+0x1d0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff feee 	bl	8001578 <Ultrasonic_GetDistance>
 800179c:	eef0 7a40 	vmov.f32	s15, s0
 80017a0:	4b41      	ldr	r3, [pc, #260]	@ (80018a8 <StepperUltrasonic_Process+0x1d4>)
 80017a2:	edc3 7a00 	vstr	s15, [r3]
                fsmState = ROUTE_EVALUATE;
 80017a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 80017a8:	2202      	movs	r2, #2
 80017aa:	701a      	strb	r2, [r3, #0]
            }
            break;
 80017ac:	e052      	b.n	8001854 <StepperUltrasonic_Process+0x180>

        case ROUTE_EVALUATE:
        {
            StepperUltrasonic_Command_t newCommand;

            if ((distanceRight >= obstacleThresholdCm) && (distanceLeft >= obstacleThresholdCm))
 80017ae:	4b3c      	ldr	r3, [pc, #240]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 80017b0:	ed93 7a00 	vldr	s14, [r3]
 80017b4:	4b3d      	ldr	r3, [pc, #244]	@ (80018ac <StepperUltrasonic_Process+0x1d8>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	db0d      	blt.n	80017e0 <StepperUltrasonic_Process+0x10c>
 80017c4:	4b38      	ldr	r3, [pc, #224]	@ (80018a8 <StepperUltrasonic_Process+0x1d4>)
 80017c6:	ed93 7a00 	vldr	s14, [r3]
 80017ca:	4b38      	ldr	r3, [pc, #224]	@ (80018ac <StepperUltrasonic_Process+0x1d8>)
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d8:	db02      	blt.n	80017e0 <StepperUltrasonic_Process+0x10c>
            {
                newCommand = ROVER_CMD_STRAIGHT;
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
 80017de:	e00f      	b.n	8001800 <StepperUltrasonic_Process+0x12c>
            }
            else if (distanceRight >= distanceLeft)
 80017e0:	4b2f      	ldr	r3, [pc, #188]	@ (80018a0 <StepperUltrasonic_Process+0x1cc>)
 80017e2:	ed93 7a00 	vldr	s14, [r3]
 80017e6:	4b30      	ldr	r3, [pc, #192]	@ (80018a8 <StepperUltrasonic_Process+0x1d4>)
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f4:	db02      	blt.n	80017fc <StepperUltrasonic_Process+0x128>
            {
                newCommand = ROVER_CMD_TURN_RIGHT;
 80017f6:	2302      	movs	r3, #2
 80017f8:	73fb      	strb	r3, [r7, #15]
 80017fa:	e001      	b.n	8001800 <StepperUltrasonic_Process+0x12c>
            }
            else
            {
                newCommand = ROVER_CMD_TURN_LEFT;
 80017fc:	2301      	movs	r3, #1
 80017fe:	73fb      	strb	r3, [r7, #15]
            }

            desiredCommand = newCommand;
 8001800:	4a2b      	ldr	r2, [pc, #172]	@ (80018b0 <StepperUltrasonic_Process+0x1dc>)
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	7013      	strb	r3, [r2, #0]
            StepperUltrasonic_PrintCommand(newCommand);
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	4618      	mov	r0, r3
 800180a:	f000 f8c1 	bl	8001990 <StepperUltrasonic_PrintCommand>
            uint32_t now = HAL_GetTick();
 800180e:	f002 fdcd 	bl	80043ac <HAL_GetTick>
 8001812:	60b8      	str	r0, [r7, #8]
            if ((announcedCommand != newCommand) || (now - lastAnnounceTick >= 1000U))
 8001814:	4b27      	ldr	r3, [pc, #156]	@ (80018b4 <StepperUltrasonic_Process+0x1e0>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	7bfa      	ldrb	r2, [r7, #15]
 800181a:	429a      	cmp	r2, r3
 800181c:	d106      	bne.n	800182c <StepperUltrasonic_Process+0x158>
 800181e:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <StepperUltrasonic_Process+0x1e4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800182a:	d309      	bcc.n	8001840 <StepperUltrasonic_Process+0x16c>
            {
                StepperUltrasonic_PrintCommand(newCommand);
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f8ae 	bl	8001990 <StepperUltrasonic_PrintCommand>
                announcedCommand = newCommand;
 8001834:	4a1f      	ldr	r2, [pc, #124]	@ (80018b4 <StepperUltrasonic_Process+0x1e0>)
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	7013      	strb	r3, [r2, #0]
                lastAnnounceTick = now;
 800183a:	4a1f      	ldr	r2, [pc, #124]	@ (80018b8 <StepperUltrasonic_Process+0x1e4>)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	6013      	str	r3, [r2, #0]
            }

            fsmState = ROUTE_MEASURE_RIGHT;
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
            break;
 8001846:	e006      	b.n	8001856 <StepperUltrasonic_Process+0x182>
        }

        default:
            fsmState = ROUTE_MEASURE_RIGHT;
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <StepperUltrasonic_Process+0x1bc>)
 800184a:	2200      	movs	r2, #0
 800184c:	701a      	strb	r2, [r3, #0]
            break;
 800184e:	e002      	b.n	8001856 <StepperUltrasonic_Process+0x182>
            break;
 8001850:	bf00      	nop
 8001852:	e000      	b.n	8001856 <StepperUltrasonic_Process+0x182>
            break;
 8001854:	bf00      	nop
    }

    if ((Stepper28BYJ_IsBusy(motorLeft) == 0U) &&
 8001856:	4b19      	ldr	r3, [pc, #100]	@ (80018bc <StepperUltrasonic_Process+0x1e8>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fc4c 	bl	80010f8 <Stepper28BYJ_IsBusy>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10e      	bne.n	8001884 <StepperUltrasonic_Process+0x1b0>
        (Stepper28BYJ_IsBusy(motorRight) == 0U))
 8001866:	4b16      	ldr	r3, [pc, #88]	@ (80018c0 <StepperUltrasonic_Process+0x1ec>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fc44 	bl	80010f8 <Stepper28BYJ_IsBusy>
 8001870:	4603      	mov	r3, r0
    if ((Stepper28BYJ_IsBusy(motorLeft) == 0U) &&
 8001872:	2b00      	cmp	r3, #0
 8001874:	d106      	bne.n	8001884 <StepperUltrasonic_Process+0x1b0>
    {
        StepperUltrasonic_IssueMotion(desiredCommand);
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <StepperUltrasonic_Process+0x1dc>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f82e 	bl	80018dc <StepperUltrasonic_IssueMotion>
 8001880:	e000      	b.n	8001884 <StepperUltrasonic_Process+0x1b0>
        return;
 8001882:	bf00      	nop
    }
}
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000274 	.word	0x20000274
 8001890:	20000261 	.word	0x20000261
 8001894:	20000264 	.word	0x20000264
 8001898:	20000008 	.word	0x20000008
 800189c:	20000258 	.word	0x20000258
 80018a0:	2000026c 	.word	0x2000026c
 80018a4:	2000025c 	.word	0x2000025c
 80018a8:	20000270 	.word	0x20000270
 80018ac:	20000004 	.word	0x20000004
 80018b0:	20000262 	.word	0x20000262
 80018b4:	20000263 	.word	0x20000263
 80018b8:	20000268 	.word	0x20000268
 80018bc:	20000260 	.word	0x20000260
 80018c0:	20000000 	.word	0x20000000

080018c4 <StepperUltrasonic_HandleStepperTimer>:

/* Called from HAL_TIM_PeriodElapsedCallback in main.c to step the motors */
void StepperUltrasonic_HandleStepperTimer(TIM_HandleTypeDef *htim)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    Stepper28BYJ_HandleTimerInterrupt(htim);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fc69 	bl	80011a4 <Stepper28BYJ_HandleTimerInterrupt>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <StepperUltrasonic_IssueMotion>:

/* Queue motion for both motors according to the chosen command */
static void StepperUltrasonic_IssueMotion(StepperUltrasonic_Command_t cmd)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef sL = HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef sR = HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	73bb      	strb	r3, [r7, #14]

    switch (cmd)
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d030      	beq.n	8001956 <StepperUltrasonic_IssueMotion+0x7a>
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	dc43      	bgt.n	8001980 <StepperUltrasonic_IssueMotion+0xa4>
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d002      	beq.n	8001902 <StepperUltrasonic_IssueMotion+0x26>
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d015      	beq.n	800192c <StepperUltrasonic_IssueMotion+0x50>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
            break;

        default:
            return;
 8001900:	e03e      	b.n	8001980 <StepperUltrasonic_IssueMotion+0xa4>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_STRAIGHT, STEPPER28BYJ_DIR_FORWARD);
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <StepperUltrasonic_IssueMotion+0xac>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2201      	movs	r2, #1
 8001908:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fbb7 	bl	8001080 <Stepper28BYJ_Move>
 8001912:	4603      	mov	r3, r0
 8001914:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_STRAIGHT, STEPPER28BYJ_DIR_FORWARD);
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <StepperUltrasonic_IssueMotion+0xb0>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2201      	movs	r2, #1
 800191c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fbad 	bl	8001080 <Stepper28BYJ_Move>
 8001926:	4603      	mov	r3, r0
 8001928:	73bb      	strb	r3, [r7, #14]
            break;
 800192a:	e02a      	b.n	8001982 <StepperUltrasonic_IssueMotion+0xa6>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <StepperUltrasonic_IssueMotion+0xac>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fba2 	bl	8001080 <Stepper28BYJ_Move>
 800193c:	4603      	mov	r3, r0
 800193e:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
 8001940:	4b12      	ldr	r3, [pc, #72]	@ (800198c <StepperUltrasonic_IssueMotion+0xb0>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fb98 	bl	8001080 <Stepper28BYJ_Move>
 8001950:	4603      	mov	r3, r0
 8001952:	73bb      	strb	r3, [r7, #14]
            break;
 8001954:	e015      	b.n	8001982 <StepperUltrasonic_IssueMotion+0xa6>
            sL = Stepper28BYJ_Move(motorLeft,  ROVER_STEPS_TURN_FAST, STEPPER28BYJ_DIR_FORWARD);
 8001956:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <StepperUltrasonic_IssueMotion+0xac>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2201      	movs	r2, #1
 800195c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fb8d 	bl	8001080 <Stepper28BYJ_Move>
 8001966:	4603      	mov	r3, r0
 8001968:	73fb      	strb	r3, [r7, #15]
            sR = Stepper28BYJ_Move(motorRight, ROVER_STEPS_TURN_SLOW, STEPPER28BYJ_DIR_FORWARD);
 800196a:	4b08      	ldr	r3, [pc, #32]	@ (800198c <StepperUltrasonic_IssueMotion+0xb0>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2201      	movs	r2, #1
 8001970:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fb83 	bl	8001080 <Stepper28BYJ_Move>
 800197a:	4603      	mov	r3, r0
 800197c:	73bb      	strb	r3, [r7, #14]
            break;
 800197e:	e000      	b.n	8001982 <StepperUltrasonic_IssueMotion+0xa6>
            return;
 8001980:	bf00      	nop
    }

    /* Ignore HAL_BUSY/ERROR on the second motor; timer is already running. */
    (void)sL;
    (void)sR;
}
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000260 	.word	0x20000260
 800198c:	20000000 	.word	0x20000000

08001990 <StepperUltrasonic_PrintCommand>:

/* Print navigation decision over UART */
static void StepperUltrasonic_PrintCommand(StepperUltrasonic_Command_t cmd)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
    switch (cmd)
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d00e      	beq.n	80019be <StepperUltrasonic_PrintCommand+0x2e>
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	dc10      	bgt.n	80019c6 <StepperUltrasonic_PrintCommand+0x36>
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <StepperUltrasonic_PrintCommand+0x1e>
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d004      	beq.n	80019b6 <StepperUltrasonic_PrintCommand+0x26>
            break;
        case ROVER_CMD_TURN_RIGHT:
            printf("Go right!\r\n");
            break;
        default:
            break;
 80019ac:	e00b      	b.n	80019c6 <StepperUltrasonic_PrintCommand+0x36>
            printf("Continue straight\r\n");
 80019ae:	4808      	ldr	r0, [pc, #32]	@ (80019d0 <StepperUltrasonic_PrintCommand+0x40>)
 80019b0:	f009 f960 	bl	800ac74 <puts>
            break;
 80019b4:	e008      	b.n	80019c8 <StepperUltrasonic_PrintCommand+0x38>
            printf("Go left!\r\n");
 80019b6:	4807      	ldr	r0, [pc, #28]	@ (80019d4 <StepperUltrasonic_PrintCommand+0x44>)
 80019b8:	f009 f95c 	bl	800ac74 <puts>
            break;
 80019bc:	e004      	b.n	80019c8 <StepperUltrasonic_PrintCommand+0x38>
            printf("Go right!\r\n");
 80019be:	4806      	ldr	r0, [pc, #24]	@ (80019d8 <StepperUltrasonic_PrintCommand+0x48>)
 80019c0:	f009 f958 	bl	800ac74 <puts>
            break;
 80019c4:	e000      	b.n	80019c8 <StepperUltrasonic_PrintCommand+0x38>
            break;
 80019c6:	bf00      	nop
    }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	0800cf80 	.word	0x0800cf80
 80019d4:	0800cf94 	.word	0x0800cf94
 80019d8:	0800cfa0 	.word	0x0800cfa0

080019dc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019e2:	463b      	mov	r3, r7
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019ee:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <MX_ADC1_Init+0x98>)
 80019f0:	4a21      	ldr	r2, [pc, #132]	@ (8001a78 <MX_ADC1_Init+0x9c>)
 80019f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <MX_ADC1_Init+0x98>)
 80019f6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <MX_ADC1_Init+0x98>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a02:	4b1c      	ldr	r3, [pc, #112]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a08:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a0e:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a1e:	4a17      	ldr	r2, [pc, #92]	@ (8001a7c <MX_ADC1_Init+0xa0>)
 8001a20:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a3c:	480d      	ldr	r0, [pc, #52]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a3e:	f002 fce5 	bl	800440c <HAL_ADC_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a48:	f001 f87e 	bl	8002b48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a50:	2301      	movs	r3, #1
 8001a52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a58:	463b      	mov	r3, r7
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4805      	ldr	r0, [pc, #20]	@ (8001a74 <MX_ADC1_Init+0x98>)
 8001a5e:	f002 feb7 	bl	80047d0 <HAL_ADC_ConfigChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a68:	f001 f86e 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a6c:	bf00      	nop
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000278 	.word	0x20000278
 8001a78:	40012000 	.word	0x40012000
 8001a7c:	0f000001 	.word	0x0f000001

08001a80 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	@ 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a17      	ldr	r2, [pc, #92]	@ (8001afc <HAL_ADC_MspInit+0x7c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d127      	bne.n	8001af2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	4a15      	ldr	r2, [pc, #84]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ace:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ada:	2301      	movs	r3, #1
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <HAL_ADC_MspInit+0x84>)
 8001aee:	f003 fa41 	bl	8004f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	@ 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40012000 	.word	0x40012000
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020000 	.word	0x40020000

08001b08 <BME280_Sensor_Init>:
static float bme280_compensate_temperature(bme280_sensor_t *sensor, int32_t adc_T);
static float bme280_compensate_pressure(const bme280_sensor_t *sensor, int32_t adc_P);
static float bme280_compensate_humidity(const bme280_sensor_t *sensor, int32_t adc_H);

void BME280_Sensor_Init(bme280_sensor_t *sensor, I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	4613      	mov	r3, r2
 8001b14:	71fb      	strb	r3, [r7, #7]
    if (sensor == NULL)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d00b      	beq.n	8001b34 <BME280_Sensor_Init+0x2c>
    {
        return;
    }

    memset(sensor, 0, sizeof(*sensor));
 8001b1c:	2230      	movs	r2, #48	@ 0x30
 8001b1e:	2100      	movs	r1, #0
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f009 f9bd 	bl	800aea0 <memset>
    sensor->hi2c = hi2c;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	601a      	str	r2, [r3, #0]
    sensor->i2c_address = i2c_address;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	79fa      	ldrb	r2, [r7, #7]
 8001b30:	711a      	strb	r2, [r3, #4]
 8001b32:	e000      	b.n	8001b36 <BME280_Sensor_Init+0x2e>
        return;
 8001b34:	bf00      	nop
}
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <BME280_Sensor_Begin>:

bme280_status_t BME280_Sensor_Begin(bme280_sensor_t *sensor)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
    if (sensor == NULL || sensor->hi2c == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <BME280_Sensor_Begin+0x16>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <BME280_Sensor_Begin+0x1a>
    {
        return BME280_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e03c      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }

    uint8_t id = 0U;
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
    if (bme280_read8(sensor, BME280_REG_ID, &id) != BME280_OK)
 8001b5a:	f107 030f 	add.w	r3, r7, #15
 8001b5e:	461a      	mov	r2, r3
 8001b60:	21d0      	movs	r1, #208	@ 0xd0
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f9b9 	bl	8001eda <bme280_read8>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <BME280_Sensor_Begin+0x36>
    {
        return BME280_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e02e      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }

    if (id != BME280_CHIP_ID)
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b60      	cmp	r3, #96	@ 0x60
 8001b76:	d001      	beq.n	8001b7c <BME280_Sensor_Begin+0x40>
    {
        return BME280_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e029      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }

    // Soft reset to ensure a known state
    if (bme280_write8(sensor, BME280_REG_RESET, BME280_RESET_VALUE) != BME280_OK)
 8001b7c:	22b6      	movs	r2, #182	@ 0xb6
 8001b7e:	21e0      	movs	r1, #224	@ 0xe0
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 f987 	bl	8001e94 <bme280_write8>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <BME280_Sensor_Begin+0x54>
    {
        return BME280_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e01f      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }
    HAL_Delay(2); // Datasheet: typical reset time ~2 ms
 8001b90:	2002      	movs	r0, #2
 8001b92:	f002 fc17 	bl	80043c4 <HAL_Delay>

    if (bme280_read_calibration(sensor) != BME280_OK)
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f8a6 	bl	8001ce8 <bme280_read_calibration>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <BME280_Sensor_Begin+0x6a>
    {
        return BME280_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e014      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }

    // Configure filters/standby (off), humidity oversampling (must be written before ctrl_meas)
    if (bme280_write8(sensor, BME280_REG_CONFIG, BME280_CONFIG_VAL) != BME280_OK)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	21f5      	movs	r1, #245	@ 0xf5
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f972 	bl	8001e94 <bme280_write8>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <BME280_Sensor_Begin+0x7e>
    {
        return BME280_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00a      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }
    if (bme280_write8(sensor, BME280_REG_CTRL_HUM, BME280_CTRL_HUM_VAL) != BME280_OK)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	21f2      	movs	r1, #242	@ 0xf2
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 f968 	bl	8001e94 <bme280_write8>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <BME280_Sensor_Begin+0x92>
    {
        return BME280_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <BME280_Sensor_Begin+0x94>
    }

    return BME280_OK;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <BME280_Sensor_Read>:

bme280_status_t BME280_Sensor_Read(bme280_sensor_t *sensor, bme280_reading_t *reading)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
    if (sensor == NULL || reading == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <BME280_Sensor_Read+0x16>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <BME280_Sensor_Read+0x1a>
    {
        return BME280_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e076      	b.n	8001ce0 <BME280_Sensor_Read+0x108>
    }

    // Kick off one forced conversion using the chosen oversampling.
    if (bme280_write8(sensor, BME280_REG_CTRL_MEAS, BME280_CTRL_MEAS_FORCED) != BME280_OK)
 8001bf2:	2225      	movs	r2, #37	@ 0x25
 8001bf4:	21f4      	movs	r1, #244	@ 0xf4
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f94c 	bl	8001e94 <bme280_write8>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <BME280_Sensor_Read+0x2e>
    {
        return BME280_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e06c      	b.n	8001ce0 <BME280_Sensor_Read+0x108>
    }

    // Poll the status bit; conversion time at x1 oversampling is ~7 ms.
    uint32_t timeout = HAL_GetTick() + 20U; // 20 ms guard
 8001c06:	f002 fbd1 	bl	80043ac <HAL_GetTick>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	3314      	adds	r3, #20
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t status = 0U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	75fb      	strb	r3, [r7, #23]
    do
    {
        if (bme280_read8(sensor, BME280_REG_STATUS, &status) != BME280_OK)
 8001c14:	f107 0317 	add.w	r3, r7, #23
 8001c18:	461a      	mov	r2, r3
 8001c1a:	21f3      	movs	r1, #243	@ 0xf3
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f95c 	bl	8001eda <bme280_read8>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <BME280_Sensor_Read+0x54>
        {
            return BME280_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e059      	b.n	8001ce0 <BME280_Sensor_Read+0x108>
        }
        if ((status & BME280_STATUS_MEASURING) == 0U)
 8001c2c:	7dfb      	ldrb	r3, [r7, #23]
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d006      	beq.n	8001c44 <BME280_Sensor_Read+0x6c>
        {
            break;
        }
    } while (HAL_GetTick() < timeout);
 8001c36:	f002 fbb9 	bl	80043ac <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d8e8      	bhi.n	8001c14 <BME280_Sensor_Read+0x3c>
 8001c42:	e000      	b.n	8001c46 <BME280_Sensor_Read+0x6e>
            break;
 8001c44:	bf00      	nop

    if (status & BME280_STATUS_MEASURING)
 8001c46:	7dfb      	ldrb	r3, [r7, #23]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <BME280_Sensor_Read+0x7c>
    {
        return BME280_TIMEOUT;
 8001c50:	2302      	movs	r3, #2
 8001c52:	e045      	b.n	8001ce0 <BME280_Sensor_Read+0x108>
    }

    // Read pressure (3 bytes), temperature (3 bytes), humidity (2 bytes) in one burst
    uint8_t raw[8] = {0};
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
    if (bme280_read_block(sensor, BME280_REG_PRESS_MSB, raw, sizeof(raw)) != BME280_OK)
 8001c5e:	f107 020c 	add.w	r2, r7, #12
 8001c62:	2308      	movs	r3, #8
 8001c64:	21f7      	movs	r1, #247	@ 0xf7
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f959 	bl	8001f1e <bme280_read_block>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <BME280_Sensor_Read+0x9e>
    {
        return BME280_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e034      	b.n	8001ce0 <BME280_Sensor_Read+0x108>
    }

    int32_t adc_P = ((int32_t)raw[0] << 12) | ((int32_t)raw[1] << 4) | ((int32_t)raw[2] >> 4);
 8001c76:	7b3b      	ldrb	r3, [r7, #12]
 8001c78:	031a      	lsls	r2, r3, #12
 8001c7a:	7b7b      	ldrb	r3, [r7, #13]
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	7bba      	ldrb	r2, [r7, #14]
 8001c82:	0912      	lsrs	r2, r2, #4
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	4313      	orrs	r3, r2
 8001c88:	623b      	str	r3, [r7, #32]
    int32_t adc_T = ((int32_t)raw[3] << 12) | ((int32_t)raw[4] << 4) | ((int32_t)raw[5] >> 4);
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	031a      	lsls	r2, r3, #12
 8001c8e:	7c3b      	ldrb	r3, [r7, #16]
 8001c90:	011b      	lsls	r3, r3, #4
 8001c92:	4313      	orrs	r3, r2
 8001c94:	7c7a      	ldrb	r2, [r7, #17]
 8001c96:	0912      	lsrs	r2, r2, #4
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61fb      	str	r3, [r7, #28]
    int32_t adc_H = ((int32_t)raw[6] << 8)  | ((int32_t)raw[7]);
 8001c9e:	7cbb      	ldrb	r3, [r7, #18]
 8001ca0:	021b      	lsls	r3, r3, #8
 8001ca2:	7cfa      	ldrb	r2, [r7, #19]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]

    reading->temperature_c = bme280_compensate_temperature(sensor, adc_T);
 8001ca8:	69f9      	ldr	r1, [r7, #28]
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f000 f95c 	bl	8001f68 <bme280_compensate_temperature>
 8001cb0:	eef0 7a40 	vmov.f32	s15, s0
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	edc3 7a00 	vstr	s15, [r3]
    reading->pressure_pa   = bme280_compensate_pressure(sensor, adc_P);
 8001cba:	6a39      	ldr	r1, [r7, #32]
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f9e1 	bl	8002084 <bme280_compensate_pressure>
 8001cc2:	eef0 7a40 	vmov.f32	s15, s0
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	edc3 7a02 	vstr	s15, [r3, #8]
    reading->humidity_rh   = bme280_compensate_humidity(sensor, adc_H);
 8001ccc:	69b9      	ldr	r1, [r7, #24]
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 faec 	bl	80022ac <bme280_compensate_humidity>
 8001cd4:	eef0 7a40 	vmov.f32	s15, s0
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	edc3 7a01 	vstr	s15, [r3, #4]

    return BME280_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3728      	adds	r7, #40	@ 0x28
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <bme280_read_calibration>:

// --- Low-level helpers ---
static bme280_status_t bme280_read_calibration(bme280_sensor_t *sensor)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08c      	sub	sp, #48	@ 0x30
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    uint8_t buf1[26];
    if (bme280_read_block(sensor, 0x88U, buf1, sizeof(buf1)) != BME280_OK)
 8001cf0:	f107 0214 	add.w	r2, r7, #20
 8001cf4:	231a      	movs	r3, #26
 8001cf6:	2188      	movs	r1, #136	@ 0x88
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f910 	bl	8001f1e <bme280_read_block>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <bme280_read_calibration+0x20>
    {
        return BME280_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0c1      	b.n	8001e8c <bme280_read_calibration+0x1a4>
    }

    sensor->calib.dig_T1 = (uint16_t)((buf1[1] << 8) | buf1[0]);
 8001d08:	7d7b      	ldrb	r3, [r7, #21]
 8001d0a:	b21b      	sxth	r3, r3
 8001d0c:	021b      	lsls	r3, r3, #8
 8001d0e:	b21a      	sxth	r2, r3
 8001d10:	7d3b      	ldrb	r3, [r7, #20]
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	4313      	orrs	r3, r2
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	80da      	strh	r2, [r3, #6]
    sensor->calib.dig_T2 = (int16_t)((buf1[3] << 8) | buf1[2]);
 8001d1e:	7dfb      	ldrb	r3, [r7, #23]
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	b21a      	sxth	r2, r3
 8001d26:	7dbb      	ldrb	r3, [r7, #22]
 8001d28:	b21b      	sxth	r3, r3
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	b21a      	sxth	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	811a      	strh	r2, [r3, #8]
    sensor->calib.dig_T3 = (int16_t)((buf1[5] << 8) | buf1[4]);
 8001d32:	7e7b      	ldrb	r3, [r7, #25]
 8001d34:	b21b      	sxth	r3, r3
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	b21a      	sxth	r2, r3
 8001d3a:	7e3b      	ldrb	r3, [r7, #24]
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	b21a      	sxth	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	815a      	strh	r2, [r3, #10]
    sensor->calib.dig_P1 = (uint16_t)((buf1[7] << 8) | buf1[6]);
 8001d46:	7efb      	ldrb	r3, [r7, #27]
 8001d48:	b21b      	sxth	r3, r3
 8001d4a:	021b      	lsls	r3, r3, #8
 8001d4c:	b21a      	sxth	r2, r3
 8001d4e:	7ebb      	ldrb	r3, [r7, #26]
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	4313      	orrs	r3, r2
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	819a      	strh	r2, [r3, #12]
    sensor->calib.dig_P2 = (int16_t)((buf1[9] << 8) | buf1[8]);
 8001d5c:	7f7b      	ldrb	r3, [r7, #29]
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	7f3b      	ldrb	r3, [r7, #28]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	81da      	strh	r2, [r3, #14]
    sensor->calib.dig_P3 = (int16_t)((buf1[11] << 8) | buf1[10]);
 8001d70:	7ffb      	ldrb	r3, [r7, #31]
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	021b      	lsls	r3, r3, #8
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	7fbb      	ldrb	r3, [r7, #30]
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	b21a      	sxth	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	821a      	strh	r2, [r3, #16]
    sensor->calib.dig_P4 = (int16_t)((buf1[13] << 8) | buf1[12]);
 8001d84:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d88:	b21b      	sxth	r3, r3
 8001d8a:	021b      	lsls	r3, r3, #8
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b21a      	sxth	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	825a      	strh	r2, [r3, #18]
    sensor->calib.dig_P5 = (int16_t)((buf1[15] << 8) | buf1[14]);
 8001d9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001da0:	b21b      	sxth	r3, r3
 8001da2:	021b      	lsls	r3, r3, #8
 8001da4:	b21a      	sxth	r2, r3
 8001da6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001daa:	b21b      	sxth	r3, r3
 8001dac:	4313      	orrs	r3, r2
 8001dae:	b21a      	sxth	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	829a      	strh	r2, [r3, #20]
    sensor->calib.dig_P6 = (int16_t)((buf1[17] << 8) | buf1[16]);
 8001db4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001dc2:	b21b      	sxth	r3, r3
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	82da      	strh	r2, [r3, #22]
    sensor->calib.dig_P7 = (int16_t)((buf1[19] << 8) | buf1[18]);
 8001dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dd0:	b21b      	sxth	r3, r3
 8001dd2:	021b      	lsls	r3, r3, #8
 8001dd4:	b21a      	sxth	r2, r3
 8001dd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b21a      	sxth	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	831a      	strh	r2, [r3, #24]
    sensor->calib.dig_P8 = (int16_t)((buf1[21] << 8) | buf1[20]);
 8001de4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	b21a      	sxth	r2, r3
 8001dee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001df2:	b21b      	sxth	r3, r3
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b21a      	sxth	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	835a      	strh	r2, [r3, #26]
    sensor->calib.dig_P9 = (int16_t)((buf1[23] << 8) | buf1[22]);
 8001dfc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	b21a      	sxth	r2, r3
 8001e06:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	b21a      	sxth	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	839a      	strh	r2, [r3, #28]
    sensor->calib.dig_H1 = buf1[25];
 8001e14:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	779a      	strb	r2, [r3, #30]

    uint8_t buf2[7];
    if (bme280_read_block(sensor, 0xE1U, buf2, sizeof(buf2)) != BME280_OK)
 8001e1c:	f107 020c 	add.w	r2, r7, #12
 8001e20:	2307      	movs	r3, #7
 8001e22:	21e1      	movs	r1, #225	@ 0xe1
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f87a 	bl	8001f1e <bme280_read_block>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <bme280_read_calibration+0x14c>
    {
        return BME280_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e02b      	b.n	8001e8c <bme280_read_calibration+0x1a4>
    }

    sensor->calib.dig_H2 = (int16_t)((buf2[1] << 8) | buf2[0]);
 8001e34:	7b7b      	ldrb	r3, [r7, #13]
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	b21a      	sxth	r2, r3
 8001e3c:	7b3b      	ldrb	r3, [r7, #12]
 8001e3e:	b21b      	sxth	r3, r3
 8001e40:	4313      	orrs	r3, r2
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	841a      	strh	r2, [r3, #32]
    sensor->calib.dig_H3 = buf2[2];
 8001e48:	7bba      	ldrb	r2, [r7, #14]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    sensor->calib.dig_H4 = (int16_t)((buf2[3] << 4) | (buf2[4] & 0x0FU));
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	7c3b      	ldrb	r3, [r7, #16]
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	b21a      	sxth	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	849a      	strh	r2, [r3, #36]	@ 0x24
    sensor->calib.dig_H5 = (int16_t)((buf2[5] << 4) | (buf2[4] >> 4));
 8001e68:	7c7b      	ldrb	r3, [r7, #17]
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	011b      	lsls	r3, r3, #4
 8001e6e:	b21a      	sxth	r2, r3
 8001e70:	7c3b      	ldrb	r3, [r7, #16]
 8001e72:	091b      	lsrs	r3, r3, #4
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b21a      	sxth	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	84da      	strh	r2, [r3, #38]	@ 0x26
    sensor->calib.dig_H6 = (int8_t)buf2[6];
 8001e80:	7cbb      	ldrb	r3, [r7, #18]
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return BME280_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3730      	adds	r7, #48	@ 0x30
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <bme280_write8>:

static bme280_status_t bme280_write8(bme280_sensor_t *sensor, uint8_t reg, uint8_t value)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af04      	add	r7, sp, #16
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	70fb      	strb	r3, [r7, #3]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	70bb      	strb	r3, [r7, #2]
    return (HAL_I2C_Mem_Write(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, &value, 1U, HAL_MAX_DELAY) == HAL_OK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6818      	ldr	r0, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	791b      	ldrb	r3, [r3, #4]
 8001eac:	4619      	mov	r1, r3
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	9302      	str	r3, [sp, #8]
 8001eb8:	2301      	movs	r3, #1
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	1cbb      	adds	r3, r7, #2
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f003 fb79 	bl	80055b8 <HAL_I2C_Mem_Write>
 8001ec6:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	bf14      	ite	ne
 8001ecc:	2301      	movne	r3, #1
 8001ece:	2300      	moveq	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <bme280_read8>:

static bme280_status_t bme280_read8(bme280_sensor_t *sensor, uint8_t reg, uint8_t *value)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b088      	sub	sp, #32
 8001ede:	af04      	add	r7, sp, #16
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	607a      	str	r2, [r7, #4]
 8001ee6:	72fb      	strb	r3, [r7, #11]
    return (HAL_I2C_Mem_Read(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, value, 1U, HAL_MAX_DELAY) == HAL_OK)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6818      	ldr	r0, [r3, #0]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	791b      	ldrb	r3, [r3, #4]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	7afb      	ldrb	r3, [r7, #11]
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	9302      	str	r3, [sp, #8]
 8001efc:	2301      	movs	r3, #1
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	2301      	movs	r3, #1
 8001f06:	f003 fc51 	bl	80057ac <HAL_I2C_Mem_Read>
 8001f0a:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	bf14      	ite	ne
 8001f10:	2301      	movne	r3, #1
 8001f12:	2300      	moveq	r3, #0
 8001f14:	b2db      	uxtb	r3, r3
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <bme280_read_block>:

static bme280_status_t bme280_read_block(bme280_sensor_t *sensor, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b088      	sub	sp, #32
 8001f22:	af04      	add	r7, sp, #16
 8001f24:	60f8      	str	r0, [r7, #12]
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	72fb      	strb	r3, [r7, #11]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	813b      	strh	r3, [r7, #8]
    return (HAL_I2C_Mem_Read(sensor->hi2c, sensor->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6818      	ldr	r0, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	791b      	ldrb	r3, [r3, #4]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	7afb      	ldrb	r3, [r7, #11]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	9302      	str	r3, [sp, #8]
 8001f46:	893b      	ldrh	r3, [r7, #8]
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	2301      	movs	r3, #1
 8001f50:	f003 fc2c 	bl	80057ac <HAL_I2C_Mem_Read>
 8001f54:	4603      	mov	r3, r0
               ? BME280_OK
               : BME280_ERROR;
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	bf14      	ite	ne
 8001f5a:	2301      	movne	r3, #1
 8001f5c:	2300      	moveq	r3, #0
 8001f5e:	b2db      	uxtb	r3, r3
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <bme280_compensate_temperature>:

// --- Compensation formulas from datasheet section 4.2.3 ---
static float bme280_compensate_temperature(bme280_sensor_t *sensor, int32_t adc_T)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
    if (adc_T == 0x800000)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f78:	d102      	bne.n	8001f80 <bme280_compensate_temperature+0x18>
    {
        return 0.0f;
 8001f7a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800206c <bme280_compensate_temperature+0x104>
 8001f7e:	e06c      	b.n	800205a <bme280_compensate_temperature+0xf2>
    }

    float var1 = ((adc_T / 16384.0f) - (sensor->calib.dig_T1 / 1024.0f)) * sensor->calib.dig_T2;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	ee07 3a90 	vmov	s15, r3
 8001f86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f8a:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8002070 <bme280_compensate_temperature+0x108>
 8001f8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	88db      	ldrh	r3, [r3, #6]
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f9e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8002074 <bme280_compensate_temperature+0x10c>
 8001fa2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001fa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001fb0:	ee07 3a90 	vmov	s15, r3
 8001fb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fbc:	edc7 7a03 	vstr	s15, [r7, #12]
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fca:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002078 <bme280_compensate_temperature+0x110>
 8001fce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	88db      	ldrh	r3, [r3, #6]
 8001fd6:	ee07 3a90 	vmov	s15, r3
 8001fda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fde:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 800207c <bme280_compensate_temperature+0x114>
 8001fe2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001fe6:	ee37 7a67 	vsub.f32	s14, s14, s15
                  ((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f))) *
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff4:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 8002078 <bme280_compensate_temperature+0x110>
 8001ff8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	88db      	ldrh	r3, [r3, #6]
 8002000:	ee07 3a90 	vmov	s15, r3
 8002004:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002008:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800207c <bme280_compensate_temperature+0x114>
 800200c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002010:	ee76 7ae7 	vsub.f32	s15, s13, s15
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 8002014:	ee27 7a27 	vmul.f32	s14, s14, s15
                 sensor->calib.dig_T3;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
                  ((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f))) *
 800201e:	ee07 3a90 	vmov	s15, r3
 8002022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    float var2 = (((adc_T / 131072.0f) - (sensor->calib.dig_T1 / 8192.0f)) *
 8002026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800202a:	edc7 7a02 	vstr	s15, [r7, #8]

    sensor->t_fine = (int32_t)(var1 + var2);
 800202e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002032:	edd7 7a02 	vldr	s15, [r7, #8]
 8002036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800203a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800203e:	ee17 2a90 	vmov	r2, s15
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	62da      	str	r2, [r3, #44]	@ 0x2c
    return (var1 + var2) / 5120.0f;
 8002046:	ed97 7a03 	vldr	s14, [r7, #12]
 800204a:	edd7 7a02 	vldr	s15, [r7, #8]
 800204e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002052:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002080 <bme280_compensate_temperature+0x118>
 8002056:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800205a:	eef0 7a47 	vmov.f32	s15, s14
 800205e:	eeb0 0a67 	vmov.f32	s0, s15
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	00000000 	.word	0x00000000
 8002070:	46800000 	.word	0x46800000
 8002074:	44800000 	.word	0x44800000
 8002078:	48000000 	.word	0x48000000
 800207c:	46000000 	.word	0x46000000
 8002080:	45a00000 	.word	0x45a00000

08002084 <bme280_compensate_pressure>:

static float bme280_compensate_pressure(const bme280_sensor_t *sensor, int32_t adc_P)
{
 8002084:	b480      	push	{r7}
 8002086:	b087      	sub	sp, #28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
    if (adc_P == 0x800000)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002094:	d102      	bne.n	800209c <bme280_compensate_pressure+0x18>
    {
        return 0.0f;
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	e0ed      	b.n	8002278 <bme280_compensate_pressure+0x1f4>
    }

    float var1 = (sensor->t_fine / 2.0f) - 64000.0f;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a0:	ee07 3a90 	vmov	s15, r3
 80020a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b0:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 800228c <bme280_compensate_pressure+0x208>
 80020b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020b8:	edc7 7a05 	vstr	s15, [r7, #20]
    float var2 = var1 * var1 * (sensor->calib.dig_P6 / 32768.0f);
 80020bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80020c0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80020ca:	ee07 3a90 	vmov	s15, r3
 80020ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020d2:	ed9f 6a6f 	vldr	s12, [pc, #444]	@ 8002290 <bme280_compensate_pressure+0x20c>
 80020d6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80020da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020de:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = var2 + (var1 * sensor->calib.dig_P5 * 2.0f);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80020e8:	ee07 3a90 	vmov	s15, r3
 80020ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80020f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002100:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002104:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = (var2 / 4.0f) + (sensor->calib.dig_P4 * 65536.0f);
 8002108:	edd7 7a04 	vldr	s15, [r7, #16]
 800210c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002110:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800211a:	ee07 3a90 	vmov	s15, r3
 800211e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002122:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8002294 <bme280_compensate_pressure+0x210>
 8002126:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800212a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800212e:	edc7 7a04 	vstr	s15, [r7, #16]
    var1 = ((sensor->calib.dig_P3 * var1 * var1 / 524288.0f) + (sensor->calib.dig_P2 * var1)) / 524288.0f;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002140:	edd7 7a05 	vldr	s15, [r7, #20]
 8002144:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002148:	edd7 7a05 	vldr	s15, [r7, #20]
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002298 <bme280_compensate_pressure+0x214>
 8002154:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002166:	edd7 7a05 	vldr	s15, [r7, #20]
 800216a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002172:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8002298 <bme280_compensate_pressure+0x214>
 8002176:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800217a:	edc7 7a05 	vstr	s15, [r7, #20]
    var1 = (1.0f + (var1 / 32768.0f)) * sensor->calib.dig_P1;
 800217e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002182:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002290 <bme280_compensate_pressure+0x20c>
 8002186:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800218a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800218e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	899b      	ldrh	r3, [r3, #12]
 8002196:	ee07 3a90 	vmov	s15, r3
 800219a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800219e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a2:	edc7 7a05 	vstr	s15, [r7, #20]

    if (var1 == 0.0f)
 80021a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80021aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b2:	d102      	bne.n	80021ba <bme280_compensate_pressure+0x136>
    {
        return 0.0f; // Avoid divide by zero
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	e05e      	b.n	8002278 <bme280_compensate_pressure+0x1f4>
    }

    float pressure = 1048576.0f - (float)adc_P;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	ee07 3a90 	vmov	s15, r3
 80021c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021c4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800229c <bme280_compensate_pressure+0x218>
 80021c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021cc:	edc7 7a03 	vstr	s15, [r7, #12]
    pressure = (pressure - (var2 / 4096.0f)) * 6250.0f / var1;
 80021d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80021d4:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80022a0 <bme280_compensate_pressure+0x21c>
 80021d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80021e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021e4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80022a4 <bme280_compensate_pressure+0x220>
 80021e8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80021ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80021f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021f4:	edc7 7a03 	vstr	s15, [r7, #12]
    var1 = sensor->calib.dig_P9 * pressure * pressure / 2147483648.0f;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002206:	edd7 7a03 	vldr	s15, [r7, #12]
 800220a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800220e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002216:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80022a8 <bme280_compensate_pressure+0x224>
 800221a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800221e:	edc7 7a05 	vstr	s15, [r7, #20]
    var2 = pressure * sensor->calib.dig_P8 / 32768.0f;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002228:	ee07 3a90 	vmov	s15, r3
 800222c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002230:	edd7 7a03 	vldr	s15, [r7, #12]
 8002234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002238:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8002290 <bme280_compensate_pressure+0x20c>
 800223c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002240:	edc7 7a04 	vstr	s15, [r7, #16]
    pressure = pressure + ((var1 + var2 + sensor->calib.dig_P7) / 16.0f);
 8002244:	ed97 7a05 	vldr	s14, [r7, #20]
 8002248:	edd7 7a04 	vldr	s15, [r7, #16]
 800224c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800225e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002262:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800226a:	ed97 7a03 	vldr	s14, [r7, #12]
 800226e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002272:	edc7 7a03 	vstr	s15, [r7, #12]

    return pressure;
 8002276:	68fb      	ldr	r3, [r7, #12]
}
 8002278:	ee07 3a90 	vmov	s15, r3
 800227c:	eeb0 0a67 	vmov.f32	s0, s15
 8002280:	371c      	adds	r7, #28
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	477a0000 	.word	0x477a0000
 8002290:	47000000 	.word	0x47000000
 8002294:	47800000 	.word	0x47800000
 8002298:	49000000 	.word	0x49000000
 800229c:	49800000 	.word	0x49800000
 80022a0:	45800000 	.word	0x45800000
 80022a4:	45c35000 	.word	0x45c35000
 80022a8:	4f000000 	.word	0x4f000000

080022ac <bme280_compensate_humidity>:

static float bme280_compensate_humidity(const bme280_sensor_t *sensor, int32_t adc_H)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b08b      	sub	sp, #44	@ 0x2c
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
    float var1 = ((float)sensor->t_fine) - 76800.0f;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ba:	ee07 3a90 	vmov	s15, r3
 80022be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c2:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80023f8 <bme280_compensate_humidity+0x14c>
 80022c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022ca:	edc7 7a08 	vstr	s15, [r7, #32]
    float var2 = (sensor->calib.dig_H4 * 64.0f) + ((sensor->calib.dig_H5 / 16384.0f) * var1);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80022d4:	ee07 3a90 	vmov	s15, r3
 80022d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022dc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80023fc <bme280_compensate_humidity+0x150>
 80022e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80022ea:	ee07 3a90 	vmov	s15, r3
 80022ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022f2:	ed9f 6a43 	vldr	s12, [pc, #268]	@ 8002400 <bme280_compensate_humidity+0x154>
 80022f6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80022fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80022fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002306:	edc7 7a07 	vstr	s15, [r7, #28]
    float var3 = adc_H - var2;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	ee07 3a90 	vmov	s15, r3
 8002310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002314:	edd7 7a07 	vldr	s15, [r7, #28]
 8002318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800231c:	edc7 7a06 	vstr	s15, [r7, #24]
    float var4 = sensor->calib.dig_H2 / 65536.0f;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002326:	ee07 3a90 	vmov	s15, r3
 800232a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800232e:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002404 <bme280_compensate_humidity+0x158>
 8002332:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002336:	edc7 7a05 	vstr	s15, [r7, #20]
    float var5 = (1.0f + (sensor->calib.dig_H3 / 67108864.0f) * var1);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002340:	ee07 3a90 	vmov	s15, r3
 8002344:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002348:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002408 <bme280_compensate_humidity+0x15c>
 800234c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002350:	edd7 7a08 	vldr	s15, [r7, #32]
 8002354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002358:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800235c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002360:	edc7 7a04 	vstr	s15, [r7, #16]
    float var6 = 1.0f + (sensor->calib.dig_H6 / 67108864.0f) * var1 * var5;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002372:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8002408 <bme280_compensate_humidity+0x15c>
 8002376:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800237a:	edd7 7a08 	vldr	s15, [r7, #32]
 800237e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002382:	edd7 7a04 	vldr	s15, [r7, #16]
 8002386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800238e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002392:	edc7 7a03 	vstr	s15, [r7, #12]
    float humidity = var3 * var4 * (var5 * var6);
 8002396:	ed97 7a06 	vldr	s14, [r7, #24]
 800239a:	edd7 7a05 	vldr	s15, [r7, #20]
 800239e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023a2:	edd7 6a04 	vldr	s13, [r7, #16]
 80023a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80023aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Clamp to sensible range
    if (humidity > 100.0f)
 80023b6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023ba:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800240c <bme280_compensate_humidity+0x160>
 80023be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c6:	dd02      	ble.n	80023ce <bme280_compensate_humidity+0x122>
    {
        humidity = 100.0f;
 80023c8:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <bme280_compensate_humidity+0x164>)
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80023cc:	e009      	b.n	80023e2 <bme280_compensate_humidity+0x136>
    }
    else if (humidity < 0.0f)
 80023ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023da:	d502      	bpl.n	80023e2 <bme280_compensate_humidity+0x136>
    {
        humidity = 0.0f;
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return humidity;
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	ee07 3a90 	vmov	s15, r3
}
 80023e8:	eeb0 0a67 	vmov.f32	s0, s15
 80023ec:	372c      	adds	r7, #44	@ 0x2c
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	47960000 	.word	0x47960000
 80023fc:	42800000 	.word	0x42800000
 8002400:	46800000 	.word	0x46800000
 8002404:	47800000 	.word	0x47800000
 8002408:	4c800000 	.word	0x4c800000
 800240c:	42c80000 	.word	0x42c80000
 8002410:	42c80000 	.word	0x42c80000

08002414 <Comms_Init>:
#include "comms_service.h"



void Comms_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0

    WiFi_Init(&huart1);
 8002418:	4804      	ldr	r0, [pc, #16]	@ (800242c <Comms_Init+0x18>)
 800241a:	f001 faa3 	bl	8003964 <WiFi_Init>
    WiFi_Connect(WIFI_SSID, WIFI_PASSWORD);
 800241e:	4904      	ldr	r1, [pc, #16]	@ (8002430 <Comms_Init+0x1c>)
 8002420:	4804      	ldr	r0, [pc, #16]	@ (8002434 <Comms_Init+0x20>)
 8002422:	f001 fb2b 	bl	8003a7c <WiFi_Connect>
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	200004c0 	.word	0x200004c0
 8002430:	0800cfac 	.word	0x0800cfac
 8002434:	0800cfb8 	.word	0x0800cfb8

08002438 <Comms_Upload>:

wifi_status_t Comms_Upload(const sensors_readings_t *data)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
    if (!data)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <Comms_Upload+0x12>
    {
        return WIFI_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e003      	b.n	8002452 <Comms_Upload+0x1a>
    }

    return WiFi_Sensors_Upload(data);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f001 fee0 	bl	8004210 <WiFi_Sensors_Upload>
 8002450:	4603      	mov	r3, r0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <Gaz_Sensor_Init>:
static float Gaz_Sensor_ComputeVoltage(const gaz_sensor_t *sensor, uint16_t adc_raw);
static float Gaz_Sensor_ComputeResistance(const gaz_sensor_t *sensor, uint16_t adc_raw);

// Initialize the driver context with defaults and bind the HAL ADC handle.
void Gaz_Sensor_Init(gaz_sensor_t *sensor, ADC_HandleTypeDef *hadc)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
    if (sensor == NULL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00f      	beq.n	800248c <Gaz_Sensor_Init+0x30>
    {
        return;
    }

    sensor->hadc = hadc;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	601a      	str	r2, [r3, #0]
    sensor->vref_volts = 3.3f;            // Matches typical STM32 ADC Vref+
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a08      	ldr	r2, [pc, #32]	@ (8002498 <Gaz_Sensor_Init+0x3c>)
 8002476:	605a      	str	r2, [r3, #4]
    sensor->load_resistance_ohms = 5000.0f; // RL on the board (5k)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a08      	ldr	r2, [pc, #32]	@ (800249c <Gaz_Sensor_Init+0x40>)
 800247c:	609a      	str	r2, [r3, #8]
    sensor->r0_ohms = 10000.0f;           // Placeholder until calibration writes the real value
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a07      	ldr	r2, [pc, #28]	@ (80024a0 <Gaz_Sensor_Init+0x44>)
 8002482:	60da      	str	r2, [r3, #12]
    sensor->baseline_ready = 0U;          // Force callers to calibrate before trusting ratios
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	741a      	strb	r2, [r3, #16]
 800248a:	e000      	b.n	800248e <Gaz_Sensor_Init+0x32>
        return;
 800248c:	bf00      	nop
}
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40533333 	.word	0x40533333
 800249c:	459c4000 	.word	0x459c4000
 80024a0:	461c4000 	.word	0x461c4000

080024a4 <Gaz_Sensor_Calibrate>:

// Calibrate in clean air to determine R0. Averaging smooths noise; optional
// settle_ms lets the heater stabilize between samples when needed.
gaz_sensor_status_t Gaz_Sensor_Calibrate(gaz_sensor_t *sensor, uint32_t sample_count, uint32_t settle_ms)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || sample_count == 0U)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <Gaz_Sensor_Calibrate+0x18>
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <Gaz_Sensor_Calibrate+0x1c>
    {
        return GAZ_SENSOR_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e05e      	b.n	800257e <Gaz_Sensor_Calibrate+0xda>
    }

    uint32_t accumulator = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]

    // Build an integer average of single-sample reads; optional delay gives the heater and ADC time to settle.
    for (uint32_t i = 0; i < sample_count; ++i)
 80024c4:	2300      	movs	r3, #0
 80024c6:	61bb      	str	r3, [r7, #24]
 80024c8:	e01e      	b.n	8002508 <Gaz_Sensor_Calibrate+0x64>
    {
        uint16_t raw = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	82bb      	strh	r3, [r7, #20]
        if (Gaz_Sensor_ReadRawAverage(sensor, 1U, &raw) != HAL_OK)
 80024ce:	f107 0314 	add.w	r3, r7, #20
 80024d2:	461a      	mov	r2, r3
 80024d4:	2101      	movs	r1, #1
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 f8c6 	bl	8002668 <Gaz_Sensor_ReadRawAverage>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d004      	beq.n	80024ec <Gaz_Sensor_Calibrate+0x48>
        {
            sensor->baseline_ready = 0U;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	741a      	strb	r2, [r3, #16]
            return GAZ_SENSOR_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e048      	b.n	800257e <Gaz_Sensor_Calibrate+0xda>
        }

        accumulator += raw;
 80024ec:	8abb      	ldrh	r3, [r7, #20]
 80024ee:	461a      	mov	r2, r3
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	4413      	add	r3, r2
 80024f4:	61fb      	str	r3, [r7, #28]

        if (settle_ms > 0U)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d002      	beq.n	8002502 <Gaz_Sensor_Calibrate+0x5e>
        {
            HAL_Delay(settle_ms);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f001 ff61 	bl	80043c4 <HAL_Delay>
    for (uint32_t i = 0; i < sample_count; ++i)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	3301      	adds	r3, #1
 8002506:	61bb      	str	r3, [r7, #24]
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	429a      	cmp	r2, r3
 800250e:	d3dc      	bcc.n	80024ca <Gaz_Sensor_Calibrate+0x26>
        }
    }

    uint16_t average_raw = (uint16_t)(accumulator / sample_count);
 8002510:	69fa      	ldr	r2, [r7, #28]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	82fb      	strh	r3, [r7, #22]
    sensor->r0_ohms = Gaz_Sensor_ComputeResistance(sensor, average_raw); // Clean-air Rs becomes R0 reference
 800251a:	8afb      	ldrh	r3, [r7, #22]
 800251c:	4619      	mov	r1, r3
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f926 	bl	8002770 <Gaz_Sensor_ComputeResistance>
 8002524:	eef0 7a40 	vmov.f32	s15, s0
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	edc3 7a03 	vstr	s15, [r3, #12]
    sensor->baseline_ready = (isfinite(sensor->r0_ohms) && sensor->r0_ohms > 0.0f) ? 1U : 0U;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	edd3 7a03 	vldr	s15, [r3, #12]
 8002534:	eef0 7ae7 	vabs.f32	s15, s15
 8002538:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002588 <Gaz_Sensor_Calibrate+0xe4>
 800253c:	eef4 7a47 	vcmp.f32	s15, s14
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	bf8c      	ite	hi
 8002546:	2301      	movhi	r3, #1
 8002548:	2300      	movls	r3, #0
 800254a:	b2db      	uxtb	r3, r3
 800254c:	f083 0301 	eor.w	r3, r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d009      	beq.n	800256a <Gaz_Sensor_Calibrate+0xc6>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	edd3 7a03 	vldr	s15, [r3, #12]
 800255c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002564:	dd01      	ble.n	800256a <Gaz_Sensor_Calibrate+0xc6>
 8002566:	2201      	movs	r2, #1
 8002568:	e000      	b.n	800256c <Gaz_Sensor_Calibrate+0xc8>
 800256a:	2200      	movs	r2, #0
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	741a      	strb	r2, [r3, #16]

    return sensor->baseline_ready ? GAZ_SENSOR_OK : GAZ_SENSOR_ERROR;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	7c1b      	ldrb	r3, [r3, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	bf0c      	ite	eq
 8002578:	2301      	moveq	r3, #1
 800257a:	2300      	movne	r3, #0
 800257c:	b2db      	uxtb	r3, r3
}
 800257e:	4618      	mov	r0, r3
 8002580:	3720      	adds	r7, #32
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	7f7fffff 	.word	0x7f7fffff

0800258c <Gaz_Sensor_Read>:

// Take N samples, average them, and report voltage, Rs, and Rs/R0 (if ready).
gaz_sensor_status_t Gaz_Sensor_Read(gaz_sensor_t *sensor, uint32_t sample_count, gaz_sensor_reading_t *reading)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || reading == NULL || sample_count == 0U)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <Gaz_Sensor_Read+0x1e>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <Gaz_Sensor_Read+0x1e>
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <Gaz_Sensor_Read+0x22>
    {
        return GAZ_SENSOR_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e054      	b.n	8002658 <Gaz_Sensor_Read+0xcc>
    }

    uint16_t adc_raw = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	82fb      	strh	r3, [r7, #22]
    // Average a handful of conversions to knock down random ADC noise.
    if (Gaz_Sensor_ReadRawAverage(sensor, sample_count, &adc_raw) != HAL_OK)
 80025b2:	f107 0316 	add.w	r3, r7, #22
 80025b6:	461a      	mov	r2, r3
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f854 	bl	8002668 <Gaz_Sensor_ReadRawAverage>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <Gaz_Sensor_Read+0x3e>
    {
        return GAZ_SENSOR_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e046      	b.n	8002658 <Gaz_Sensor_Read+0xcc>
    }

    reading->raw_counts = adc_raw;
 80025ca:	8afa      	ldrh	r2, [r7, #22]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	801a      	strh	r2, [r3, #0]
    reading->voltage_volts = Gaz_Sensor_ComputeVoltage(sensor, adc_raw);
 80025d0:	8afb      	ldrh	r3, [r7, #22]
 80025d2:	4619      	mov	r1, r3
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 f8a1 	bl	800271c <Gaz_Sensor_ComputeVoltage>
 80025da:	eef0 7a40 	vmov.f32	s15, s0
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	edc3 7a01 	vstr	s15, [r3, #4]
    reading->resistance_ohms = Gaz_Sensor_ComputeResistance(sensor, adc_raw);
 80025e4:	8afb      	ldrh	r3, [r7, #22]
 80025e6:	4619      	mov	r1, r3
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f000 f8c1 	bl	8002770 <Gaz_Sensor_ComputeResistance>
 80025ee:	eef0 7a40 	vmov.f32	s15, s0
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	edc3 7a02 	vstr	s15, [r3, #8]

    if (sensor->baseline_ready && sensor->r0_ohms > 0.0f && isfinite(sensor->r0_ohms))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	7c1b      	ldrb	r3, [r3, #16]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d027      	beq.n	8002650 <Gaz_Sensor_Read+0xc4>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	edd3 7a03 	vldr	s15, [r3, #12]
 8002606:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800260a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260e:	dd1f      	ble.n	8002650 <Gaz_Sensor_Read+0xc4>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	edd3 7a03 	vldr	s15, [r3, #12]
 8002616:	eef0 7ae7 	vabs.f32	s15, s15
 800261a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002660 <Gaz_Sensor_Read+0xd4>
 800261e:	eef4 7a47 	vcmp.f32	s15, s14
 8002622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002626:	bf8c      	ite	hi
 8002628:	2301      	movhi	r3, #1
 800262a:	2300      	movls	r3, #0
 800262c:	b2db      	uxtb	r3, r3
 800262e:	f083 0301 	eor.w	r3, r3, #1
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00b      	beq.n	8002650 <Gaz_Sensor_Read+0xc4>
    {
        reading->ratio_vs_r0 = reading->resistance_ohms / sensor->r0_ohms;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	edd3 6a02 	vldr	s13, [r3, #8]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	ed93 7a03 	vldr	s14, [r3, #12]
 8002644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	edc3 7a03 	vstr	s15, [r3, #12]
 800264e:	e002      	b.n	8002656 <Gaz_Sensor_Read+0xca>
    }
    else
    {
        reading->ratio_vs_r0 = NAN; // Leave obvious placeholder when calibration hasn't happened
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a04      	ldr	r2, [pc, #16]	@ (8002664 <Gaz_Sensor_Read+0xd8>)
 8002654:	60da      	str	r2, [r3, #12]
    }

    return GAZ_SENSOR_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	7f7fffff 	.word	0x7f7fffff
 8002664:	7fc00000 	.word	0x7fc00000

08002668 <Gaz_Sensor_ReadRawAverage>:

// Blocking helper that averages synchronous ADC conversions for noise reduction.
static HAL_StatusTypeDef Gaz_Sensor_ReadRawAverage(const gaz_sensor_t *sensor, uint32_t sample_count, uint16_t *average_out)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
    if (sensor == NULL || sensor->hadc == NULL || sample_count == 0U || average_out == NULL)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d009      	beq.n	800268e <Gaz_Sensor_ReadRawAverage+0x26>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d005      	beq.n	800268e <Gaz_Sensor_ReadRawAverage+0x26>
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <Gaz_Sensor_ReadRawAverage+0x26>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <Gaz_Sensor_ReadRawAverage+0x2a>
    {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e040      	b.n	8002714 <Gaz_Sensor_ReadRawAverage+0xac>
    }

    uint32_t accumulator = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]

    // Polling each conversion keeps the code simple; we stop after each to avoid stale data.
    for (uint32_t i = 0U; i < sample_count; ++i)
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
 800269a:	e02f      	b.n	80026fc <Gaz_Sensor_ReadRawAverage+0x94>
    {
        HAL_StatusTypeDef status = HAL_ADC_Start(sensor->hadc);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f001 fef7 	bl	8004494 <HAL_ADC_Start>
 80026a6:	4603      	mov	r3, r0
 80026a8:	75fb      	strb	r3, [r7, #23]
        if (status != HAL_OK)
 80026aa:	7dfb      	ldrb	r3, [r7, #23]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <Gaz_Sensor_ReadRawAverage+0x4c>
        {
            return status;
 80026b0:	7dfb      	ldrb	r3, [r7, #23]
 80026b2:	e02f      	b.n	8002714 <Gaz_Sensor_ReadRawAverage+0xac>
        }

        status = HAL_ADC_PollForConversion(sensor->hadc, HAL_MAX_DELAY);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f04f 31ff 	mov.w	r1, #4294967295
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 ffee 	bl	800469e <HAL_ADC_PollForConversion>
 80026c2:	4603      	mov	r3, r0
 80026c4:	75fb      	strb	r3, [r7, #23]
        if (status != HAL_OK)
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d006      	beq.n	80026da <Gaz_Sensor_ReadRawAverage+0x72>
        {
            HAL_ADC_Stop(sensor->hadc);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f001 ffb1 	bl	8004638 <HAL_ADC_Stop>
            return status;
 80026d6:	7dfb      	ldrb	r3, [r7, #23]
 80026d8:	e01c      	b.n	8002714 <Gaz_Sensor_ReadRawAverage+0xac>
        }

        accumulator += HAL_ADC_GetValue(sensor->hadc);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f002 f868 	bl	80047b4 <HAL_ADC_GetValue>
 80026e4:	4602      	mov	r2, r0
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(sensor->hadc);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f001 ffa1 	bl	8004638 <HAL_ADC_Stop>
    for (uint32_t i = 0U; i < sample_count; ++i)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	3301      	adds	r3, #1
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	429a      	cmp	r2, r3
 8002702:	d3cb      	bcc.n	800269c <Gaz_Sensor_ReadRawAverage+0x34>
    }

    *average_out = (uint16_t)(accumulator / sample_count);
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	fbb2 f3f3 	udiv	r3, r2, r3
 800270c:	b29a      	uxth	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3720      	adds	r7, #32
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <Gaz_Sensor_ComputeVoltage>:

// Convert ADC code to input voltage using configured vref.
static float Gaz_Sensor_ComputeVoltage(const gaz_sensor_t *sensor, uint16_t adc_raw)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	807b      	strh	r3, [r7, #2]
    if (sensor == NULL || adc_raw > (uint16_t)GAZ_SENSOR_ADC_FULL_SCALE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <Gaz_Sensor_ComputeVoltage+0x1a>
 800272e:	887b      	ldrh	r3, [r7, #2]
 8002730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002734:	d302      	bcc.n	800273c <Gaz_Sensor_ComputeVoltage+0x20>
    {
        return NAN; // Caller can treat this as an obvious failure case
 8002736:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8002768 <Gaz_Sensor_ComputeVoltage+0x4c>
 800273a:	e00d      	b.n	8002758 <Gaz_Sensor_ComputeVoltage+0x3c>
    }

    return (adc_raw / GAZ_SENSOR_ADC_FULL_SCALE) * sensor->vref_volts;
 800273c:	887b      	ldrh	r3, [r7, #2]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002746:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800276c <Gaz_Sensor_ComputeVoltage+0x50>
 800274a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	edd3 7a01 	vldr	s15, [r3, #4]
 8002754:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002758:	eeb0 0a67 	vmov.f32	s0, s15
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	7fc00000 	.word	0x7fc00000
 800276c:	457ff000 	.word	0x457ff000

08002770 <Gaz_Sensor_ComputeResistance>:

// Compute Rs from the divider equation using the known load resistor.
static float Gaz_Sensor_ComputeResistance(const gaz_sensor_t *sensor, uint16_t adc_raw)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	807b      	strh	r3, [r7, #2]
    if (sensor == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d102      	bne.n	8002788 <Gaz_Sensor_ComputeResistance+0x18>
    {
        return NAN;
 8002782:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80027dc <Gaz_Sensor_ComputeResistance+0x6c>
 8002786:	e024      	b.n	80027d2 <Gaz_Sensor_ComputeResistance+0x62>
    }

    if (adc_raw == 0U)
 8002788:	887b      	ldrh	r3, [r7, #2]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d102      	bne.n	8002794 <Gaz_Sensor_ComputeResistance+0x24>
    {
        return INFINITY; // Open circuit: sensor is effectively infinite resistance
 800278e:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80027e0 <Gaz_Sensor_ComputeResistance+0x70>
 8002792:	e01e      	b.n	80027d2 <Gaz_Sensor_ComputeResistance+0x62>
    }

    if (adc_raw >= (uint16_t)GAZ_SENSOR_ADC_FULL_SCALE)
 8002794:	887b      	ldrh	r3, [r7, #2]
 8002796:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800279a:	4293      	cmp	r3, r2
 800279c:	d902      	bls.n	80027a4 <Gaz_Sensor_ComputeResistance+0x34>
    {
        return 0.0f; // Short to ground or sensor driven to zero ohms
 800279e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80027e4 <Gaz_Sensor_ComputeResistance+0x74>
 80027a2:	e016      	b.n	80027d2 <Gaz_Sensor_ComputeResistance+0x62>
    }

    float voltage = Gaz_Sensor_ComputeVoltage(sensor, adc_raw);
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	4619      	mov	r1, r3
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff ffb7 	bl	800271c <Gaz_Sensor_ComputeVoltage>
 80027ae:	ed87 0a03 	vstr	s0, [r7, #12]
    return (sensor->load_resistance_ohms * (sensor->vref_volts - voltage)) / voltage;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	edd3 6a01 	vldr	s13, [r3, #4]
 80027be:	edd7 7a03 	vldr	s15, [r7, #12]
 80027c2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80027c6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80027ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80027d2:	eeb0 0a67 	vmov.f32	s0, s15
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	7fc00000 	.word	0x7fc00000
 80027e0:	7f800000 	.word	0x7f800000
 80027e4:	00000000 	.word	0x00000000

080027e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08a      	sub	sp, #40	@ 0x28
 80027ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ee:	f107 0314 	add.w	r3, r7, #20
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	605a      	str	r2, [r3, #4]
 80027f8:	609a      	str	r2, [r3, #8]
 80027fa:	60da      	str	r2, [r3, #12]
 80027fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b39      	ldr	r3, [pc, #228]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4a38      	ldr	r2, [pc, #224]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002808:	f043 0304 	orr.w	r3, r3, #4
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4b36      	ldr	r3, [pc, #216]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b32      	ldr	r3, [pc, #200]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a31      	ldr	r2, [pc, #196]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b2f      	ldr	r3, [pc, #188]	@ (80028e8 <MX_GPIO_Init+0x100>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	4b2b      	ldr	r3, [pc, #172]	@ (80028e8 <MX_GPIO_Init+0x100>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	4a2a      	ldr	r2, [pc, #168]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	6313      	str	r3, [r2, #48]	@ 0x30
 8002846:	4b28      	ldr	r3, [pc, #160]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	607b      	str	r3, [r7, #4]
 8002856:	4b24      	ldr	r3, [pc, #144]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	4a23      	ldr	r2, [pc, #140]	@ (80028e8 <MX_GPIO_Init+0x100>)
 800285c:	f043 0302 	orr.w	r3, r3, #2
 8002860:	6313      	str	r3, [r2, #48]	@ 0x30
 8002862:	4b21      	ldr	r3, [pc, #132]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	603b      	str	r3, [r7, #0]
 8002872:	4b1d      	ldr	r3, [pc, #116]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	4a1c      	ldr	r2, [pc, #112]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002878:	f043 0308 	orr.w	r3, r3, #8
 800287c:	6313      	str	r3, [r2, #48]	@ 0x30
 800287e:	4b1a      	ldr	r3, [pc, #104]	@ (80028e8 <MX_GPIO_Init+0x100>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MotorA_IN2_Pin|MotorA_IN3_Pin|MotorA_IN4_Pin|MotorB_IN4_Pin
 800288a:	2200      	movs	r2, #0
 800288c:	f641 413e 	movw	r1, #7230	@ 0x1c3e
 8002890:	4816      	ldr	r0, [pc, #88]	@ (80028ec <MX_GPIO_Init+0x104>)
 8002892:	f002 fd1b 	bl	80052cc <HAL_GPIO_WritePin>
                          |MotorA_IN1_Pin|MotorB_IN1_Pin|MotorB_IN2_Pin|MotorB_IN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002896:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800289a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800289c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80028a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	4810      	ldr	r0, [pc, #64]	@ (80028f0 <MX_GPIO_Init+0x108>)
 80028ae:	f002 fb61 	bl	8004f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorA_IN2_Pin MotorA_IN3_Pin MotorA_IN4_Pin MotorB_IN4_Pin
                           MotorA_IN1_Pin MotorB_IN1_Pin MotorB_IN2_Pin MotorB_IN3_Pin */
  GPIO_InitStruct.Pin = MotorA_IN2_Pin|MotorA_IN3_Pin|MotorA_IN4_Pin|MotorB_IN4_Pin
 80028b2:	f641 433e 	movw	r3, #7230	@ 0x1c3e
 80028b6:	617b      	str	r3, [r7, #20]
                          |MotorA_IN1_Pin|MotorB_IN1_Pin|MotorB_IN2_Pin|MotorB_IN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b8:	2301      	movs	r3, #1
 80028ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c0:	2300      	movs	r3, #0
 80028c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c4:	f107 0314 	add.w	r3, r7, #20
 80028c8:	4619      	mov	r1, r3
 80028ca:	4808      	ldr	r0, [pc, #32]	@ (80028ec <MX_GPIO_Init+0x104>)
 80028cc:	f002 fb52 	bl	8004f74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80028d0:	2200      	movs	r2, #0
 80028d2:	2100      	movs	r1, #0
 80028d4:	2028      	movs	r0, #40	@ 0x28
 80028d6:	f002 fa84 	bl	8004de2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028da:	2028      	movs	r0, #40	@ 0x28
 80028dc:	f002 fa9d 	bl	8004e1a <HAL_NVIC_EnableIRQ>

}
 80028e0:	bf00      	nop
 80028e2:	3728      	adds	r7, #40	@ 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020400 	.word	0x40020400
 80028f0:	40020800 	.word	0x40020800

080028f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002968 <MX_I2C1_Init+0x74>)
 80028fa:	4a1c      	ldr	r2, [pc, #112]	@ (800296c <MX_I2C1_Init+0x78>)
 80028fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002900:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <MX_I2C1_Init+0x7c>)
 8002902:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002904:	4b18      	ldr	r3, [pc, #96]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002906:	2200      	movs	r2, #0
 8002908:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800290a:	4b17      	ldr	r3, [pc, #92]	@ (8002968 <MX_I2C1_Init+0x74>)
 800290c:	2200      	movs	r2, #0
 800290e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002912:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002916:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002918:	4b13      	ldr	r3, [pc, #76]	@ (8002968 <MX_I2C1_Init+0x74>)
 800291a:	2200      	movs	r2, #0
 800291c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800291e:	4b12      	ldr	r3, [pc, #72]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002920:	2200      	movs	r2, #0
 8002922:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002924:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002926:	2200      	movs	r2, #0
 8002928:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800292a:	4b0f      	ldr	r3, [pc, #60]	@ (8002968 <MX_I2C1_Init+0x74>)
 800292c:	2200      	movs	r2, #0
 800292e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002930:	480d      	ldr	r0, [pc, #52]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002932:	f002 fcfd 	bl	8005330 <HAL_I2C_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800293c:	f000 f904 	bl	8002b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002940:	2100      	movs	r1, #0
 8002942:	4809      	ldr	r0, [pc, #36]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002944:	f003 fd18 	bl	8006378 <HAL_I2CEx_ConfigAnalogFilter>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800294e:	f000 f8fb 	bl	8002b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002952:	2100      	movs	r1, #0
 8002954:	4804      	ldr	r0, [pc, #16]	@ (8002968 <MX_I2C1_Init+0x74>)
 8002956:	f003 fd4b 	bl	80063f0 <HAL_I2CEx_ConfigDigitalFilter>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002960:	f000 f8f2 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002964:	bf00      	nop
 8002966:	bd80      	pop	{r7, pc}
 8002968:	200002c0 	.word	0x200002c0
 800296c:	40005400 	.word	0x40005400
 8002970:	000186a0 	.word	0x000186a0

08002974 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	@ 0x28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a19      	ldr	r2, [pc, #100]	@ (80029f8 <HAL_I2C_MspInit+0x84>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d12c      	bne.n	80029f0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	4b18      	ldr	r3, [pc, #96]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a17      	ldr	r2, [pc, #92]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 80029a0:	f043 0302 	orr.w	r3, r3, #2
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b15      	ldr	r3, [pc, #84]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029b8:	2312      	movs	r3, #18
 80029ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c0:	2303      	movs	r3, #3
 80029c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029c4:	2304      	movs	r3, #4
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	480c      	ldr	r0, [pc, #48]	@ (8002a00 <HAL_I2C_MspInit+0x8c>)
 80029d0:	f002 fad0 	bl	8004f74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029d4:	2300      	movs	r3, #0
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	4b08      	ldr	r3, [pc, #32]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 80029da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029dc:	4a07      	ldr	r2, [pc, #28]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 80029de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e4:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <HAL_I2C_MspInit+0x88>)
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80029f0:	bf00      	nop
 80029f2:	3728      	adds	r7, #40	@ 0x28
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40005400 	.word	0x40005400
 80029fc:	40023800 	.word	0x40023800
 8002a00:	40020400 	.word	0x40020400

08002a04 <_write>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* ptr, int size){
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, size, HAL_MAX_DELAY);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	f04f 33ff 	mov.w	r3, #4294967295
 8002a18:	68b9      	ldr	r1, [r7, #8]
 8002a1a:	4804      	ldr	r0, [pc, #16]	@ (8002a2c <_write+0x28>)
 8002a1c:	f006 fb2c 	bl	8009078 <HAL_UART_Transmit>
	return size;
 8002a20:	687b      	ldr	r3, [r7, #4]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000508 	.word	0x20000508

08002a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a34:	f001 fc54 	bl	80042e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a38:	f000 f81a 	bl	8002a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a3c:	f7ff fed4 	bl	80027e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002a40:	f7fe ffcc 	bl	80019dc <MX_ADC1_Init>
  MX_I2C1_Init();
 8002a44:	f7ff ff56 	bl	80028f4 <MX_I2C1_Init>
  MX_RTC_Init();
 8002a48:	f000 f926 	bl	8002c98 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002a4c:	f000 fe42 	bl	80036d4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002a50:	f000 fe6a 	bl	8003728 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002a54:	f000 fc26 	bl	80032a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002a58:	f000 fc82 	bl	8003360 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002a5c:	f000 fcec 	bl	8003438 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  System_Init();
 8002a60:	f000 fb84 	bl	800316c <System_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  System_RunOnce();
 8002a64:	f000 fb8e 	bl	8003184 <System_RunOnce>
  while (1)
  {
    /* USER CODE END WHILE */
	  System_RunOnce();
 8002a68:	f000 fb8c 	bl	8003184 <System_RunOnce>
 8002a6c:	e7fc      	b.n	8002a68 <main+0x38>
	...

08002a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b094      	sub	sp, #80	@ 0x50
 8002a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a76:	f107 0320 	add.w	r3, r7, #32
 8002a7a:	2230      	movs	r2, #48	@ 0x30
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f008 fa0e 	bl	800aea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a84:	f107 030c 	add.w	r3, r7, #12
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]
 8002a92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	4b29      	ldr	r3, [pc, #164]	@ (8002b40 <SystemClock_Config+0xd0>)
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	4a28      	ldr	r2, [pc, #160]	@ (8002b40 <SystemClock_Config+0xd0>)
 8002a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa4:	4b26      	ldr	r3, [pc, #152]	@ (8002b40 <SystemClock_Config+0xd0>)
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	607b      	str	r3, [r7, #4]
 8002ab4:	4b23      	ldr	r3, [pc, #140]	@ (8002b44 <SystemClock_Config+0xd4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a22      	ldr	r2, [pc, #136]	@ (8002b44 <SystemClock_Config+0xd4>)
 8002aba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b20      	ldr	r3, [pc, #128]	@ (8002b44 <SystemClock_Config+0xd4>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ac8:	607b      	str	r3, [r7, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002acc:	2309      	movs	r3, #9
 8002ace:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ad0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ada:	2302      	movs	r3, #2
 8002adc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ade:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002ae8:	23a8      	movs	r3, #168	@ 0xa8
 8002aea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002aec:	2302      	movs	r3, #2
 8002aee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002af0:	2307      	movs	r3, #7
 8002af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af4:	f107 0320 	add.w	r3, r7, #32
 8002af8:	4618      	mov	r0, r3
 8002afa:	f003 fcfd 	bl	80064f8 <HAL_RCC_OscConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002b04:	f000 f820 	bl	8002b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b08:	230f      	movs	r3, #15
 8002b0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b10:	2300      	movs	r3, #0
 8002b12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b14:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b20:	f107 030c 	add.w	r3, r7, #12
 8002b24:	2105      	movs	r1, #5
 8002b26:	4618      	mov	r0, r3
 8002b28:	f003 ff5e 	bl	80069e8 <HAL_RCC_ClockConfig>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002b32:	f000 f809 	bl	8002b48 <Error_Handler>
  }
}
 8002b36:	bf00      	nop
 8002b38:	3750      	adds	r7, #80	@ 0x50
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40007000 	.word	0x40007000

08002b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b4c:	b672      	cpsid	i
}
 8002b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b50:	bf00      	nop
 8002b52:	e7fd      	b.n	8002b50 <Error_Handler+0x8>

08002b54 <check_status>:

static ultrasonic_Handle_t sensorRight;
static ultrasonic_Handle_t sensorLeft;

static void check_status(HAL_StatusTypeDef st)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]
  if (!(st == HAL_OK || st == HAL_BUSY))
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d009      	beq.n	8002b78 <check_status+0x24>
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d006      	beq.n	8002b78 <check_status+0x24>
  {
    printf("Init error (%d)\r\n", st);
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4804      	ldr	r0, [pc, #16]	@ (8002b80 <check_status+0x2c>)
 8002b70:	f008 f818 	bl	800aba4 <iprintf>
    Error_Handler();
 8002b74:	f7ff ffe8 	bl	8002b48 <Error_Handler>
  }
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	0800cfc0 	.word	0x0800cfc0

08002b84 <Movement_Init>:


void Movement_Init(){
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af06      	add	r7, sp, #24
	sensorRight.htim_echo    = &htim3;
 8002b8a:	4b31      	ldr	r3, [pc, #196]	@ (8002c50 <Movement_Init+0xcc>)
 8002b8c:	4a31      	ldr	r2, [pc, #196]	@ (8002c54 <Movement_Init+0xd0>)
 8002b8e:	605a      	str	r2, [r3, #4]

	sensorRight.echo_channel = TIM_CHANNEL_1;
 8002b90:	4b2f      	ldr	r3, [pc, #188]	@ (8002c50 <Movement_Init+0xcc>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]

	sensorRight.htim_trig    = &htim4;
 8002b96:	4b2e      	ldr	r3, [pc, #184]	@ (8002c50 <Movement_Init+0xcc>)
 8002b98:	4a2f      	ldr	r2, [pc, #188]	@ (8002c58 <Movement_Init+0xd4>)
 8002b9a:	60da      	str	r2, [r3, #12]

	sensorRight.trig_channel = TIM_CHANNEL_2;
 8002b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002c50 <Movement_Init+0xcc>)
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	611a      	str	r2, [r3, #16]


	sensorLeft.htim_echo    = &htim3;
 8002ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8002c5c <Movement_Init+0xd8>)
 8002ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c54 <Movement_Init+0xd0>)
 8002ba6:	605a      	str	r2, [r3, #4]

	sensorLeft.echo_channel = TIM_CHANNEL_3;
 8002ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c5c <Movement_Init+0xd8>)
 8002baa:	2208      	movs	r2, #8
 8002bac:	609a      	str	r2, [r3, #8]

	sensorLeft.htim_trig    = &htim4;
 8002bae:	4b2b      	ldr	r3, [pc, #172]	@ (8002c5c <Movement_Init+0xd8>)
 8002bb0:	4a29      	ldr	r2, [pc, #164]	@ (8002c58 <Movement_Init+0xd4>)
 8002bb2:	60da      	str	r2, [r3, #12]



	sensorLeft.trig_channel = TIM_CHANNEL_3;
 8002bb4:	4b29      	ldr	r3, [pc, #164]	@ (8002c5c <Movement_Init+0xd8>)
 8002bb6:	2208      	movs	r2, #8
 8002bb8:	611a      	str	r2, [r3, #16]

	check_status(Stepper28BYJ_Init(STEPPER28BYJ_MOTOR_A, &htim5,
 8002bba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bbe:	9305      	str	r3, [sp, #20]
 8002bc0:	4b27      	ldr	r3, [pc, #156]	@ (8002c60 <Movement_Init+0xdc>)
 8002bc2:	9304      	str	r3, [sp, #16]
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	9303      	str	r3, [sp, #12]
 8002bc8:	4b25      	ldr	r3, [pc, #148]	@ (8002c60 <Movement_Init+0xdc>)
 8002bca:	9302      	str	r3, [sp, #8]
 8002bcc:	2302      	movs	r3, #2
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	4b23      	ldr	r3, [pc, #140]	@ (8002c60 <Movement_Init+0xdc>)
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bd8:	4a21      	ldr	r2, [pc, #132]	@ (8002c60 <Movement_Init+0xdc>)
 8002bda:	4922      	ldr	r1, [pc, #136]	@ (8002c64 <Movement_Init+0xe0>)
 8002bdc:	2000      	movs	r0, #0
 8002bde:	f7fe f9f5 	bl	8000fcc <Stepper28BYJ_Init>
 8002be2:	4603      	mov	r3, r0
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ffb5 	bl	8002b54 <check_status>
	                                   GPIOB, GPIO_PIN_12,
	                                   GPIOB, GPIO_PIN_1,
	                                   GPIOB, GPIO_PIN_2,
	                                   GPIOB, GPIO_PIN_10));

	check_status(Stepper28BYJ_Init(STEPPER28BYJ_MOTOR_B, &htim5,
 8002bea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002bee:	9305      	str	r3, [sp, #20]
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <Movement_Init+0xdc>)
 8002bf2:	9304      	str	r3, [sp, #16]
 8002bf4:	2320      	movs	r3, #32
 8002bf6:	9303      	str	r3, [sp, #12]
 8002bf8:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <Movement_Init+0xdc>)
 8002bfa:	9302      	str	r3, [sp, #8]
 8002bfc:	2310      	movs	r3, #16
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	4b17      	ldr	r3, [pc, #92]	@ (8002c60 <Movement_Init+0xdc>)
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2308      	movs	r3, #8
 8002c06:	4a16      	ldr	r2, [pc, #88]	@ (8002c60 <Movement_Init+0xdc>)
 8002c08:	4916      	ldr	r1, [pc, #88]	@ (8002c64 <Movement_Init+0xe0>)
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f7fe f9de 	bl	8000fcc <Stepper28BYJ_Init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff ff9e 	bl	8002b54 <check_status>
	                                   GPIOB, GPIO_PIN_3,
	                                   GPIOB, GPIO_PIN_4,
	                                   GPIOB, GPIO_PIN_5,
									   GPIOB, GPIO_PIN_11));

	check_status(Stepper28BYJ_SetSpeedPreset(STEPPER28BYJ_SPEED_MEDIUM));
 8002c18:	2001      	movs	r0, #1
 8002c1a:	f7fe fa8b 	bl	8001134 <Stepper28BYJ_SetSpeedPreset>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff97 	bl	8002b54 <check_status>

	check_status(StepperUltrasonic_Init(&sensorRight, &sensorLeft,
 8002c26:	233c      	movs	r3, #60	@ 0x3c
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8002c68 <Movement_Init+0xe4>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	2200      	movs	r2, #0
 8002c32:	490a      	ldr	r1, [pc, #40]	@ (8002c5c <Movement_Init+0xd8>)
 8002c34:	4806      	ldr	r0, [pc, #24]	@ (8002c50 <Movement_Init+0xcc>)
 8002c36:	f7fe fccf 	bl	80015d8 <StepperUltrasonic_Init>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff ff89 	bl	8002b54 <check_status>
	                                        STEPPER28BYJ_MOTOR_A, STEPPER28BYJ_MOTOR_B,
	                                        45.0f, 60U));

	printf("Running...\r\n");
 8002c42:	480a      	ldr	r0, [pc, #40]	@ (8002c6c <Movement_Init+0xe8>)
 8002c44:	f008 f816 	bl	800ac74 <puts>
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20000314 	.word	0x20000314
 8002c54:	200003e8 	.word	0x200003e8
 8002c58:	20000430 	.word	0x20000430
 8002c5c:	2000032c 	.word	0x2000032c
 8002c60:	40020400 	.word	0x40020400
 8002c64:	20000478 	.word	0x20000478
 8002c68:	42340000 	.word	0x42340000
 8002c6c:	0800cfd4 	.word	0x0800cfd4

08002c70 <Movement_Update>:

void Movement_Update(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
    StepperUltrasonic_Process();
 8002c74:	f7fe fd2e 	bl	80016d4 <StepperUltrasonic_Process>
    HAL_Delay(1);
 8002c78:	2001      	movs	r0, #1
 8002c7a:	f001 fba3 	bl	80043c4 <HAL_Delay>
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <Movement_ReInitAfterStop>:

void Movement_ReInitAfterStop(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
    /* Timers are stopped in STOP mode */
    HAL_TIM_Base_Start_IT(&htim5);
 8002c88:	4802      	ldr	r0, [pc, #8]	@ (8002c94 <Movement_ReInitAfterStop+0x10>)
 8002c8a:	f004 fe19 	bl	80078c0 <HAL_TIM_Base_Start_IT>

    /* FSM already keeps state, just resume stepping */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	20000478 	.word	0x20000478

08002c98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002c9e:	4a10      	ldr	r2, [pc, #64]	@ (8002ce0 <MX_RTC_Init+0x48>)
 8002ca0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002caa:	227f      	movs	r2, #127	@ 0x7f
 8002cac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002cae:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002cb0:	22ff      	movs	r2, #255	@ 0xff
 8002cb2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002cb4:	4b09      	ldr	r3, [pc, #36]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002cba:	4b08      	ldr	r3, [pc, #32]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002cc0:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002cc6:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <MX_RTC_Init+0x44>)
 8002cc8:	f004 fa6e 	bl	80071a8 <HAL_RTC_Init>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002cd2:	f7ff ff39 	bl	8002b48 <Error_Handler>
  */
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000344 	.word	0x20000344
 8002ce0:	40002800 	.word	0x40002800

08002ce4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08e      	sub	sp, #56	@ 0x38
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cec:	f107 0308 	add.w	r3, r7, #8
 8002cf0:	2230      	movs	r2, #48	@ 0x30
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f008 f8d3 	bl	800aea0 <memset>
  if(rtcHandle->Instance==RTC)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8002d30 <HAL_RTC_MspInit+0x4c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d111      	bne.n	8002d28 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d04:	2320      	movs	r3, #32
 8002d06:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002d08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d0c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d0e:	f107 0308 	add.w	r3, r7, #8
 8002d12:	4618      	mov	r0, r3
 8002d14:	f004 f888 	bl	8006e28 <HAL_RCCEx_PeriphCLKConfig>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002d1e:	f7ff ff13 	bl	8002b48 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002d22:	4b04      	ldr	r3, [pc, #16]	@ (8002d34 <HAL_RTC_MspInit+0x50>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3738      	adds	r7, #56	@ 0x38
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40002800 	.word	0x40002800
 8002d34:	42470e3c 	.word	0x42470e3c

08002d38 <RTC_Service_Init>:
#include "rtc.h"
#include "stm32f4xx_hal.h"
#include <stdio.h>

void RTC_Service_Init(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af00      	add	r7, sp, #0
    HAL_PWR_EnableBkUpAccess();
 8002d3e:	f003 fb97 	bl	8006470 <HAL_PWR_EnableBkUpAccess>

    uint32_t marker = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 8002d42:	2100      	movs	r1, #0
 8002d44:	4821      	ldr	r0, [pc, #132]	@ (8002dcc <RTC_Service_Init+0x94>)
 8002d46:	f004 fd53 	bl	80077f0 <HAL_RTCEx_BKUPRead>
 8002d4a:	61f8      	str	r0, [r7, #28]
    if (marker == RTC_MAGIC)
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f24a 52a5 	movw	r2, #42405	@ 0xa5a5
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d035      	beq.n	8002dc2 <RTC_Service_Init+0x8a>
    {
        return;
    }

    RTC_TimeTypeDef time = {0};
 8002d56:	f107 0308 	add.w	r3, r7, #8
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	605a      	str	r2, [r3, #4]
 8002d60:	609a      	str	r2, [r3, #8]
 8002d62:	60da      	str	r2, [r3, #12]
 8002d64:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef date = {0};
 8002d66:	2300      	movs	r3, #0
 8002d68:	607b      	str	r3, [r7, #4]

    time.Hours   = START_HOUR;
 8002d6a:	2317      	movs	r3, #23
 8002d6c:	723b      	strb	r3, [r7, #8]
    time.Minutes = START_MINUTE;
 8002d6e:	2319      	movs	r3, #25
 8002d70:	727b      	strb	r3, [r7, #9]
    time.Seconds = START_SECOND;
 8002d72:	2300      	movs	r3, #0
 8002d74:	72bb      	strb	r3, [r7, #10]

    date.WeekDay = START_DAY;
 8002d76:	2303      	movs	r3, #3
 8002d78:	713b      	strb	r3, [r7, #4]
    date.Month   = START_MONTH;
 8002d7a:	2312      	movs	r3, #18
 8002d7c:	717b      	strb	r3, [r7, #5]
    date.Date    = START_DATE;
 8002d7e:	2311      	movs	r3, #17
 8002d80:	71bb      	strb	r3, [r7, #6]
    date.Year    = START_YEAR;
 8002d82:	2319      	movs	r3, #25
 8002d84:	71fb      	strb	r3, [r7, #7]

    if (HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN) != HAL_OK)
 8002d86:	f107 0308 	add.w	r3, r7, #8
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	480f      	ldr	r0, [pc, #60]	@ (8002dcc <RTC_Service_Init+0x94>)
 8002d90:	f004 fa8b 	bl	80072aa <HAL_RTC_SetTime>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <RTC_Service_Init+0x66>
    {
        Error_Handler();
 8002d9a:	f7ff fed5 	bl	8002b48 <Error_Handler>
    }

    if (HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN) != HAL_OK)
 8002d9e:	1d3b      	adds	r3, r7, #4
 8002da0:	2200      	movs	r2, #0
 8002da2:	4619      	mov	r1, r3
 8002da4:	4809      	ldr	r0, [pc, #36]	@ (8002dcc <RTC_Service_Init+0x94>)
 8002da6:	f004 fb78 	bl	800749a <HAL_RTC_SetDate>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <RTC_Service_Init+0x7c>
    {
        Error_Handler();
 8002db0:	f7ff feca 	bl	8002b48 <Error_Handler>
    }

    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, RTC_MAGIC);
 8002db4:	f24a 52a5 	movw	r2, #42405	@ 0xa5a5
 8002db8:	2100      	movs	r1, #0
 8002dba:	4804      	ldr	r0, [pc, #16]	@ (8002dcc <RTC_Service_Init+0x94>)
 8002dbc:	f004 fcfe 	bl	80077bc <HAL_RTCEx_BKUPWrite>
 8002dc0:	e000      	b.n	8002dc4 <RTC_Service_Init+0x8c>
        return;
 8002dc2:	bf00      	nop
}
 8002dc4:	3720      	adds	r7, #32
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000344 	.word	0x20000344

08002dd0 <RTC_GetTimestamp>:


void RTC_GetTimestamp(char *out, size_t len)
{
 8002dd0:	b5b0      	push	{r4, r5, r7, lr}
 8002dd2:	b08e      	sub	sp, #56	@ 0x38
 8002dd4:	af06      	add	r7, sp, #24
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
    if (!out || len < 20)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d023      	beq.n	8002e28 <RTC_GetTimestamp+0x58>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	2b13      	cmp	r3, #19
 8002de4:	d920      	bls.n	8002e28 <RTC_GetTimestamp+0x58>
    }

    RTC_TimeTypeDef time;
    RTC_DateTypeDef date;

    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002de6:	f107 030c 	add.w	r3, r7, #12
 8002dea:	2200      	movs	r2, #0
 8002dec:	4619      	mov	r1, r3
 8002dee:	4810      	ldr	r0, [pc, #64]	@ (8002e30 <RTC_GetTimestamp+0x60>)
 8002df0:	f004 faf5 	bl	80073de <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002df4:	f107 0308 	add.w	r3, r7, #8
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	480c      	ldr	r0, [pc, #48]	@ (8002e30 <RTC_GetTimestamp+0x60>)
 8002dfe:	f004 fbd0 	bl	80075a2 <HAL_RTC_GetDate>

    snprintf(out, len,
             "%04u-%02u-%02uT%02u:%02u:%02u",
             2000U + date.Year,
 8002e02:	7afb      	ldrb	r3, [r7, #11]
    snprintf(out, len,
 8002e04:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
             date.Month,
 8002e08:	7a7a      	ldrb	r2, [r7, #9]
             date.Date,
 8002e0a:	7ab9      	ldrb	r1, [r7, #10]
             time.Hours,
 8002e0c:	7b38      	ldrb	r0, [r7, #12]
             time.Minutes,
 8002e0e:	7b7c      	ldrb	r4, [r7, #13]
             time.Seconds);
 8002e10:	7bbd      	ldrb	r5, [r7, #14]
    snprintf(out, len,
 8002e12:	9504      	str	r5, [sp, #16]
 8002e14:	9403      	str	r4, [sp, #12]
 8002e16:	9002      	str	r0, [sp, #8]
 8002e18:	9101      	str	r1, [sp, #4]
 8002e1a:	9200      	str	r2, [sp, #0]
 8002e1c:	4a05      	ldr	r2, [pc, #20]	@ (8002e34 <RTC_GetTimestamp+0x64>)
 8002e1e:	6839      	ldr	r1, [r7, #0]
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f007 ff2f 	bl	800ac84 <sniprintf>
 8002e26:	e000      	b.n	8002e2a <RTC_GetTimestamp+0x5a>
        return;
 8002e28:	bf00      	nop
}
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e30:	20000344 	.word	0x20000344
 8002e34:	0800cfe0 	.word	0x0800cfe0

08002e38 <Sensors_Init>:
static uint8_t sensors_ready = 0;



void Sensors_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
    BME280_Sensor_Init(&bme280, &hi2c1, BME280_I2C_ADDR_LOW);
 8002e3c:	22ec      	movs	r2, #236	@ 0xec
 8002e3e:	4913      	ldr	r1, [pc, #76]	@ (8002e8c <Sensors_Init+0x54>)
 8002e40:	4813      	ldr	r0, [pc, #76]	@ (8002e90 <Sensors_Init+0x58>)
 8002e42:	f7fe fe61 	bl	8001b08 <BME280_Sensor_Init>

    if (BME280_Sensor_Begin(&bme280) != BME280_OK)
 8002e46:	4812      	ldr	r0, [pc, #72]	@ (8002e90 <Sensors_Init+0x58>)
 8002e48:	f7fe fe78 	bl	8001b3c <BME280_Sensor_Begin>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <Sensors_Init+0x22>
    {
        sensors_ready = 0;
 8002e52:	4b10      	ldr	r3, [pc, #64]	@ (8002e94 <Sensors_Init+0x5c>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	701a      	strb	r2, [r3, #0]
        return;
 8002e58:	e016      	b.n	8002e88 <Sensors_Init+0x50>
    }


    Gaz_Sensor_Init(&mq2, &hadc1);
 8002e5a:	490f      	ldr	r1, [pc, #60]	@ (8002e98 <Sensors_Init+0x60>)
 8002e5c:	480f      	ldr	r0, [pc, #60]	@ (8002e9c <Sensors_Init+0x64>)
 8002e5e:	f7ff fafd 	bl	800245c <Gaz_Sensor_Init>


    HAL_Delay(1000);
 8002e62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e66:	f001 faad 	bl	80043c4 <HAL_Delay>

    if (Gaz_Sensor_Calibrate(&mq2, 128, 50) != GAZ_SENSOR_OK)
 8002e6a:	2232      	movs	r2, #50	@ 0x32
 8002e6c:	2180      	movs	r1, #128	@ 0x80
 8002e6e:	480b      	ldr	r0, [pc, #44]	@ (8002e9c <Sensors_Init+0x64>)
 8002e70:	f7ff fb18 	bl	80024a4 <Gaz_Sensor_Calibrate>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <Sensors_Init+0x4a>
    {
        sensors_ready = 0;
 8002e7a:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <Sensors_Init+0x5c>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
        return;
 8002e80:	e002      	b.n	8002e88 <Sensors_Init+0x50>
    }

    sensors_ready = 1;
 8002e82:	4b04      	ldr	r3, [pc, #16]	@ (8002e94 <Sensors_Init+0x5c>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
}
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200002c0 	.word	0x200002c0
 8002e90:	20000364 	.word	0x20000364
 8002e94:	200003a8 	.word	0x200003a8
 8002e98:	20000278 	.word	0x20000278
 8002e9c:	20000394 	.word	0x20000394

08002ea0 <Sensors_Read>:

void Sensors_Read(sensors_readings_t *out)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08a      	sub	sp, #40	@ 0x28
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
    if (!out || !sensors_ready)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d029      	beq.n	8002f02 <Sensors_Read+0x62>
 8002eae:	4b17      	ldr	r3, [pc, #92]	@ (8002f0c <Sensors_Read+0x6c>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d025      	beq.n	8002f02 <Sensors_Read+0x62>
    }


    bme280_reading_t bme;

    if (BME280_Sensor_Read(&bme280, &bme) == BME280_OK)
 8002eb6:	f107 031c 	add.w	r3, r7, #28
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4814      	ldr	r0, [pc, #80]	@ (8002f10 <Sensors_Read+0x70>)
 8002ebe:	f7fe fe8b 	bl	8001bd8 <BME280_Sensor_Read>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10e      	bne.n	8002ee6 <Sensors_Read+0x46>
    {
        out->temperature = bme.temperature_c;
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	621a      	str	r2, [r3, #32]
        out->humidity    = bme.humidity_rh;
 8002ece:	6a3a      	ldr	r2, [r7, #32]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	629a      	str	r2, [r3, #40]	@ 0x28
        out->pressure    = bme.pressure_pa / 100.0f;
 8002ed4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002ed8:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002f14 <Sensors_Read+0x74>
 8002edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }


    gaz_sensor_reading_t gas;

    if (Gaz_Sensor_Read(&mq2, 32, &gas) == GAZ_SENSOR_OK)
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	461a      	mov	r2, r3
 8002eec:	2120      	movs	r1, #32
 8002eee:	480a      	ldr	r0, [pc, #40]	@ (8002f18 <Sensors_Read+0x78>)
 8002ef0:	f7ff fb4c 	bl	800258c <Gaz_Sensor_Read>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d104      	bne.n	8002f04 <Sensors_Read+0x64>
    {
        out->gas = gas.ratio_vs_r0;
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f00:	e000      	b.n	8002f04 <Sensors_Read+0x64>
        return;
 8002f02:	bf00      	nop
    }
}
 8002f04:	3728      	adds	r7, #40	@ 0x28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200003a8 	.word	0x200003a8
 8002f10:	20000364 	.word	0x20000364
 8002f14:	42c80000 	.word	0x42c80000
 8002f18:	20000394 	.word	0x20000394

08002f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	607b      	str	r3, [r7, #4]
 8002f26:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f32:	4b0d      	ldr	r3, [pc, #52]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3a:	607b      	str	r3, [r7, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	603b      	str	r3, [r7, #0]
 8002f42:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	4a08      	ldr	r2, [pc, #32]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <HAL_MspInit+0x4c>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f56:	603b      	str	r3, [r7, #0]
 8002f58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40023800 	.word	0x40023800

08002f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f70:	bf00      	nop
 8002f72:	e7fd      	b.n	8002f70 <NMI_Handler+0x4>

08002f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f78:	bf00      	nop
 8002f7a:	e7fd      	b.n	8002f78 <HardFault_Handler+0x4>

08002f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f80:	bf00      	nop
 8002f82:	e7fd      	b.n	8002f80 <MemManage_Handler+0x4>

08002f84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f88:	bf00      	nop
 8002f8a:	e7fd      	b.n	8002f88 <BusFault_Handler+0x4>

08002f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f90:	bf00      	nop
 8002f92:	e7fd      	b.n	8002f90 <UsageFault_Handler+0x4>

08002f94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc2:	f001 f9df 	bl	8004384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002fd0:	4802      	ldr	r0, [pc, #8]	@ (8002fdc <TIM3_IRQHandler+0x10>)
 8002fd2:	f004 fffd 	bl	8007fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	200003e8 	.word	0x200003e8

08002fe0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fe4:	4802      	ldr	r0, [pc, #8]	@ (8002ff0 <USART1_IRQHandler+0x10>)
 8002fe6:	f006 f965 	bl	80092b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200004c0 	.word	0x200004c0

08002ff4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002ff8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002ffc:	f002 f980 	bl	8005300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003000:	bf00      	nop
 8003002:	bd80      	pop	{r7, pc}

08003004 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003008:	4802      	ldr	r0, [pc, #8]	@ (8003014 <TIM5_IRQHandler+0x10>)
 800300a:	f004 ffe1 	bl	8007fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800300e:	bf00      	nop
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000478 	.word	0x20000478

08003018 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return 1;
 800301c:	2301      	movs	r3, #1
}
 800301e:	4618      	mov	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <_kill>:

int _kill(int pid, int sig)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003032:	f007 ffb1 	bl	800af98 <__errno>
 8003036:	4603      	mov	r3, r0
 8003038:	2216      	movs	r2, #22
 800303a:	601a      	str	r2, [r3, #0]
  return -1;
 800303c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003040:	4618      	mov	r0, r3
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <_exit>:

void _exit (int status)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003050:	f04f 31ff 	mov.w	r1, #4294967295
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7ff ffe7 	bl	8003028 <_kill>
  while (1) {}    /* Make sure we hang here */
 800305a:	bf00      	nop
 800305c:	e7fd      	b.n	800305a <_exit+0x12>

0800305e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	e00a      	b.n	8003086 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003070:	f3af 8000 	nop.w
 8003074:	4601      	mov	r1, r0
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	60ba      	str	r2, [r7, #8]
 800307c:	b2ca      	uxtb	r2, r1
 800307e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	3301      	adds	r3, #1
 8003084:	617b      	str	r3, [r7, #20]
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	429a      	cmp	r2, r3
 800308c:	dbf0      	blt.n	8003070 <_read+0x12>
  }

  return len;
 800308e:	687b      	ldr	r3, [r7, #4]
}
 8003090:	4618      	mov	r0, r3
 8003092:	3718      	adds	r7, #24
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030c0:	605a      	str	r2, [r3, #4]
  return 0;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <_isatty>:

int _isatty(int file)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030d8:	2301      	movs	r3, #1
}
 80030da:	4618      	mov	r0, r3
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003108:	4a14      	ldr	r2, [pc, #80]	@ (800315c <_sbrk+0x5c>)
 800310a:	4b15      	ldr	r3, [pc, #84]	@ (8003160 <_sbrk+0x60>)
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003114:	4b13      	ldr	r3, [pc, #76]	@ (8003164 <_sbrk+0x64>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d102      	bne.n	8003122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800311c:	4b11      	ldr	r3, [pc, #68]	@ (8003164 <_sbrk+0x64>)
 800311e:	4a12      	ldr	r2, [pc, #72]	@ (8003168 <_sbrk+0x68>)
 8003120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003122:	4b10      	ldr	r3, [pc, #64]	@ (8003164 <_sbrk+0x64>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	429a      	cmp	r2, r3
 800312e:	d207      	bcs.n	8003140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003130:	f007 ff32 	bl	800af98 <__errno>
 8003134:	4603      	mov	r3, r0
 8003136:	220c      	movs	r2, #12
 8003138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800313a:	f04f 33ff 	mov.w	r3, #4294967295
 800313e:	e009      	b.n	8003154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003140:	4b08      	ldr	r3, [pc, #32]	@ (8003164 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003146:	4b07      	ldr	r3, [pc, #28]	@ (8003164 <_sbrk+0x64>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4413      	add	r3, r2
 800314e:	4a05      	ldr	r2, [pc, #20]	@ (8003164 <_sbrk+0x64>)
 8003150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003152:	68fb      	ldr	r3, [r7, #12]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20030000 	.word	0x20030000
 8003160:	00000400 	.word	0x00000400
 8003164:	200003ac 	.word	0x200003ac
 8003168:	200007a8 	.word	0x200007a8

0800316c <System_Init>:
static sensors_readings_t readings;
volatile system_state_t system_state = SYSTEM_SLEEP;
static system_phase_t system_phase = MOVEMENT_PHASE;

void System_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
	RTC_Service_Init();
 8003170:	f7ff fde2 	bl	8002d38 <RTC_Service_Init>
    Comms_Init();
 8003174:	f7ff f94e 	bl	8002414 <Comms_Init>
    Sensors_Init();
 8003178:	f7ff fe5e 	bl	8002e38 <Sensors_Init>
    Movement_Init();
 800317c:	f7ff fd02 	bl	8002b84 <Movement_Init>
}
 8003180:	bf00      	nop
 8003182:	bd80      	pop	{r7, pc}

08003184 <System_RunOnce>:

void System_RunOnce(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
	static uint32_t phase_start_tick = 0;

	if (system_state == SYSTEM_SLEEP)
 8003188:	4b24      	ldr	r3, [pc, #144]	@ (800321c <System_RunOnce+0x98>)
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d110      	bne.n	80031b4 <System_RunOnce+0x30>
	{
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8003192:	2101      	movs	r1, #1
 8003194:	2001      	movs	r0, #1
 8003196:	f003 f97f 	bl	8006498 <HAL_PWR_EnterSTOPMode>
		SystemClock_Config();
 800319a:	f7ff fc69 	bl	8002a70 <SystemClock_Config>
		Movement_ReInitAfterStop();
 800319e:	f7ff fd71 	bl	8002c84 <Movement_ReInitAfterStop>

		system_phase = MOVEMENT_PHASE;
 80031a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003220 <System_RunOnce+0x9c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
		phase_start_tick = HAL_GetTick();
 80031a8:	f001 f900 	bl	80043ac <HAL_GetTick>
 80031ac:	4603      	mov	r3, r0
 80031ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003224 <System_RunOnce+0xa0>)
 80031b0:	6013      	str	r3, [r2, #0]
		return;
 80031b2:	e032      	b.n	800321a <System_RunOnce+0x96>
	}
	switch (system_phase)
 80031b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003220 <System_RunOnce+0x9c>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <System_RunOnce+0x3e>
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d010      	beq.n	80031e2 <System_RunOnce+0x5e>
 80031c0:	e026      	b.n	8003210 <System_RunOnce+0x8c>
	{
		case MOVEMENT_PHASE:
			Movement_Update();
 80031c2:	f7ff fd55 	bl	8002c70 <Movement_Update>

			if((HAL_GetTick() - phase_start_tick) >= MOVEMENT_CYCLE)
 80031c6:	f001 f8f1 	bl	80043ac <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	4b15      	ldr	r3, [pc, #84]	@ (8003224 <System_RunOnce+0xa0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d91e      	bls.n	8003218 <System_RunOnce+0x94>
			{
				system_phase = DETECTION_PHASE;
 80031da:	4b11      	ldr	r3, [pc, #68]	@ (8003220 <System_RunOnce+0x9c>)
 80031dc:	2201      	movs	r2, #1
 80031de:	701a      	strb	r2, [r3, #0]
			}
			break;
 80031e0:	e01a      	b.n	8003218 <System_RunOnce+0x94>

		case DETECTION_PHASE:
			RTC_GetTimestamp(readings.timestamp, sizeof(readings.timestamp));
 80031e2:	2120      	movs	r1, #32
 80031e4:	4810      	ldr	r0, [pc, #64]	@ (8003228 <System_RunOnce+0xa4>)
 80031e6:	f7ff fdf3 	bl	8002dd0 <RTC_GetTimestamp>
			Sensors_Read(&readings);
 80031ea:	480f      	ldr	r0, [pc, #60]	@ (8003228 <System_RunOnce+0xa4>)
 80031ec:	f7ff fe58 	bl	8002ea0 <Sensors_Read>
			Comms_Upload(&readings);
 80031f0:	480d      	ldr	r0, [pc, #52]	@ (8003228 <System_RunOnce+0xa4>)
 80031f2:	f7ff f921 	bl	8002438 <Comms_Upload>
			HAL_Delay(5000);
 80031f6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80031fa:	f001 f8e3 	bl	80043c4 <HAL_Delay>
			system_phase = MOVEMENT_PHASE;
 80031fe:	4b08      	ldr	r3, [pc, #32]	@ (8003220 <System_RunOnce+0x9c>)
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
			phase_start_tick = HAL_GetTick();
 8003204:	f001 f8d2 	bl	80043ac <HAL_GetTick>
 8003208:	4603      	mov	r3, r0
 800320a:	4a06      	ldr	r2, [pc, #24]	@ (8003224 <System_RunOnce+0xa0>)
 800320c:	6013      	str	r3, [r2, #0]
			break;
 800320e:	e004      	b.n	800321a <System_RunOnce+0x96>

		default:
			system_phase = MOVEMENT_PHASE;
 8003210:	4b03      	ldr	r3, [pc, #12]	@ (8003220 <System_RunOnce+0x9c>)
 8003212:	2200      	movs	r2, #0
 8003214:	701a      	strb	r2, [r3, #0]
			break;
 8003216:	e000      	b.n	800321a <System_RunOnce+0x96>
			break;
 8003218:	bf00      	nop
	}

}
 800321a:	bd80      	pop	{r7, pc}
 800321c:	200003e0 	.word	0x200003e0
 8003220:	200003e1 	.word	0x200003e1
 8003224:	200003e4 	.word	0x200003e4
 8003228:	200003b0 	.word	0x200003b0

0800322c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 8003236:	88fb      	ldrh	r3, [r7, #6]
 8003238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800323c:	d116      	bne.n	800326c <HAL_GPIO_EXTI_Callback+0x40>
    {
        system_state = (system_state == SYSTEM_RUNNING) ? SYSTEM_SLEEP : SYSTEM_RUNNING;
 800323e:	4b0d      	ldr	r3, [pc, #52]	@ (8003274 <HAL_GPIO_EXTI_Callback+0x48>)
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b01      	cmp	r3, #1
 8003246:	bf14      	ite	ne
 8003248:	2301      	movne	r3, #1
 800324a:	2300      	moveq	r3, #0
 800324c:	b2db      	uxtb	r3, r3
 800324e:	461a      	mov	r2, r3
 8003250:	4b08      	ldr	r3, [pc, #32]	@ (8003274 <HAL_GPIO_EXTI_Callback+0x48>)
 8003252:	701a      	strb	r2, [r3, #0]
        if(system_state == SYSTEM_SLEEP)
 8003254:	4b07      	ldr	r3, [pc, #28]	@ (8003274 <HAL_GPIO_EXTI_Callback+0x48>)
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d103      	bne.n	8003266 <HAL_GPIO_EXTI_Callback+0x3a>
        {
        	printf("LOW POWER MODE!\r\n");
 800325e:	4806      	ldr	r0, [pc, #24]	@ (8003278 <HAL_GPIO_EXTI_Callback+0x4c>)
 8003260:	f007 fd08 	bl	800ac74 <puts>
        else
        {
        	printf("SYSTEMS ONLINE!\r\n");
        }
    }
}
 8003264:	e002      	b.n	800326c <HAL_GPIO_EXTI_Callback+0x40>
        	printf("SYSTEMS ONLINE!\r\n");
 8003266:	4805      	ldr	r0, [pc, #20]	@ (800327c <HAL_GPIO_EXTI_Callback+0x50>)
 8003268:	f007 fd04 	bl	800ac74 <puts>
}
 800326c:	bf00      	nop
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	200003e0 	.word	0x200003e0
 8003278:	0800d000 	.word	0x0800d000
 800327c:	0800d014 	.word	0x0800d014

08003280 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003284:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <SystemInit+0x20>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328a:	4a05      	ldr	r2, [pc, #20]	@ (80032a0 <SystemInit+0x20>)
 800328c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032aa:	f107 0310 	add.w	r3, r7, #16
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032b4:	463b      	mov	r3, r7
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	605a      	str	r2, [r3, #4]
 80032bc:	609a      	str	r2, [r3, #8]
 80032be:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80032c0:	4b25      	ldr	r3, [pc, #148]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032c2:	4a26      	ldr	r2, [pc, #152]	@ (800335c <MX_TIM3_Init+0xb8>)
 80032c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80032c6:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032c8:	2253      	movs	r2, #83	@ 0x53
 80032ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032cc:	4b22      	ldr	r3, [pc, #136]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80032d2:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032da:	4b1f      	ldr	r3, [pc, #124]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032dc:	2200      	movs	r2, #0
 80032de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80032e6:	481c      	ldr	r0, [pc, #112]	@ (8003358 <MX_TIM3_Init+0xb4>)
 80032e8:	f004 fca0 	bl	8007c2c <HAL_TIM_IC_Init>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80032f2:	f7ff fc29 	bl	8002b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032fe:	f107 0310 	add.w	r3, r7, #16
 8003302:	4619      	mov	r1, r3
 8003304:	4814      	ldr	r0, [pc, #80]	@ (8003358 <MX_TIM3_Init+0xb4>)
 8003306:	f005 fdd7 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003310:	f7ff fc1a 	bl	8002b48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003314:	2300      	movs	r3, #0
 8003316:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003318:	2301      	movs	r3, #1
 800331a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003324:	463b      	mov	r3, r7
 8003326:	2200      	movs	r2, #0
 8003328:	4619      	mov	r1, r3
 800332a:	480b      	ldr	r0, [pc, #44]	@ (8003358 <MX_TIM3_Init+0xb4>)
 800332c:	f004 ff40 	bl	80081b0 <HAL_TIM_IC_ConfigChannel>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003336:	f7ff fc07 	bl	8002b48 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800333a:	463b      	mov	r3, r7
 800333c:	2208      	movs	r2, #8
 800333e:	4619      	mov	r1, r3
 8003340:	4805      	ldr	r0, [pc, #20]	@ (8003358 <MX_TIM3_Init+0xb4>)
 8003342:	f004 ff35 	bl	80081b0 <HAL_TIM_IC_ConfigChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 800334c:	f7ff fbfc 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003350:	bf00      	nop
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	200003e8 	.word	0x200003e8
 800335c:	40000400 	.word	0x40000400

08003360 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08a      	sub	sp, #40	@ 0x28
 8003364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003366:	f107 0320 	add.w	r3, r7, #32
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003370:	1d3b      	adds	r3, r7, #4
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	605a      	str	r2, [r3, #4]
 8003378:	609a      	str	r2, [r3, #8]
 800337a:	60da      	str	r2, [r3, #12]
 800337c:	611a      	str	r2, [r3, #16]
 800337e:	615a      	str	r2, [r3, #20]
 8003380:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003382:	4b2b      	ldr	r3, [pc, #172]	@ (8003430 <MX_TIM4_Init+0xd0>)
 8003384:	4a2b      	ldr	r2, [pc, #172]	@ (8003434 <MX_TIM4_Init+0xd4>)
 8003386:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8003388:	4b29      	ldr	r3, [pc, #164]	@ (8003430 <MX_TIM4_Init+0xd0>)
 800338a:	2253      	movs	r2, #83	@ 0x53
 800338c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338e:	4b28      	ldr	r3, [pc, #160]	@ (8003430 <MX_TIM4_Init+0xd0>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 49;
 8003394:	4b26      	ldr	r3, [pc, #152]	@ (8003430 <MX_TIM4_Init+0xd0>)
 8003396:	2231      	movs	r2, #49	@ 0x31
 8003398:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800339a:	4b25      	ldr	r3, [pc, #148]	@ (8003430 <MX_TIM4_Init+0xd0>)
 800339c:	2200      	movs	r2, #0
 800339e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033a0:	4b23      	ldr	r3, [pc, #140]	@ (8003430 <MX_TIM4_Init+0xd0>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80033a6:	4822      	ldr	r0, [pc, #136]	@ (8003430 <MX_TIM4_Init+0xd0>)
 80033a8:	f004 fb29 	bl	80079fe <HAL_TIM_PWM_Init>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80033b2:	f7ff fbc9 	bl	8002b48 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 80033b6:	2108      	movs	r1, #8
 80033b8:	481d      	ldr	r0, [pc, #116]	@ (8003430 <MX_TIM4_Init+0xd0>)
 80033ba:	f004 fdaf 	bl	8007f1c <HAL_TIM_OnePulse_Init>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80033c4:	f7ff fbc0 	bl	8002b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c8:	2300      	movs	r3, #0
 80033ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80033d0:	f107 0320 	add.w	r3, r7, #32
 80033d4:	4619      	mov	r1, r3
 80033d6:	4816      	ldr	r0, [pc, #88]	@ (8003430 <MX_TIM4_Init+0xd0>)
 80033d8:	f005 fd6e 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 80033e2:	f7ff fbb1 	bl	8002b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033e6:	2360      	movs	r3, #96	@ 0x60
 80033e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 80033ea:	230a      	movs	r3, #10
 80033ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033f2:	2300      	movs	r3, #0
 80033f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033f6:	1d3b      	adds	r3, r7, #4
 80033f8:	2204      	movs	r2, #4
 80033fa:	4619      	mov	r1, r3
 80033fc:	480c      	ldr	r0, [pc, #48]	@ (8003430 <MX_TIM4_Init+0xd0>)
 80033fe:	f004 ff73 	bl	80082e8 <HAL_TIM_PWM_ConfigChannel>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8003408:	f7ff fb9e 	bl	8002b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800340c:	1d3b      	adds	r3, r7, #4
 800340e:	2208      	movs	r2, #8
 8003410:	4619      	mov	r1, r3
 8003412:	4807      	ldr	r0, [pc, #28]	@ (8003430 <MX_TIM4_Init+0xd0>)
 8003414:	f004 ff68 	bl	80082e8 <HAL_TIM_PWM_ConfigChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 800341e:	f7ff fb93 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003422:	4803      	ldr	r0, [pc, #12]	@ (8003430 <MX_TIM4_Init+0xd0>)
 8003424:	f000 f910 	bl	8003648 <HAL_TIM_MspPostInit>

}
 8003428:	bf00      	nop
 800342a:	3728      	adds	r7, #40	@ 0x28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000430 	.word	0x20000430
 8003434:	40000800 	.word	0x40000800

08003438 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800343e:	f107 0308 	add.w	r3, r7, #8
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	609a      	str	r2, [r3, #8]
 800344a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800344c:	463b      	mov	r3, r7
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003454:	4b1d      	ldr	r3, [pc, #116]	@ (80034cc <MX_TIM5_Init+0x94>)
 8003456:	4a1e      	ldr	r2, [pc, #120]	@ (80034d0 <MX_TIM5_Init+0x98>)
 8003458:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 800345a:	4b1c      	ldr	r3, [pc, #112]	@ (80034cc <MX_TIM5_Init+0x94>)
 800345c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003460:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003462:	4b1a      	ldr	r3, [pc, #104]	@ (80034cc <MX_TIM5_Init+0x94>)
 8003464:	2200      	movs	r2, #0
 8003466:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9;
 8003468:	4b18      	ldr	r3, [pc, #96]	@ (80034cc <MX_TIM5_Init+0x94>)
 800346a:	2209      	movs	r2, #9
 800346c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800346e:	4b17      	ldr	r3, [pc, #92]	@ (80034cc <MX_TIM5_Init+0x94>)
 8003470:	2200      	movs	r2, #0
 8003472:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003474:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <MX_TIM5_Init+0x94>)
 8003476:	2200      	movs	r2, #0
 8003478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800347a:	4814      	ldr	r0, [pc, #80]	@ (80034cc <MX_TIM5_Init+0x94>)
 800347c:	f004 f9d0 	bl	8007820 <HAL_TIM_Base_Init>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003486:	f7ff fb5f 	bl	8002b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800348a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800348e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003490:	f107 0308 	add.w	r3, r7, #8
 8003494:	4619      	mov	r1, r3
 8003496:	480d      	ldr	r0, [pc, #52]	@ (80034cc <MX_TIM5_Init+0x94>)
 8003498:	f004 ffe8 	bl	800846c <HAL_TIM_ConfigClockSource>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80034a2:	f7ff fb51 	bl	8002b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a6:	2300      	movs	r3, #0
 80034a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034aa:	2300      	movs	r3, #0
 80034ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80034ae:	463b      	mov	r3, r7
 80034b0:	4619      	mov	r1, r3
 80034b2:	4806      	ldr	r0, [pc, #24]	@ (80034cc <MX_TIM5_Init+0x94>)
 80034b4:	f005 fd00 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80034be:	f7ff fb43 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80034c2:	bf00      	nop
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20000478 	.word	0x20000478
 80034d0:	40000c00 	.word	0x40000c00

080034d4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	@ 0x28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	609a      	str	r2, [r3, #8]
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a2c      	ldr	r2, [pc, #176]	@ (80035a4 <HAL_TIM_IC_MspInit+0xd0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d151      	bne.n	800359a <HAL_TIM_IC_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	4b2b      	ldr	r3, [pc, #172]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	4a2a      	ldr	r2, [pc, #168]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003500:	f043 0302 	orr.w	r3, r3, #2
 8003504:	6413      	str	r3, [r2, #64]	@ 0x40
 8003506:	4b28      	ldr	r3, [pc, #160]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]
 8003516:	4b24      	ldr	r3, [pc, #144]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	4a23      	ldr	r2, [pc, #140]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	6313      	str	r3, [r2, #48]	@ 0x30
 8003522:	4b21      	ldr	r3, [pc, #132]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	4a1c      	ldr	r2, [pc, #112]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003538:	f043 0302 	orr.w	r3, r3, #2
 800353c:	6313      	str	r3, [r2, #48]	@ 0x30
 800353e:	4b1a      	ldr	r3, [pc, #104]	@ (80035a8 <HAL_TIM_IC_MspInit+0xd4>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	60bb      	str	r3, [r7, #8]
 8003548:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800354a:	2340      	movs	r3, #64	@ 0x40
 800354c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	2302      	movs	r3, #2
 8003550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003556:	2300      	movs	r3, #0
 8003558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800355a:	2302      	movs	r3, #2
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355e:	f107 0314 	add.w	r3, r7, #20
 8003562:	4619      	mov	r1, r3
 8003564:	4811      	ldr	r0, [pc, #68]	@ (80035ac <HAL_TIM_IC_MspInit+0xd8>)
 8003566:	f001 fd05 	bl	8004f74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800356a:	2301      	movs	r3, #1
 800356c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2300      	movs	r3, #0
 8003578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800357a:	2302      	movs	r3, #2
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357e:	f107 0314 	add.w	r3, r7, #20
 8003582:	4619      	mov	r1, r3
 8003584:	480a      	ldr	r0, [pc, #40]	@ (80035b0 <HAL_TIM_IC_MspInit+0xdc>)
 8003586:	f001 fcf5 	bl	8004f74 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800358a:	2200      	movs	r2, #0
 800358c:	2100      	movs	r1, #0
 800358e:	201d      	movs	r0, #29
 8003590:	f001 fc27 	bl	8004de2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003594:	201d      	movs	r0, #29
 8003596:	f001 fc40 	bl	8004e1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800359a:	bf00      	nop
 800359c:	3728      	adds	r7, #40	@ 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40000400 	.word	0x40000400
 80035a8:	40023800 	.word	0x40023800
 80035ac:	40020000 	.word	0x40020000
 80035b0:	40020400 	.word	0x40020400

080035b4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a0b      	ldr	r2, [pc, #44]	@ (80035f0 <HAL_TIM_PWM_MspInit+0x3c>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d10d      	bne.n	80035e2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <HAL_TIM_PWM_MspInit+0x40>)
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	4a09      	ldr	r2, [pc, #36]	@ (80035f4 <HAL_TIM_PWM_MspInit+0x40>)
 80035d0:	f043 0304 	orr.w	r3, r3, #4
 80035d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035d6:	4b07      	ldr	r3, [pc, #28]	@ (80035f4 <HAL_TIM_PWM_MspInit+0x40>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	f003 0304 	and.w	r3, r3, #4
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80035e2:	bf00      	nop
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	40000800 	.word	0x40000800
 80035f4:	40023800 	.word	0x40023800

080035f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a0e      	ldr	r2, [pc, #56]	@ (8003640 <HAL_TIM_Base_MspInit+0x48>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d115      	bne.n	8003636 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	4b0d      	ldr	r3, [pc, #52]	@ (8003644 <HAL_TIM_Base_MspInit+0x4c>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	4a0c      	ldr	r2, [pc, #48]	@ (8003644 <HAL_TIM_Base_MspInit+0x4c>)
 8003614:	f043 0308 	orr.w	r3, r3, #8
 8003618:	6413      	str	r3, [r2, #64]	@ 0x40
 800361a:	4b0a      	ldr	r3, [pc, #40]	@ (8003644 <HAL_TIM_Base_MspInit+0x4c>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003626:	2200      	movs	r2, #0
 8003628:	2100      	movs	r1, #0
 800362a:	2032      	movs	r0, #50	@ 0x32
 800362c:	f001 fbd9 	bl	8004de2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003630:	2032      	movs	r0, #50	@ 0x32
 8003632:	f001 fbf2 	bl	8004e1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40000c00 	.word	0x40000c00
 8003644:	40023800 	.word	0x40023800

08003648 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003650:	f107 030c 	add.w	r3, r7, #12
 8003654:	2200      	movs	r2, #0
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	605a      	str	r2, [r3, #4]
 800365a:	609a      	str	r2, [r3, #8]
 800365c:	60da      	str	r2, [r3, #12]
 800365e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a12      	ldr	r2, [pc, #72]	@ (80036b0 <HAL_TIM_MspPostInit+0x68>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d11e      	bne.n	80036a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	60bb      	str	r3, [r7, #8]
 800366e:	4b11      	ldr	r3, [pc, #68]	@ (80036b4 <HAL_TIM_MspPostInit+0x6c>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003672:	4a10      	ldr	r2, [pc, #64]	@ (80036b4 <HAL_TIM_MspPostInit+0x6c>)
 8003674:	f043 0308 	orr.w	r3, r3, #8
 8003678:	6313      	str	r3, [r2, #48]	@ 0x30
 800367a:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_TIM_MspPostInit+0x6c>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003686:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800368a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800368c:	2302      	movs	r3, #2
 800368e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003690:	2300      	movs	r3, #0
 8003692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003694:	2300      	movs	r3, #0
 8003696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003698:	2302      	movs	r3, #2
 800369a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800369c:	f107 030c 	add.w	r3, r7, #12
 80036a0:	4619      	mov	r1, r3
 80036a2:	4805      	ldr	r0, [pc, #20]	@ (80036b8 <HAL_TIM_MspPostInit+0x70>)
 80036a4:	f001 fc66 	bl	8004f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80036a8:	bf00      	nop
 80036aa:	3720      	adds	r7, #32
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40000800 	.word	0x40000800
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40020c00 	.word	0x40020c00

080036bc <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  StepperUltrasonic_HandleStepperTimer(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7fe f8fd 	bl	80018c4 <StepperUltrasonic_HandleStepperTimer>
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036d8:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036da:	4a12      	ldr	r2, [pc, #72]	@ (8003724 <MX_USART1_UART_Init+0x50>)
 80036dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80036de:	4b10      	ldr	r3, [pc, #64]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036f8:	4b09      	ldr	r3, [pc, #36]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 80036fa:	220c      	movs	r2, #12
 80036fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036fe:	4b08      	ldr	r3, [pc, #32]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 8003700:	2200      	movs	r2, #0
 8003702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003704:	4b06      	ldr	r3, [pc, #24]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 8003706:	2200      	movs	r2, #0
 8003708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800370a:	4805      	ldr	r0, [pc, #20]	@ (8003720 <MX_USART1_UART_Init+0x4c>)
 800370c:	f005 fc64 	bl	8008fd8 <HAL_UART_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003716:	f7ff fa17 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200004c0 	.word	0x200004c0
 8003724:	40011000 	.word	0x40011000

08003728 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800372c:	4b11      	ldr	r3, [pc, #68]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 800372e:	4a12      	ldr	r2, [pc, #72]	@ (8003778 <MX_USART3_UART_Init+0x50>)
 8003730:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003732:	4b10      	ldr	r3, [pc, #64]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 8003734:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003738:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800373a:	4b0e      	ldr	r3, [pc, #56]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 800373c:	2200      	movs	r2, #0
 800373e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 8003742:	2200      	movs	r2, #0
 8003744:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003746:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 8003748:	2200      	movs	r2, #0
 800374a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 800374e:	220c      	movs	r2, #12
 8003750:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003752:	4b08      	ldr	r3, [pc, #32]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 8003754:	2200      	movs	r2, #0
 8003756:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 800375a:	2200      	movs	r2, #0
 800375c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800375e:	4805      	ldr	r0, [pc, #20]	@ (8003774 <MX_USART3_UART_Init+0x4c>)
 8003760:	f005 fc3a 	bl	8008fd8 <HAL_UART_Init>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800376a:	f7ff f9ed 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000508 	.word	0x20000508
 8003778:	40004800 	.word	0x40004800

0800377c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08c      	sub	sp, #48	@ 0x30
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	f107 031c 	add.w	r3, r7, #28
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a46      	ldr	r2, [pc, #280]	@ (80038b4 <HAL_UART_MspInit+0x138>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d153      	bne.n	8003846 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	4b45      	ldr	r3, [pc, #276]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a6:	4a44      	ldr	r2, [pc, #272]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037a8:	f043 0310 	orr.w	r3, r3, #16
 80037ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80037ae:	4b42      	ldr	r3, [pc, #264]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	f003 0310 	and.w	r3, r3, #16
 80037b6:	61bb      	str	r3, [r7, #24]
 80037b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	617b      	str	r3, [r7, #20]
 80037be:	4b3e      	ldr	r3, [pc, #248]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c2:	4a3d      	ldr	r2, [pc, #244]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ca:	4b3b      	ldr	r3, [pc, #236]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037d6:	2300      	movs	r3, #0
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	4b37      	ldr	r3, [pc, #220]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037de:	4a36      	ldr	r2, [pc, #216]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037e0:	f043 0302 	orr.w	r3, r3, #2
 80037e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037e6:	4b34      	ldr	r3, [pc, #208]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 80037e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	613b      	str	r3, [r7, #16]
 80037f0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80037f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f8:	2302      	movs	r3, #2
 80037fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fc:	2300      	movs	r3, #0
 80037fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003800:	2303      	movs	r3, #3
 8003802:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003804:	2307      	movs	r3, #7
 8003806:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	f107 031c 	add.w	r3, r7, #28
 800380c:	4619      	mov	r1, r3
 800380e:	482b      	ldr	r0, [pc, #172]	@ (80038bc <HAL_UART_MspInit+0x140>)
 8003810:	f001 fbb0 	bl	8004f74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003814:	2340      	movs	r3, #64	@ 0x40
 8003816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003818:	2302      	movs	r3, #2
 800381a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381c:	2300      	movs	r3, #0
 800381e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003820:	2303      	movs	r3, #3
 8003822:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003824:	2307      	movs	r3, #7
 8003826:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003828:	f107 031c 	add.w	r3, r7, #28
 800382c:	4619      	mov	r1, r3
 800382e:	4824      	ldr	r0, [pc, #144]	@ (80038c0 <HAL_UART_MspInit+0x144>)
 8003830:	f001 fba0 	bl	8004f74 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	2025      	movs	r0, #37	@ 0x25
 800383a:	f001 fad2 	bl	8004de2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800383e:	2025      	movs	r0, #37	@ 0x25
 8003840:	f001 faeb 	bl	8004e1a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003844:	e031      	b.n	80038aa <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART3)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a1e      	ldr	r2, [pc, #120]	@ (80038c4 <HAL_UART_MspInit+0x148>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d12c      	bne.n	80038aa <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	4b18      	ldr	r3, [pc, #96]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	4a17      	ldr	r2, [pc, #92]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 800385a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800385e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003860:	4b15      	ldr	r3, [pc, #84]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800386c:	2300      	movs	r3, #0
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 8003872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003874:	4a10      	ldr	r2, [pc, #64]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 8003876:	f043 0308 	orr.w	r3, r3, #8
 800387a:	6313      	str	r3, [r2, #48]	@ 0x30
 800387c:	4b0e      	ldr	r3, [pc, #56]	@ (80038b8 <HAL_UART_MspInit+0x13c>)
 800387e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003880:	f003 0308 	and.w	r3, r3, #8
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003888:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800388c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388e:	2302      	movs	r3, #2
 8003890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003892:	2300      	movs	r3, #0
 8003894:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003896:	2303      	movs	r3, #3
 8003898:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800389a:	2307      	movs	r3, #7
 800389c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800389e:	f107 031c 	add.w	r3, r7, #28
 80038a2:	4619      	mov	r1, r3
 80038a4:	4808      	ldr	r0, [pc, #32]	@ (80038c8 <HAL_UART_MspInit+0x14c>)
 80038a6:	f001 fb65 	bl	8004f74 <HAL_GPIO_Init>
}
 80038aa:	bf00      	nop
 80038ac:	3730      	adds	r7, #48	@ 0x30
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40011000 	.word	0x40011000
 80038b8:	40023800 	.word	0x40023800
 80038bc:	40020000 	.word	0x40020000
 80038c0:	40020400 	.word	0x40020400
 80038c4:	40004800 	.word	0x40004800
 80038c8:	40020c00 	.word	0x40020c00

080038cc <HAL_UART_TxCpltCallback>:
volatile uint8_t wifi_response_ready = 0;

//THE INTERRUPT HANDLERS ARE WEAK FUNCTION BY DEFAULT, SO IT WOULD BE OPTIMAL TO REDEFINE THEM IN THE LIBRARY RATHER THAN THE MAIN PROGRAM.

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) //ONCE THE "HAL_UART_Transmit_IT()" FINISHED TRANSFERING BYTES, HAL DETECTS THE "TC" INTERRUPT AND CALLS THIS CALLBACK FUNCTION WHICH SETS "wifi_tx_done = 1" MEANING UART TX IS FREE.
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
    if (huart == wifi_uart)
 80038d4:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <HAL_UART_TxCpltCallback+0x24>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d102      	bne.n	80038e4 <HAL_UART_TxCpltCallback+0x18>
        wifi_tx_done = 1; //SWITCH VARIABLE IF DATA TRANSFERED WAS SENT TO WIFI MODULE
 80038de:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <HAL_UART_TxCpltCallback+0x28>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	701a      	strb	r2, [r3, #0]
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	20000550 	.word	0x20000550
 80038f4:	20000010 	.word	0x20000010

080038f8 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) //THE HAL INTERRUPT SERVICE ROUTINE SEES THE "IDLE" OR "BUFFER FULL" FLAG. IT CALLS THIS FUNCTION AND PASSES THE NUMBER OF BYTES RECEIVED. THIS FUNCTION NULL-TERMINATED THE STRING TO ENSURE SAFETY WHEN USING STRING FUNCTIONS.
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	807b      	strh	r3, [r7, #2]
    if (huart == wifi_uart)
 8003904:	4b12      	ldr	r3, [pc, #72]	@ (8003950 <HAL_UARTEx_RxEventCallback+0x58>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	429a      	cmp	r2, r3
 800390c:	d11b      	bne.n	8003946 <HAL_UARTEx_RxEventCallback+0x4e>
    {
    	//COPY DATA TO SECONDARY BUFFER
    	memcpy(wifi_rx_shadow_buffer, wifi_rx_buffer, size);
 800390e:	887b      	ldrh	r3, [r7, #2]
 8003910:	461a      	mov	r2, r3
 8003912:	4910      	ldr	r1, [pc, #64]	@ (8003954 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003914:	4810      	ldr	r0, [pc, #64]	@ (8003958 <HAL_UARTEx_RxEventCallback+0x60>)
 8003916:	f007 fb6c 	bl	800aff2 <memcpy>
    	wifi_rx_shadow_buffer[size] = '\0';
 800391a:	887b      	ldrh	r3, [r7, #2]
 800391c:	4a0e      	ldr	r2, [pc, #56]	@ (8003958 <HAL_UARTEx_RxEventCallback+0x60>)
 800391e:	2100      	movs	r1, #0
 8003920:	54d1      	strb	r1, [r2, r3]

    	wifi_rx_size = size;
 8003922:	4a0e      	ldr	r2, [pc, #56]	@ (800395c <HAL_UARTEx_RxEventCallback+0x64>)
 8003924:	887b      	ldrh	r3, [r7, #2]
 8003926:	8013      	strh	r3, [r2, #0]
    	wifi_rx_ready = 1; //STM MODULE IS READY FOR RECEPTION AGAIN
 8003928:	4b0d      	ldr	r3, [pc, #52]	@ (8003960 <HAL_UARTEx_RxEventCallback+0x68>)
 800392a:	2201      	movs	r2, #1
 800392c:	701a      	strb	r2, [r3, #0]

    	memset(wifi_rx_buffer, 0, WIFI_RX_BUF_LEN); //CLEAR MEMORY BEFORE RE-ARMING THE RECEPTION FOR SAFETY.
 800392e:	2280      	movs	r2, #128	@ 0x80
 8003930:	2100      	movs	r1, #0
 8003932:	4808      	ldr	r0, [pc, #32]	@ (8003954 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003934:	f007 fab4 	bl	800aea0 <memset>
        HAL_UARTEx_ReceiveToIdle_IT(wifi_uart,wifi_rx_buffer,WIFI_RX_BUF_LEN); //RECEPTION IS IMMEDIATELY ENABLED AGAIN AFTER SUCCESSFUL STRING PARSING.
 8003938:	4b05      	ldr	r3, [pc, #20]	@ (8003950 <HAL_UARTEx_RxEventCallback+0x58>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2280      	movs	r2, #128	@ 0x80
 800393e:	4905      	ldr	r1, [pc, #20]	@ (8003954 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003940:	4618      	mov	r0, r3
 8003942:	f005 fc5a 	bl	80091fa <HAL_UARTEx_ReceiveToIdle_IT>

    }
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000550 	.word	0x20000550
 8003954:	20000554 	.word	0x20000554
 8003958:	200005d4 	.word	0x200005d4
 800395c:	20000656 	.word	0x20000656
 8003960:	20000654 	.word	0x20000654

08003964 <WiFi_Init>:

//INITIALIZE WI-FI MODULE WITH BASIC FUNCTIONS.
void WiFi_Init(UART_HandleTypeDef *huart){
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	wifi_uart = huart;
 800396c:	4a10      	ldr	r2, [pc, #64]	@ (80039b0 <WiFi_Init+0x4c>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6013      	str	r3, [r2, #0]
	HAL_Delay(2000);
 8003972:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003976:	f000 fd25 	bl	80043c4 <HAL_Delay>
	HAL_UARTEx_ReceiveToIdle_IT(wifi_uart,wifi_rx_buffer,WIFI_RX_BUF_LEN);//START TRANSFERING BYTES INTO THE BUFFER. WHEN THE UART LINE STAYS HIGH FOR ONE FRAME TIME, IDLE FLAG IS TRIGGERED AND IT AUTOMATICALLY CALLS FOR "HAL_UARTEx_RxEventCallback()"
 800397a:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <WiFi_Init+0x4c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2280      	movs	r2, #128	@ 0x80
 8003980:	490c      	ldr	r1, [pc, #48]	@ (80039b4 <WiFi_Init+0x50>)
 8003982:	4618      	mov	r0, r3
 8003984:	f005 fc39 	bl	80091fa <HAL_UARTEx_ReceiveToIdle_IT>
	//THIS PART CAN BE ENABLED FOR DEBUGGING
	WiFi_Send_Command("AT\r\n","OK",1000);
 8003988:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800398c:	490a      	ldr	r1, [pc, #40]	@ (80039b8 <WiFi_Init+0x54>)
 800398e:	480b      	ldr	r0, [pc, #44]	@ (80039bc <WiFi_Init+0x58>)
 8003990:	f000 f81a 	bl	80039c8 <WiFi_Send_Command>
	WiFi_Send_Command("AT+CWMODE=1\r\n","OK",1000);
 8003994:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003998:	4907      	ldr	r1, [pc, #28]	@ (80039b8 <WiFi_Init+0x54>)
 800399a:	4809      	ldr	r0, [pc, #36]	@ (80039c0 <WiFi_Init+0x5c>)
 800399c:	f000 f814 	bl	80039c8 <WiFi_Send_Command>
	printf("Wi-Fi module ready in STA mode. \r\n");
 80039a0:	4808      	ldr	r0, [pc, #32]	@ (80039c4 <WiFi_Init+0x60>)
 80039a2:	f007 f967 	bl	800ac74 <puts>
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20000550 	.word	0x20000550
 80039b4:	20000554 	.word	0x20000554
 80039b8:	0800d028 	.word	0x0800d028
 80039bc:	0800d02c 	.word	0x0800d02c
 80039c0:	0800d034 	.word	0x0800d034
 80039c4:	0800d044 	.word	0x0800d044

080039c8 <WiFi_Send_Command>:

//SEND AN AT-COMMAND TO THE ESP8266 MODULE TO BE EXECUTED
wifi_status_t WiFi_Send_Command(char* Command, const char* expected, uint32_t timeout_ms){
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
	if(!wifi_tx_done){ //CHECK IF UART IS AVAILABLE TO RECEIVE COMMANDS
 80039d4:	4b24      	ldr	r3, [pc, #144]	@ (8003a68 <WiFi_Send_Command+0xa0>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <WiFi_Send_Command+0x1a>
		return WIFI_BUSY;
 80039de:	2303      	movs	r3, #3
 80039e0:	e03d      	b.n	8003a5e <WiFi_Send_Command+0x96>
	}
	wifi_tx_done = 0; //MARK UART AS BUSY UNTIL THE TRANSMISSION COMPLETE CALLBACK RUNS
 80039e2:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <WiFi_Send_Command+0xa0>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	701a      	strb	r2, [r3, #0]
	wifi_rx_ready = 0; //CLEAR READY FLAG BEFORE WAITING FOR A NEW RESPONSE
 80039e8:	4b20      	ldr	r3, [pc, #128]	@ (8003a6c <WiFi_Send_Command+0xa4>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	701a      	strb	r2, [r3, #0]
	memset(wifi_rx_shadow_buffer, 0, sizeof(wifi_rx_shadow_buffer));
 80039ee:	2280      	movs	r2, #128	@ 0x80
 80039f0:	2100      	movs	r1, #0
 80039f2:	481f      	ldr	r0, [pc, #124]	@ (8003a70 <WiFi_Send_Command+0xa8>)
 80039f4:	f007 fa54 	bl	800aea0 <memset>
    HAL_UART_Transmit_IT(wifi_uart, (uint8_t*)Command, (uint16_t)strlen(Command));//BASIC TRANSMITION FUNCTION THAT SEND THE COMMAND BIT BY BIT TO THE ESP8266 MODULE. TRIGGERS "TC" INTERRUPT WHEN COMPLETE.
 80039f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a74 <WiFi_Send_Command+0xac>)
 80039fa:	681c      	ldr	r4, [r3, #0]
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7fc fc57 	bl	80002b0 <strlen>
 8003a02:	4603      	mov	r3, r0
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	461a      	mov	r2, r3
 8003a08:	68f9      	ldr	r1, [r7, #12]
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f005 fbbf 	bl	800918e <HAL_UART_Transmit_IT>
    uint32_t tickstart = HAL_GetTick(); //INITIALIZE A COUNTDOWN
 8003a10:	f000 fccc 	bl	80043ac <HAL_GetTick>
 8003a14:	6178      	str	r0, [r7, #20]
    while((HAL_GetTick() - tickstart) < timeout_ms){ //CHECK IF TIME SPENT WAITING FOR A RESPONSE IS LESS THAN USER DEFINED TIMEOUT
 8003a16:	e019      	b.n	8003a4c <WiFi_Send_Command+0x84>
        if(wifi_rx_ready){ //CHECK IF STM IS READY TO RECEIVE DATA FROM WIFI MODULE
 8003a18:	4b14      	ldr	r3, [pc, #80]	@ (8003a6c <WiFi_Send_Command+0xa4>)
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00b      	beq.n	8003a3a <WiFi_Send_Command+0x72>
                if(strstr((char*)wifi_rx_shadow_buffer,expected)){ //CHECK IF THE DATA RECEIVED IS AS EXPECTED
 8003a22:	68b9      	ldr	r1, [r7, #8]
 8003a24:	4812      	ldr	r0, [pc, #72]	@ (8003a70 <WiFi_Send_Command+0xa8>)
 8003a26:	f007 fa56 	bl	800aed6 <strstr>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d004      	beq.n	8003a3a <WiFi_Send_Command+0x72>
                        wifi_rx_ready = 0;
 8003a30:	4b0e      	ldr	r3, [pc, #56]	@ (8003a6c <WiFi_Send_Command+0xa4>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	701a      	strb	r2, [r3, #0]
                        return WIFI_OK;
 8003a36:	2300      	movs	r3, #0
 8003a38:	e011      	b.n	8003a5e <WiFi_Send_Command+0x96>
                }
        }
        if(strstr((char*)wifi_rx_shadow_buffer,"ERROR")){ //CHECK IF THE MODULE THROWS AN ERROR
 8003a3a:	490f      	ldr	r1, [pc, #60]	@ (8003a78 <WiFi_Send_Command+0xb0>)
 8003a3c:	480c      	ldr	r0, [pc, #48]	@ (8003a70 <WiFi_Send_Command+0xa8>)
 8003a3e:	f007 fa4a 	bl	800aed6 <strstr>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <WiFi_Send_Command+0x84>
                return WIFI_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e008      	b.n	8003a5e <WiFi_Send_Command+0x96>
    while((HAL_GetTick() - tickstart) < timeout_ms){ //CHECK IF TIME SPENT WAITING FOR A RESPONSE IS LESS THAN USER DEFINED TIMEOUT
 8003a4c:	f000 fcae 	bl	80043ac <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d8dd      	bhi.n	8003a18 <WiFi_Send_Command+0x50>
        }
    }
    return WIFI_TIMEOUT; //RESPONSE TIMEOUT
 8003a5c:	2302      	movs	r3, #2
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd90      	pop	{r4, r7, pc}
 8003a66:	bf00      	nop
 8003a68:	20000010 	.word	0x20000010
 8003a6c:	20000654 	.word	0x20000654
 8003a70:	200005d4 	.word	0x200005d4
 8003a74:	20000550 	.word	0x20000550
 8003a78:	0800d068 	.word	0x0800d068

08003a7c <WiFi_Connect>:

//CONNECT DIRECTLY TO WIFI
wifi_status_t WiFi_Connect(const char *ssid, const char *password){
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b0b4      	sub	sp, #208	@ 0xd0
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
    char cmd[128]; //INITIALIZE A STRING THAT HOLDS THE AT-COMMAND FOR THE MODULE
    char ip[64];
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password); //COPY THE COMMAND WITH APPROPRIATE SSID AND PASSWORD INTO THE "cmd" STRING
 8003a86:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a13      	ldr	r2, [pc, #76]	@ (8003ae0 <WiFi_Connect+0x64>)
 8003a92:	2180      	movs	r1, #128	@ 0x80
 8003a94:	f007 f8f6 	bl	800ac84 <sniprintf>
    if (WiFi_Send_Command(cmd, "OK", 15000) != WIFI_OK) {
 8003a98:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003a9c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8003aa0:	4910      	ldr	r1, [pc, #64]	@ (8003ae4 <WiFi_Connect+0x68>)
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7ff ff90 	bl	80039c8 <WiFi_Send_Command>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <WiFi_Connect+0x36>
    	return WIFI_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e012      	b.n	8003ad8 <WiFi_Connect+0x5c>
    }

    memset(ip, 0, sizeof(ip));
 8003ab2:	f107 0308 	add.w	r3, r7, #8
 8003ab6:	2240      	movs	r2, #64	@ 0x40
 8003ab8:	2100      	movs	r1, #0
 8003aba:	4618      	mov	r0, r3
 8003abc:	f007 f9f0 	bl	800aea0 <memset>
    WiFi_GetIP(ip,sizeof(ip));
 8003ac0:	f107 0308 	add.w	r3, r7, #8
 8003ac4:	2140      	movs	r1, #64	@ 0x40
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f80e 	bl	8003ae8 <WiFi_GetIP>
    if (ip[0] != '\0') {
 8003acc:	7a3b      	ldrb	r3, [r7, #8]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <WiFi_Connect+0x5a>
    	WIFI_LOG("WiFi_Connect: connected, IP = %s\r\n", ip);
    	return WIFI_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e000      	b.n	8003ad8 <WiFi_Connect+0x5c>
    } else {
    	WIFI_LOG("WiFi_Connect: no IP, connect failed\r\n");
    	return WIFI_ERROR;
 8003ad6:	2301      	movs	r3, #1
    }
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	37c8      	adds	r7, #200	@ 0xc8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	0800d070 	.word	0x0800d070
 8003ae4:	0800d028 	.word	0x0800d028

08003ae8 <WiFi_GetIP>:

wifi_status_t WiFi_GetIP(char *out_buf, uint16_t buf_len){
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	807b      	strh	r3, [r7, #2]
	WiFi_Send_Command("AT+CIFSR\r\n","OK",2000); //RETURN THE IP ADDRESS OF THE STATION
 8003af4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003af8:	4910      	ldr	r1, [pc, #64]	@ (8003b3c <WiFi_GetIP+0x54>)
 8003afa:	4811      	ldr	r0, [pc, #68]	@ (8003b40 <WiFi_GetIP+0x58>)
 8003afc:	f7ff ff64 	bl	80039c8 <WiFi_Send_Command>
	strncpy(out_buf,(char*)wifi_rx_shadow_buffer,buf_len); //COPY THE FULL TEXT INTO "out_buf"
 8003b00:	887b      	ldrh	r3, [r7, #2]
 8003b02:	461a      	mov	r2, r3
 8003b04:	490f      	ldr	r1, [pc, #60]	@ (8003b44 <WiFi_GetIP+0x5c>)
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f007 f9d2 	bl	800aeb0 <strncpy>
	while(strstr((char*)wifi_rx_shadow_buffer, "busy p")) { //IF WIFI MODULE IS BUSY, WAIT 200ms AND TRY AGAIN
 8003b0c:	bf00      	nop
 8003b0e:	490e      	ldr	r1, [pc, #56]	@ (8003b48 <WiFi_GetIP+0x60>)
 8003b10:	480c      	ldr	r0, [pc, #48]	@ (8003b44 <WiFi_GetIP+0x5c>)
 8003b12:	f007 f9e0 	bl	800aed6 <strstr>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00a      	beq.n	8003b32 <WiFi_GetIP+0x4a>
	    HAL_Delay(200);
 8003b1c:	20c8      	movs	r0, #200	@ 0xc8
 8003b1e:	f000 fc51 	bl	80043c4 <HAL_Delay>
	    return WiFi_Send_Command("AT+CIFSR\r\n","OK",2000);
 8003b22:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003b26:	4905      	ldr	r1, [pc, #20]	@ (8003b3c <WiFi_GetIP+0x54>)
 8003b28:	4805      	ldr	r0, [pc, #20]	@ (8003b40 <WiFi_GetIP+0x58>)
 8003b2a:	f7ff ff4d 	bl	80039c8 <WiFi_Send_Command>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	e000      	b.n	8003b34 <WiFi_GetIP+0x4c>
	}
	return WIFI_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	0800d028 	.word	0x0800d028
 8003b40:	0800d088 	.word	0x0800d088
 8003b44:	200005d4 	.word	0x200005d4
 8003b48:	0800d094 	.word	0x0800d094

08003b4c <WiFi_SendRaw>:
	return WIFI_OK;

}


wifi_status_t WiFi_SendRaw(const uint8_t* data, uint16_t length){
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	807b      	strh	r3, [r7, #2]
	while(wifi_tx_done == 0){
 8003b58:	e002      	b.n	8003b60 <WiFi_SendRaw+0x14>
		HAL_Delay(1); //LOOP UNTIL TX LINE IS AVAILABLE
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	f000 fc32 	bl	80043c4 <HAL_Delay>
	while(wifi_tx_done == 0){
 8003b60:	4b10      	ldr	r3, [pc, #64]	@ (8003ba4 <WiFi_SendRaw+0x58>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0f7      	beq.n	8003b5a <WiFi_SendRaw+0xe>
	}
	if(wifi_tx_done == 1){
 8003b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <WiFi_SendRaw+0x58>)
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d112      	bne.n	8003b9a <WiFi_SendRaw+0x4e>
		wifi_tx_done = 0; //ONCE TX LINE IS AVAILABLE: LOCK IT
 8003b74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <WiFi_SendRaw+0x58>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(wifi_uart,data, length); //TRANSMIT DATA TO ESP-01 MODULE
 8003b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba8 <WiFi_SendRaw+0x5c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	887a      	ldrh	r2, [r7, #2]
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f005 fb03 	bl	800918e <HAL_UART_Transmit_IT>
		while(wifi_tx_done == 0){
 8003b88:	e002      	b.n	8003b90 <WiFi_SendRaw+0x44>
			HAL_Delay(1); //WAIT UNTIL DATA IS SENT
 8003b8a:	2001      	movs	r0, #1
 8003b8c:	f000 fc1a 	bl	80043c4 <HAL_Delay>
		while(wifi_tx_done == 0){
 8003b90:	4b04      	ldr	r3, [pc, #16]	@ (8003ba4 <WiFi_SendRaw+0x58>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f7      	beq.n	8003b8a <WiFi_SendRaw+0x3e>
		}
	}
	return WIFI_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000010 	.word	0x20000010
 8003ba8:	20000550 	.word	0x20000550

08003bac <WiFi_Expect>:


wifi_status_t WiFi_Expect(const char *expected, uint32_t timeout_ms){
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
	wifi_rx_ready = 0;
 8003bb6:	4b24      	ldr	r3, [pc, #144]	@ (8003c48 <WiFi_Expect+0x9c>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]
	memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003bbc:	2280      	movs	r2, #128	@ 0x80
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	4822      	ldr	r0, [pc, #136]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003bc2:	f007 f96d 	bl	800aea0 <memset>
	uint32_t start = HAL_GetTick();
 8003bc6:	f000 fbf1 	bl	80043ac <HAL_GetTick>
 8003bca:	60f8      	str	r0, [r7, #12]
	while(HAL_GetTick() - start < timeout_ms){
 8003bcc:	e02e      	b.n	8003c2c <WiFi_Expect+0x80>

		if (wifi_rx_ready == 1){
 8003bce:	4b1e      	ldr	r3, [pc, #120]	@ (8003c48 <WiFi_Expect+0x9c>)
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d129      	bne.n	8003c2c <WiFi_Expect+0x80>
			WIFI_LOG("WiFi_Expect: received -> %s\r\n", wifi_rx_shadow_buffer);
			if (strstr((char*)wifi_rx_shadow_buffer,expected)){
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	481c      	ldr	r0, [pc, #112]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003bdc:	f007 f97b 	bl	800aed6 <strstr>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d009      	beq.n	8003bfa <WiFi_Expect+0x4e>
				memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003be6:	2280      	movs	r2, #128	@ 0x80
 8003be8:	2100      	movs	r1, #0
 8003bea:	4818      	ldr	r0, [pc, #96]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003bec:	f007 f958 	bl	800aea0 <memset>
				wifi_rx_ready = 0;
 8003bf0:	4b15      	ldr	r3, [pc, #84]	@ (8003c48 <WiFi_Expect+0x9c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	701a      	strb	r2, [r3, #0]
				return WIFI_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e021      	b.n	8003c3e <WiFi_Expect+0x92>
			}
			if (strstr((char*)wifi_rx_shadow_buffer,"ERROR")){
 8003bfa:	4915      	ldr	r1, [pc, #84]	@ (8003c50 <WiFi_Expect+0xa4>)
 8003bfc:	4813      	ldr	r0, [pc, #76]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003bfe:	f007 f96a 	bl	800aed6 <strstr>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d009      	beq.n	8003c1c <WiFi_Expect+0x70>
				memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003c08:	2280      	movs	r2, #128	@ 0x80
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	480f      	ldr	r0, [pc, #60]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003c0e:	f007 f947 	bl	800aea0 <memset>
				wifi_rx_ready = 0;
 8003c12:	4b0d      	ldr	r3, [pc, #52]	@ (8003c48 <WiFi_Expect+0x9c>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	701a      	strb	r2, [r3, #0]
				return WIFI_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e010      	b.n	8003c3e <WiFi_Expect+0x92>
			}
			wifi_rx_ready = 0;
 8003c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <WiFi_Expect+0x9c>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	701a      	strb	r2, [r3, #0]
			memset(wifi_rx_shadow_buffer,0,sizeof(wifi_rx_shadow_buffer));
 8003c22:	2280      	movs	r2, #128	@ 0x80
 8003c24:	2100      	movs	r1, #0
 8003c26:	4809      	ldr	r0, [pc, #36]	@ (8003c4c <WiFi_Expect+0xa0>)
 8003c28:	f007 f93a 	bl	800aea0 <memset>
	while(HAL_GetTick() - start < timeout_ms){
 8003c2c:	f000 fbbe 	bl	80043ac <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d8c8      	bhi.n	8003bce <WiFi_Expect+0x22>
		}
	}
	WIFI_LOG("WiFi_Expect: TIMEOUT waiting for \"%s\"\r\n", expected);
	return WIFI_TIMEOUT;
 8003c3c:	2302      	movs	r3, #2
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20000654 	.word	0x20000654
 8003c4c:	200005d4 	.word	0x200005d4
 8003c50:	0800d068 	.word	0x0800d068

08003c54 <WiFi_HTTP_Send>:
#include "wifi_http_support.h"

wifi_status_t WiFi_HTTP_Send(const char* method, const char* host_ip, uint16_t port,const char* path, const wifi_http_header_t* headers, const char* body, uint32_t timeout_ms, uint8_t max_retries){
 8003c54:	b590      	push	{r4, r7, lr}
 8003c56:	f5ad 7d2d 	sub.w	sp, sp, #692	@ 0x2b4
 8003c5a:	af02      	add	r7, sp, #8
 8003c5c:	f507 742a 	add.w	r4, r7, #680	@ 0x2a8
 8003c60:	f5a4 7427 	sub.w	r4, r4, #668	@ 0x29c
 8003c64:	6020      	str	r0, [r4, #0]
 8003c66:	f507 702a 	add.w	r0, r7, #680	@ 0x2a8
 8003c6a:	f5a0 7028 	sub.w	r0, r0, #672	@ 0x2a0
 8003c6e:	6001      	str	r1, [r0, #0]
 8003c70:	4611      	mov	r1, r2
 8003c72:	f507 722a 	add.w	r2, r7, #680	@ 0x2a8
 8003c76:	f5a2 722a 	sub.w	r2, r2, #680	@ 0x2a8
 8003c7a:	6013      	str	r3, [r2, #0]
 8003c7c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003c80:	f2a3 23a2 	subw	r3, r3, #674	@ 0x2a2
 8003c84:	460a      	mov	r2, r1
 8003c86:	801a      	strh	r2, [r3, #0]
    
    if(method == NULL || method[0] == '\0' 
 8003c88:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003c8c:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d025      	beq.n	8003ce2 <WiFi_HTTP_Send+0x8e>
 8003c96:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003c9a:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d01d      	beq.n	8003ce2 <WiFi_HTTP_Send+0x8e>
        || path == NULL || path[0] != '/' ||
 8003ca6:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003caa:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d016      	beq.n	8003ce2 <WiFi_HTTP_Send+0x8e>
 8003cb4:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003cb8:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8003cc2:	d10e      	bne.n	8003ce2 <WiFi_HTTP_Send+0x8e>
 8003cc4:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003cc8:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <WiFi_HTTP_Send+0x8e>
         host_ip == NULL || host_ip[0] == '\0'){
 8003cd2:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003cd6:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <WiFi_HTTP_Send+0x92>
        return WIFI_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e216      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
    }

    else{
        char request[512];
        memset(request,0,sizeof(request));
 8003ce6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003cea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cee:	2100      	movs	r1, #0
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f007 f8d5 	bl	800aea0 <memset>
        uint16_t body_length = (body ? strlen(body) : 0);
 8003cf6:	f8d7 32bc 	ldr.w	r3, [r7, #700]	@ 0x2bc
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d006      	beq.n	8003d0c <WiFi_HTTP_Send+0xb8>
 8003cfe:	f8d7 02bc 	ldr.w	r0, [r7, #700]	@ 0x2bc
 8003d02:	f7fc fad5 	bl	80002b0 <strlen>
 8003d06:	4603      	mov	r3, r0
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	e000      	b.n	8003d0e <WiFi_HTTP_Send+0xba>
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	f8a7 3298 	strh.w	r3, [r7, #664]	@ 0x298
        uint16_t offset = 0;
 8003d12:	2300      	movs	r3, #0
 8003d14:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        uint16_t written = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        written = snprintf(request, sizeof(request), "%s %s HTTP/1.1\r\n",method,path);
 8003d1e:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003d22:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8003d26:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8003d2a:	f507 722a 	add.w	r2, r7, #680	@ 0x2a8
 8003d2e:	f5a2 722a 	sub.w	r2, r2, #680	@ 0x2a8
 8003d32:	6812      	ldr	r2, [r2, #0]
 8003d34:	9200      	str	r2, [sp, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4acf      	ldr	r2, [pc, #828]	@ (8004078 <WiFi_HTTP_Send+0x424>)
 8003d3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d3e:	f006 ffa1 	bl	800ac84 <sniprintf>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003d48:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003d4c:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003d50:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d301      	bcc.n	8003d5c <WiFi_HTTP_Send+0x108>
            return WIFI_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e1db      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003d5c:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003d60:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003d64:	4413      	add	r3, r2
 8003d66:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        written = snprintf(request+offset, sizeof(request)-offset , "Host: %s\r\n", host_ip);
 8003d6a:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003d6e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003d72:	18d0      	adds	r0, r2, r3
 8003d74:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003d78:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 8003d7c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003d80:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4abd      	ldr	r2, [pc, #756]	@ (800407c <WiFi_HTTP_Send+0x428>)
 8003d88:	f006 ff7c 	bl	800ac84 <sniprintf>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003d92:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003d96:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003d9a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d301      	bcc.n	8003da6 <WiFi_HTTP_Send+0x152>
            return WIFI_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1b6      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003da6:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003daa:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003dae:	4413      	add	r3, r2
 8003db0:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        written = snprintf(request+offset, sizeof(request)-offset , "Connection: close\r\n");
 8003db4:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003db8:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003dbc:	18d0      	adds	r0, r2, r3
 8003dbe:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003dc2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003dc6:	4aae      	ldr	r2, [pc, #696]	@ (8004080 <WiFi_HTTP_Send+0x42c>)
 8003dc8:	4619      	mov	r1, r3
 8003dca:	f006 ff5b 	bl	800ac84 <sniprintf>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003dd4:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003dd8:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003ddc:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d301      	bcc.n	8003de8 <WiFi_HTTP_Send+0x194>
            return WIFI_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e195      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003de8:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003dec:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003df0:	4413      	add	r3, r2
 8003df2:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        if(body_length > 0){
 8003df6:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d021      	beq.n	8003e42 <WiFi_HTTP_Send+0x1ee>
           written = snprintf(request+offset, sizeof(request)-offset , "Content-Length: %u\r\n", body_length);
 8003dfe:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003e02:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003e06:	18d0      	adds	r0, r2, r3
 8003e08:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003e0c:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 8003e10:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003e14:	4a9b      	ldr	r2, [pc, #620]	@ (8004084 <WiFi_HTTP_Send+0x430>)
 8003e16:	f006 ff35 	bl	800ac84 <sniprintf>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
            if(written < 0 || written >= sizeof(request) - offset){
 8003e20:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003e24:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003e28:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d301      	bcc.n	8003e34 <WiFi_HTTP_Send+0x1e0>
                return WIFI_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e16f      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
            }
        offset += written;
 8003e34:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003e38:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        }
        if(headers != NULL){
 8003e42:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d07a      	beq.n	8003f40 <WiFi_HTTP_Send+0x2ec>
            uint8_t has_content_type = 0;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	f887 32a5 	strb.w	r3, [r7, #677]	@ 0x2a5
            for(int i = 0; headers[i].key != NULL; i++){
 8003e50:	2300      	movs	r3, #0
 8003e52:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 8003e56:	e045      	b.n	8003ee4 <WiFi_HTTP_Send+0x290>
                if(strcmp(headers[i].key,"Content-Type") == 0){
 8003e58:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8003e62:	4413      	add	r3, r2
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4988      	ldr	r1, [pc, #544]	@ (8004088 <WiFi_HTTP_Send+0x434>)
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fc f9c1 	bl	80001f0 <strcmp>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d102      	bne.n	8003e7a <WiFi_HTTP_Send+0x226>
                    has_content_type = 1;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f887 32a5 	strb.w	r3, [r7, #677]	@ 0x2a5
                }
                written = snprintf(request+offset, sizeof(request)-offset , "%s: %s\r\n", headers[i].key, headers[i].value);
 8003e7a:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003e7e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003e82:	18d0      	adds	r0, r2, r3
 8003e84:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003e88:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 8003e8c:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8003e96:	4413      	add	r3, r2
 8003e98:	681c      	ldr	r4, [r3, #0]
 8003e9a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8003ea4:	4413      	add	r3, r2
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	4623      	mov	r3, r4
 8003eac:	4a77      	ldr	r2, [pc, #476]	@ (800408c <WiFi_HTTP_Send+0x438>)
 8003eae:	f006 fee9 	bl	800ac84 <sniprintf>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
                if(written < 0 || written >= sizeof(request) - offset){
 8003eb8:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003ebc:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003ec0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d301      	bcc.n	8003ecc <WiFi_HTTP_Send+0x278>
                    return WIFI_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e123      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
                }
                offset += written;
 8003ecc:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003ed0:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
            for(int i = 0; headers[i].key != NULL; i++){
 8003eda:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 8003ee4:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	f8d7 22b8 	ldr.w	r2, [r7, #696]	@ 0x2b8
 8003eee:	4413      	add	r3, r2
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1b0      	bne.n	8003e58 <WiFi_HTTP_Send+0x204>
            }
            if(has_content_type == 0){
 8003ef6:	f897 32a5 	ldrb.w	r3, [r7, #677]	@ 0x2a5
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d120      	bne.n	8003f40 <WiFi_HTTP_Send+0x2ec>
                written = snprintf(request+offset, sizeof(request)-offset , "Content-Type: text/plain\r\n");
 8003efe:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f02:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003f06:	18d0      	adds	r0, r2, r3
 8003f08:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f0c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f10:	4a5f      	ldr	r2, [pc, #380]	@ (8004090 <WiFi_HTTP_Send+0x43c>)
 8003f12:	4619      	mov	r1, r3
 8003f14:	f006 feb6 	bl	800ac84 <sniprintf>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
                if(written < 0 || written >= sizeof(request) - offset){
 8003f1e:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003f22:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f26:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d301      	bcc.n	8003f32 <WiFi_HTTP_Send+0x2de>
                    return WIFI_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e0f0      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
                }
            offset += written;    
 8003f32:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003f36:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
            }
        }
        written = snprintf(request+offset, sizeof(request)-offset , "\r\n");
 8003f40:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f44:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003f48:	18d0      	adds	r0, r2, r3
 8003f4a:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f4e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f52:	4a50      	ldr	r2, [pc, #320]	@ (8004094 <WiFi_HTTP_Send+0x440>)
 8003f54:	4619      	mov	r1, r3
 8003f56:	f006 fe95 	bl	800ac84 <sniprintf>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f8a7 3296 	strh.w	r3, [r7, #662]	@ 0x296
        if(written < 0 || written >= sizeof(request) - offset){
 8003f60:	f8b7 2296 	ldrh.w	r2, [r7, #662]	@ 0x296
 8003f64:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f68:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d301      	bcc.n	8003f74 <WiFi_HTTP_Send+0x320>
            return WIFI_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e0cf      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
        }
        offset += written;
 8003f74:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003f78:	f8b7 3296 	ldrh.w	r3, [r7, #662]	@ 0x296
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        if(body_length > 0){
 8003f82:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d01c      	beq.n	8003fc4 <WiFi_HTTP_Send+0x370>
            if(body_length >= sizeof(request) - offset){
 8003f8a:	f8b7 2298 	ldrh.w	r2, [r7, #664]	@ 0x298
 8003f8e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003f92:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d301      	bcc.n	8003f9e <WiFi_HTTP_Send+0x34a>
                return WIFI_ERROR; //NOT ENOUGH SPACE LEFT IN THE BUFFER.
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e0ba      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
            }
            memcpy(request+offset, body, body_length);
 8003f9e:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003fa2:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f8b7 2298 	ldrh.w	r2, [r7, #664]	@ 0x298
 8003fac:	f8d7 12bc 	ldr.w	r1, [r7, #700]	@ 0x2bc
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f007 f81e 	bl	800aff2 <memcpy>
            offset += body_length;
 8003fb6:	f8b7 22a6 	ldrh.w	r2, [r7, #678]	@ 0x2a6
 8003fba:	f8b7 3298 	ldrh.w	r3, [r7, #664]	@ 0x298
 8003fbe:	4413      	add	r3, r2
 8003fc0:	f8a7 32a6 	strh.w	r3, [r7, #678]	@ 0x2a6
        }
        for(int i = 1; i <= max_retries; i++){
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8003fca:	e09b      	b.n	8004104 <WiFi_HTTP_Send+0x4b0>
            HAL_Delay(250);
 8003fcc:	20fa      	movs	r0, #250	@ 0xfa
 8003fce:	f000 f9f9 	bl	80043c4 <HAL_Delay>
            uint16_t total_length = offset;
 8003fd2:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	@ 0x2a6
 8003fd6:	f8a7 3294 	strh.w	r3, [r7, #660]	@ 0x294
            char cmd[128];
            snprintf(cmd,sizeof(cmd),"AT+CIPSTART=\"TCP\",\"%s\",%u\r\n", host_ip, port);
 8003fda:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003fde:	f2a3 23a2 	subw	r3, r3, #674	@ 0x2a2
 8003fe2:	881a      	ldrh	r2, [r3, #0]
 8003fe4:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8003fe8:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003fec:	f107 0014 	add.w	r0, r7, #20
 8003ff0:	9200      	str	r2, [sp, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a28      	ldr	r2, [pc, #160]	@ (8004098 <WiFi_HTTP_Send+0x444>)
 8003ff6:	2180      	movs	r1, #128	@ 0x80
 8003ff8:	f006 fe44 	bl	800ac84 <sniprintf>
            if(WiFi_Send_Command(cmd, "OK", 5000) != WIFI_OK){
 8003ffc:	f107 0314 	add.w	r3, r7, #20
 8004000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004004:	4925      	ldr	r1, [pc, #148]	@ (800409c <WiFi_HTTP_Send+0x448>)
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff fcde 	bl	80039c8 <WiFi_Send_Command>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d006      	beq.n	8004020 <WiFi_HTTP_Send+0x3cc>
                WIFI_LOG("Attempt %u --- WiFi_SendHTTP: CIPSTART failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 8004012:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004016:	4921      	ldr	r1, [pc, #132]	@ (800409c <WiFi_HTTP_Send+0x448>)
 8004018:	4821      	ldr	r0, [pc, #132]	@ (80040a0 <WiFi_HTTP_Send+0x44c>)
 800401a:	f7ff fcd5 	bl	80039c8 <WiFi_Send_Command>
                continue;
 800401e:	e06c      	b.n	80040fa <WiFi_HTTP_Send+0x4a6>
            }

            snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%u\r\n",(unsigned int)total_length);
 8004020:	f8b7 3294 	ldrh.w	r3, [r7, #660]	@ 0x294
 8004024:	f107 0014 	add.w	r0, r7, #20
 8004028:	4a1e      	ldr	r2, [pc, #120]	@ (80040a4 <WiFi_HTTP_Send+0x450>)
 800402a:	2180      	movs	r1, #128	@ 0x80
 800402c:	f006 fe2a 	bl	800ac84 <sniprintf>
            if(WiFi_Send_Command(cmd,">",5000) != WIFI_OK){
 8004030:	f107 0314 	add.w	r3, r7, #20
 8004034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004038:	491b      	ldr	r1, [pc, #108]	@ (80040a8 <WiFi_HTTP_Send+0x454>)
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff fcc4 	bl	80039c8 <WiFi_Send_Command>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d006      	beq.n	8004054 <WiFi_HTTP_Send+0x400>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: CIPSEND failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 8004046:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800404a:	4914      	ldr	r1, [pc, #80]	@ (800409c <WiFi_HTTP_Send+0x448>)
 800404c:	4814      	ldr	r0, [pc, #80]	@ (80040a0 <WiFi_HTTP_Send+0x44c>)
 800404e:	f7ff fcbb 	bl	80039c8 <WiFi_Send_Command>
                continue;
 8004052:	e052      	b.n	80040fa <WiFi_HTTP_Send+0x4a6>
            }
            
            if(WiFi_SendRaw((uint8_t*)request, total_length) != WIFI_OK){
 8004054:	f8b7 2294 	ldrh.w	r2, [r7, #660]	@ 0x294
 8004058:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800405c:	4611      	mov	r1, r2
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff fd74 	bl	8003b4c <WiFi_SendRaw>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d020      	beq.n	80040ac <WiFi_HTTP_Send+0x458>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: SendRaw failed!\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 800406a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800406e:	490b      	ldr	r1, [pc, #44]	@ (800409c <WiFi_HTTP_Send+0x448>)
 8004070:	480b      	ldr	r0, [pc, #44]	@ (80040a0 <WiFi_HTTP_Send+0x44c>)
 8004072:	f7ff fca9 	bl	80039c8 <WiFi_Send_Command>
                continue;
 8004076:	e040      	b.n	80040fa <WiFi_HTTP_Send+0x4a6>
 8004078:	0800d104 	.word	0x0800d104
 800407c:	0800d118 	.word	0x0800d118
 8004080:	0800d124 	.word	0x0800d124
 8004084:	0800d138 	.word	0x0800d138
 8004088:	0800d150 	.word	0x0800d150
 800408c:	0800d160 	.word	0x0800d160
 8004090:	0800d16c 	.word	0x0800d16c
 8004094:	0800d188 	.word	0x0800d188
 8004098:	0800d18c 	.word	0x0800d18c
 800409c:	0800d1a8 	.word	0x0800d1a8
 80040a0:	0800d1ac 	.word	0x0800d1ac
 80040a4:	0800d1bc 	.word	0x0800d1bc
 80040a8:	0800d1cc 	.word	0x0800d1cc
            }

            wifi_status_t status = WiFi_Expect("+IPD", timeout_ms);
 80040ac:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 80040b0:	481b      	ldr	r0, [pc, #108]	@ (8004120 <WiFi_HTTP_Send+0x4cc>)
 80040b2:	f7ff fd7b 	bl	8003bac <WiFi_Expect>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
            if (status != WIFI_OK){
 80040bc:	f897 329b 	ldrb.w	r3, [r7, #667]	@ 0x29b
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d007      	beq.n	80040d4 <WiFi_HTTP_Send+0x480>
                status = WiFi_Expect("CLOSED", timeout_ms);
 80040c4:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 80040c8:	4816      	ldr	r0, [pc, #88]	@ (8004124 <WiFi_HTTP_Send+0x4d0>)
 80040ca:	f7ff fd6f 	bl	8003bac <WiFi_Expect>
 80040ce:	4603      	mov	r3, r0
 80040d0:	f887 329b 	strb.w	r3, [r7, #667]	@ 0x29b
            }
            if (status != WIFI_OK){
 80040d4:	f897 329b 	ldrb.w	r3, [r7, #667]	@ 0x29b
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d006      	beq.n	80040ea <WiFi_HTTP_Send+0x496>
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: No HTTP response detected\r\n", i);
                WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", 2000);
 80040dc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80040e0:	4911      	ldr	r1, [pc, #68]	@ (8004128 <WiFi_HTTP_Send+0x4d4>)
 80040e2:	4812      	ldr	r0, [pc, #72]	@ (800412c <WiFi_HTTP_Send+0x4d8>)
 80040e4:	f7ff fc70 	bl	80039c8 <WiFi_Send_Command>
                continue;
 80040e8:	e007      	b.n	80040fa <WiFi_HTTP_Send+0x4a6>
            }
            else{
                WIFI_LOG("Attempt %u --- WiFi_HTTP_Send: HTTP response received\r\n", i);
            }
            WiFi_Send_Command("AT+CIPCLOSE\r\n", "OK", timeout_ms);
 80040ea:	f8d7 22c0 	ldr.w	r2, [r7, #704]	@ 0x2c0
 80040ee:	490e      	ldr	r1, [pc, #56]	@ (8004128 <WiFi_HTTP_Send+0x4d4>)
 80040f0:	480e      	ldr	r0, [pc, #56]	@ (800412c <WiFi_HTTP_Send+0x4d8>)
 80040f2:	f7ff fc69 	bl	80039c8 <WiFi_Send_Command>
            return WIFI_OK;
 80040f6:	2300      	movs	r3, #0
 80040f8:	e00c      	b.n	8004114 <WiFi_HTTP_Send+0x4c0>
        for(int i = 1; i <= max_retries; i++){
 80040fa:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 80040fe:	3301      	adds	r3, #1
 8004100:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8004104:	f897 32c4 	ldrb.w	r3, [r7, #708]	@ 0x2c4
 8004108:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 800410c:	429a      	cmp	r2, r3
 800410e:	f77f af5d 	ble.w	8003fcc <WiFi_HTTP_Send+0x378>
        }
        return WIFI_ERROR;
 8004112:	2301      	movs	r3, #1
    }
}
 8004114:	4618      	mov	r0, r3
 8004116:	f507 772b 	add.w	r7, r7, #684	@ 0x2ac
 800411a:	46bd      	mov	sp, r7
 800411c:	bd90      	pop	{r4, r7, pc}
 800411e:	bf00      	nop
 8004120:	0800d1d0 	.word	0x0800d1d0
 8004124:	0800d1d8 	.word	0x0800d1d8
 8004128:	0800d1a8 	.word	0x0800d1a8
 800412c:	0800d1ac 	.word	0x0800d1ac

08004130 <WiFi_HTTP_POST>:

wifi_status_t WiFi_HTTP_POST(const char* host_ip, uint16_t port, const char* path, const wifi_http_header_t* headers, const char* body, uint32_t timeout_ms, uint8_t max_retries){
 8004130:	b580      	push	{r7, lr}
 8004132:	b088      	sub	sp, #32
 8004134:	af04      	add	r7, sp, #16
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	603b      	str	r3, [r7, #0]
 800413c:	460b      	mov	r3, r1
 800413e:	817b      	strh	r3, [r7, #10]
    return WiFi_HTTP_Send("POST", host_ip, port, path, headers, body, timeout_ms, max_retries);
 8004140:	897a      	ldrh	r2, [r7, #10]
 8004142:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004146:	9303      	str	r3, [sp, #12]
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	9302      	str	r3, [sp, #8]
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68f9      	ldr	r1, [r7, #12]
 8004158:	4803      	ldr	r0, [pc, #12]	@ (8004168 <WiFi_HTTP_POST+0x38>)
 800415a:	f7ff fd7b 	bl	8003c54 <WiFi_HTTP_Send>
 800415e:	4603      	mov	r3, r0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	0800d1e0 	.word	0x0800d1e0

0800416c <build_sensor_json>:
#include "wifi_sensors.h"

static int build_sensor_json(char* out, uint16_t max_len, const sensors_readings_t* data){
 800416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004170:	b08f      	sub	sp, #60	@ 0x3c
 8004172:	af08      	add	r7, sp, #32
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	460b      	mov	r3, r1
 8004178:	607a      	str	r2, [r7, #4]
 800417a:	817b      	strh	r3, [r7, #10]
    if (!out || !data){
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <build_sensor_json+0x1c>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d102      	bne.n	800418e <build_sensor_json+0x22>
        return -1;
 8004188:	f04f 33ff 	mov.w	r3, #4294967295
 800418c:	e038      	b.n	8004200 <build_sensor_json+0x94>
    } 
    int written = snprintf(out, max_len,
 800418e:	897e      	ldrh	r6, [r7, #10]
        "  \"temperature\": %.2f,\r\n"
        "  \"pressure\": %.2f,\r\n"
        "  \"humidity\": %.2f,\r\n"
        "  \"gas\": %.2f\r\n"
        "}",
        data->timestamp,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	603b      	str	r3, [r7, #0]
        data->temperature,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
    int written = snprintf(out, max_len,
 8004198:	4618      	mov	r0, r3
 800419a:	f7fc f9f5 	bl	8000588 <__aeabi_f2d>
 800419e:	4604      	mov	r4, r0
 80041a0:	460d      	mov	r5, r1
        data->pressure,
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    int written = snprintf(out, max_len,
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fc f9ee 	bl	8000588 <__aeabi_f2d>
 80041ac:	4680      	mov	r8, r0
 80041ae:	4689      	mov	r9, r1
        data->humidity,
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    int written = snprintf(out, max_len,
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fc f9e7 	bl	8000588 <__aeabi_f2d>
 80041ba:	4682      	mov	sl, r0
 80041bc:	468b      	mov	fp, r1
        data->gas
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    int written = snprintf(out, max_len,
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fc f9e0 	bl	8000588 <__aeabi_f2d>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80041d0:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80041d4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80041d8:	e9cd 4500 	strd	r4, r5, [sp]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	4a0b      	ldr	r2, [pc, #44]	@ (800420c <build_sensor_json+0xa0>)
 80041e0:	4631      	mov	r1, r6
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f006 fd4e 	bl	800ac84 <sniprintf>
 80041e8:	6178      	str	r0, [r7, #20]
    );
    if (written < 0 || written >= max_len){
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	db03      	blt.n	80041f8 <build_sensor_json+0x8c>
 80041f0:	897b      	ldrh	r3, [r7, #10]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	db02      	blt.n	80041fe <build_sensor_json+0x92>
        return -1;
 80041f8:	f04f 33ff 	mov.w	r3, #4294967295
 80041fc:	e000      	b.n	8004200 <build_sensor_json+0x94>
    }
    return written;
 80041fe:	697b      	ldr	r3, [r7, #20]
}
 8004200:	4618      	mov	r0, r3
 8004202:	371c      	adds	r7, #28
 8004204:	46bd      	mov	sp, r7
 8004206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800420a:	bf00      	nop
 800420c:	0800d1f8 	.word	0x0800d1f8

08004210 <WiFi_Sensors_Upload>:

wifi_status_t WiFi_Sensors_Upload(const sensors_readings_t* data){
 8004210:	b590      	push	{r4, r7, lr}
 8004212:	b0cd      	sub	sp, #308	@ 0x134
 8004214:	af04      	add	r7, sp, #16
 8004216:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800421a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800421e:	6018      	str	r0, [r3, #0]
    wifi_http_header_t headers[] = {
 8004220:	4b17      	ldr	r3, [pc, #92]	@ (8004280 <WiFi_Sensors_Upload+0x70>)
 8004222:	f507 7486 	add.w	r4, r7, #268	@ 0x10c
 8004226:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004228:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        { "Content-Type", "application/json" },
        { NULL, NULL }
    };

    char json_buffer[256];
    int json_length = build_sensor_json(json_buffer, sizeof(json_buffer), data);
 800422c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004230:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004234:	f107 000c 	add.w	r0, r7, #12
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800423e:	f7ff ff95 	bl	800416c <build_sensor_json>
 8004242:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
    if (json_length < 0) {
 8004246:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800424a:	2b00      	cmp	r3, #0
 800424c:	da01      	bge.n	8004252 <WiFi_Sensors_Upload+0x42>
        WIFI_LOG("WiFi_Sensors_Upload: JSON build failed!\r\n");
        return WIFI_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e011      	b.n	8004276 <WiFi_Sensors_Upload+0x66>
    }
    WIFI_LOG("WiFi_Sensors_Upload: JSON payload:\n%s\n", json_buffer);
    return WiFi_HTTP_POST(SENSOR_SERVER_IP,SENSOR_SERVER_PORT,SENSOR_SERVER_PATH,headers,json_buffer, TIMEOUT_MS, MAX_RETRIES);
 8004252:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8004256:	2305      	movs	r3, #5
 8004258:	9302      	str	r3, [sp, #8]
 800425a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	f107 030c 	add.w	r3, r7, #12
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	4613      	mov	r3, r2
 8004268:	4a06      	ldr	r2, [pc, #24]	@ (8004284 <WiFi_Sensors_Upload+0x74>)
 800426a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800426e:	4806      	ldr	r0, [pc, #24]	@ (8004288 <WiFi_Sensors_Upload+0x78>)
 8004270:	f7ff ff5e 	bl	8004130 <WiFi_HTTP_POST>
 8004274:	4603      	mov	r3, r0
}
 8004276:	4618      	mov	r0, r3
 8004278:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800427c:	46bd      	mov	sp, r7
 800427e:	bd90      	pop	{r4, r7, pc}
 8004280:	0800d2a0 	.word	0x0800d2a0
 8004284:	0800d264 	.word	0x0800d264
 8004288:	0800d26c 	.word	0x0800d26c

0800428c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800428c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80042c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004290:	f7fe fff6 	bl	8003280 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004294:	480c      	ldr	r0, [pc, #48]	@ (80042c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004296:	490d      	ldr	r1, [pc, #52]	@ (80042cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004298:	4a0d      	ldr	r2, [pc, #52]	@ (80042d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800429a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800429c:	e002      	b.n	80042a4 <LoopCopyDataInit>

0800429e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800429e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042a2:	3304      	adds	r3, #4

080042a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042a8:	d3f9      	bcc.n	800429e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042aa:	4a0a      	ldr	r2, [pc, #40]	@ (80042d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80042ac:	4c0a      	ldr	r4, [pc, #40]	@ (80042d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80042ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042b0:	e001      	b.n	80042b6 <LoopFillZerobss>

080042b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042b4:	3204      	adds	r2, #4

080042b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042b8:	d3fb      	bcc.n	80042b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80042ba:	f006 fe73 	bl	800afa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042be:	f7fe fbb7 	bl	8002a30 <main>
  bx  lr    
 80042c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80042c4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80042c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042cc:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80042d0:	0800d654 	.word	0x0800d654
  ldr r2, =_sbss
 80042d4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80042d8:	200007a8 	.word	0x200007a8

080042dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042dc:	e7fe      	b.n	80042dc <ADC_IRQHandler>
	...

080042e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004320 <HAL_Init+0x40>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004320 <HAL_Init+0x40>)
 80042ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004320 <HAL_Init+0x40>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004320 <HAL_Init+0x40>)
 80042f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042fc:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <HAL_Init+0x40>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a07      	ldr	r2, [pc, #28]	@ (8004320 <HAL_Init+0x40>)
 8004302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004306:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004308:	2003      	movs	r0, #3
 800430a:	f000 fd5f 	bl	8004dcc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800430e:	2000      	movs	r0, #0
 8004310:	f000 f808 	bl	8004324 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004314:	f7fe fe02 	bl	8002f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40023c00 	.word	0x40023c00

08004324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800432c:	4b12      	ldr	r3, [pc, #72]	@ (8004378 <HAL_InitTick+0x54>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	4b12      	ldr	r3, [pc, #72]	@ (800437c <HAL_InitTick+0x58>)
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	4619      	mov	r1, r3
 8004336:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800433a:	fbb3 f3f1 	udiv	r3, r3, r1
 800433e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fd77 	bl	8004e36 <HAL_SYSTICK_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e00e      	b.n	8004370 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b0f      	cmp	r3, #15
 8004356:	d80a      	bhi.n	800436e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004358:	2200      	movs	r2, #0
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	f04f 30ff 	mov.w	r0, #4294967295
 8004360:	f000 fd3f 	bl	8004de2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004364:	4a06      	ldr	r2, [pc, #24]	@ (8004380 <HAL_InitTick+0x5c>)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	e000      	b.n	8004370 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
}
 8004370:	4618      	mov	r0, r3
 8004372:	3708      	adds	r7, #8
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	2000000c 	.word	0x2000000c
 800437c:	20000018 	.word	0x20000018
 8004380:	20000014 	.word	0x20000014

08004384 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004384:	b480      	push	{r7}
 8004386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004388:	4b06      	ldr	r3, [pc, #24]	@ (80043a4 <HAL_IncTick+0x20>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <HAL_IncTick+0x24>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4413      	add	r3, r2
 8004394:	4a04      	ldr	r2, [pc, #16]	@ (80043a8 <HAL_IncTick+0x24>)
 8004396:	6013      	str	r3, [r2, #0]
}
 8004398:	bf00      	nop
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	20000018 	.word	0x20000018
 80043a8:	20000658 	.word	0x20000658

080043ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return uwTick;
 80043b0:	4b03      	ldr	r3, [pc, #12]	@ (80043c0 <HAL_GetTick+0x14>)
 80043b2:	681b      	ldr	r3, [r3, #0]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000658 	.word	0x20000658

080043c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043cc:	f7ff ffee 	bl	80043ac <HAL_GetTick>
 80043d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d005      	beq.n	80043ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043de:	4b0a      	ldr	r3, [pc, #40]	@ (8004408 <HAL_Delay+0x44>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	461a      	mov	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	4413      	add	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043ea:	bf00      	nop
 80043ec:	f7ff ffde 	bl	80043ac <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d8f7      	bhi.n	80043ec <HAL_Delay+0x28>
  {
  }
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20000018 	.word	0x20000018

0800440c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e033      	b.n	800448a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004426:	2b00      	cmp	r3, #0
 8004428:	d109      	bne.n	800443e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fd fb28 	bl	8001a80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004442:	f003 0310 	and.w	r3, r3, #16
 8004446:	2b00      	cmp	r3, #0
 8004448:	d118      	bne.n	800447c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004452:	f023 0302 	bic.w	r3, r3, #2
 8004456:	f043 0202 	orr.w	r2, r3, #2
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fae8 	bl	8004a34 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	f023 0303 	bic.w	r3, r3, #3
 8004472:	f043 0201 	orr.w	r2, r3, #1
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	641a      	str	r2, [r3, #64]	@ 0x40
 800447a:	e001      	b.n	8004480 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004488:	7bfb      	ldrb	r3, [r7, #15]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_ADC_Start+0x1a>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e0b2      	b.n	8004614 <HAL_ADC_Start+0x180>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d018      	beq.n	80044f6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044d4:	4b52      	ldr	r3, [pc, #328]	@ (8004620 <HAL_ADC_Start+0x18c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a52      	ldr	r2, [pc, #328]	@ (8004624 <HAL_ADC_Start+0x190>)
 80044da:	fba2 2303 	umull	r2, r3, r2, r3
 80044de:	0c9a      	lsrs	r2, r3, #18
 80044e0:	4613      	mov	r3, r2
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	4413      	add	r3, r2
 80044e6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80044e8:	e002      	b.n	80044f0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	3b01      	subs	r3, #1
 80044ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1f9      	bne.n	80044ea <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b01      	cmp	r3, #1
 8004502:	d17a      	bne.n	80045fa <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004508:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800450c:	f023 0301 	bic.w	r3, r3, #1
 8004510:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004522:	2b00      	cmp	r3, #0
 8004524:	d007      	beq.n	8004536 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800452e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004542:	d106      	bne.n	8004552 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004548:	f023 0206 	bic.w	r2, r3, #6
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	645a      	str	r2, [r3, #68]	@ 0x44
 8004550:	e002      	b.n	8004558 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004560:	4b31      	ldr	r3, [pc, #196]	@ (8004628 <HAL_ADC_Start+0x194>)
 8004562:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800456c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 031f 	and.w	r3, r3, #31
 8004576:	2b00      	cmp	r3, #0
 8004578:	d12a      	bne.n	80045d0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2b      	ldr	r2, [pc, #172]	@ (800462c <HAL_ADC_Start+0x198>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d015      	beq.n	80045b0 <HAL_ADC_Start+0x11c>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a29      	ldr	r2, [pc, #164]	@ (8004630 <HAL_ADC_Start+0x19c>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d105      	bne.n	800459a <HAL_ADC_Start+0x106>
 800458e:	4b26      	ldr	r3, [pc, #152]	@ (8004628 <HAL_ADC_Start+0x194>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f003 031f 	and.w	r3, r3, #31
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a25      	ldr	r2, [pc, #148]	@ (8004634 <HAL_ADC_Start+0x1a0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d136      	bne.n	8004612 <HAL_ADC_Start+0x17e>
 80045a4:	4b20      	ldr	r3, [pc, #128]	@ (8004628 <HAL_ADC_Start+0x194>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f003 0310 	and.w	r3, r3, #16
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d130      	bne.n	8004612 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d129      	bne.n	8004612 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80045cc:	609a      	str	r2, [r3, #8]
 80045ce:	e020      	b.n	8004612 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a15      	ldr	r2, [pc, #84]	@ (800462c <HAL_ADC_Start+0x198>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d11b      	bne.n	8004612 <HAL_ADC_Start+0x17e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d114      	bne.n	8004612 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80045f6:	609a      	str	r2, [r3, #8]
 80045f8:	e00b      	b.n	8004612 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	f043 0210 	orr.w	r2, r3, #16
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	2000000c 	.word	0x2000000c
 8004624:	431bde83 	.word	0x431bde83
 8004628:	40012300 	.word	0x40012300
 800462c:	40012000 	.word	0x40012000
 8004630:	40012100 	.word	0x40012100
 8004634:	40012200 	.word	0x40012200

08004638 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_ADC_Stop+0x16>
 800464a:	2302      	movs	r3, #2
 800464c:	e021      	b.n	8004692 <HAL_ADC_Stop+0x5a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0201 	bic.w	r2, r2, #1
 8004664:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d109      	bne.n	8004688 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004678:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800467c:	f023 0301 	bic.w	r3, r3, #1
 8004680:	f043 0201 	orr.w	r2, r3, #1
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
 80046a6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ba:	d113      	bne.n	80046e4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80046c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ca:	d10b      	bne.n	80046e4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d0:	f043 0220 	orr.w	r2, r3, #32
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e063      	b.n	80047ac <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80046e4:	f7ff fe62 	bl	80043ac <HAL_GetTick>
 80046e8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80046ea:	e021      	b.n	8004730 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f2:	d01d      	beq.n	8004730 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d007      	beq.n	800470a <HAL_ADC_PollForConversion+0x6c>
 80046fa:	f7ff fe57 	bl	80043ac <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d212      	bcs.n	8004730 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b02      	cmp	r3, #2
 8004716:	d00b      	beq.n	8004730 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	f043 0204 	orr.w	r2, r3, #4
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e03d      	b.n	80047ac <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b02      	cmp	r3, #2
 800473c:	d1d6      	bne.n	80046ec <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f06f 0212 	mvn.w	r2, #18
 8004746:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d123      	bne.n	80047aa <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004766:	2b00      	cmp	r3, #0
 8004768:	d11f      	bne.n	80047aa <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004770:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004774:	2b00      	cmp	r3, #0
 8004776:	d006      	beq.n	8004786 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004782:	2b00      	cmp	r3, #0
 8004784:	d111      	bne.n	80047aa <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d105      	bne.n	80047aa <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	f043 0201 	orr.w	r2, r3, #1
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
	...

080047d0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d101      	bne.n	80047ec <HAL_ADC_ConfigChannel+0x1c>
 80047e8:	2302      	movs	r3, #2
 80047ea:	e113      	b.n	8004a14 <HAL_ADC_ConfigChannel+0x244>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b09      	cmp	r3, #9
 80047fa:	d925      	bls.n	8004848 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68d9      	ldr	r1, [r3, #12]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	b29b      	uxth	r3, r3
 8004808:	461a      	mov	r2, r3
 800480a:	4613      	mov	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4413      	add	r3, r2
 8004810:	3b1e      	subs	r3, #30
 8004812:	2207      	movs	r2, #7
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	43da      	mvns	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	400a      	ands	r2, r1
 8004820:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68d9      	ldr	r1, [r3, #12]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	b29b      	uxth	r3, r3
 8004832:	4618      	mov	r0, r3
 8004834:	4603      	mov	r3, r0
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	4403      	add	r3, r0
 800483a:	3b1e      	subs	r3, #30
 800483c:	409a      	lsls	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	60da      	str	r2, [r3, #12]
 8004846:	e022      	b.n	800488e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6919      	ldr	r1, [r3, #16]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	b29b      	uxth	r3, r3
 8004854:	461a      	mov	r2, r3
 8004856:	4613      	mov	r3, r2
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	4413      	add	r3, r2
 800485c:	2207      	movs	r2, #7
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	43da      	mvns	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	400a      	ands	r2, r1
 800486a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6919      	ldr	r1, [r3, #16]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	689a      	ldr	r2, [r3, #8]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	b29b      	uxth	r3, r3
 800487c:	4618      	mov	r0, r3
 800487e:	4603      	mov	r3, r0
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4403      	add	r3, r0
 8004884:	409a      	lsls	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b06      	cmp	r3, #6
 8004894:	d824      	bhi.n	80048e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	3b05      	subs	r3, #5
 80048a8:	221f      	movs	r2, #31
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	43da      	mvns	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	400a      	ands	r2, r1
 80048b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	4618      	mov	r0, r3
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	4613      	mov	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	3b05      	subs	r3, #5
 80048d2:	fa00 f203 	lsl.w	r2, r0, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80048de:	e04c      	b.n	800497a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b0c      	cmp	r3, #12
 80048e6:	d824      	bhi.n	8004932 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	3b23      	subs	r3, #35	@ 0x23
 80048fa:	221f      	movs	r2, #31
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	43da      	mvns	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	400a      	ands	r2, r1
 8004908:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	b29b      	uxth	r3, r3
 8004916:	4618      	mov	r0, r3
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	3b23      	subs	r3, #35	@ 0x23
 8004924:	fa00 f203 	lsl.w	r2, r0, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004930:	e023      	b.n	800497a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	3b41      	subs	r3, #65	@ 0x41
 8004944:	221f      	movs	r2, #31
 8004946:	fa02 f303 	lsl.w	r3, r2, r3
 800494a:	43da      	mvns	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	400a      	ands	r2, r1
 8004952:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	b29b      	uxth	r3, r3
 8004960:	4618      	mov	r0, r3
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4413      	add	r3, r2
 800496c:	3b41      	subs	r3, #65	@ 0x41
 800496e:	fa00 f203 	lsl.w	r2, r0, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800497a:	4b29      	ldr	r3, [pc, #164]	@ (8004a20 <HAL_ADC_ConfigChannel+0x250>)
 800497c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a28      	ldr	r2, [pc, #160]	@ (8004a24 <HAL_ADC_ConfigChannel+0x254>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d10f      	bne.n	80049a8 <HAL_ADC_ConfigChannel+0x1d8>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b12      	cmp	r3, #18
 800498e:	d10b      	bne.n	80049a8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004a24 <HAL_ADC_ConfigChannel+0x254>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d12b      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x23a>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a28 <HAL_ADC_ConfigChannel+0x258>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d003      	beq.n	80049c4 <HAL_ADC_ConfigChannel+0x1f4>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b11      	cmp	r3, #17
 80049c2:	d122      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a11      	ldr	r2, [pc, #68]	@ (8004a28 <HAL_ADC_ConfigChannel+0x258>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d111      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049e6:	4b11      	ldr	r3, [pc, #68]	@ (8004a2c <HAL_ADC_ConfigChannel+0x25c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a11      	ldr	r2, [pc, #68]	@ (8004a30 <HAL_ADC_ConfigChannel+0x260>)
 80049ec:	fba2 2303 	umull	r2, r3, r2, r3
 80049f0:	0c9a      	lsrs	r2, r3, #18
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80049fc:	e002      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f9      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	40012300 	.word	0x40012300
 8004a24:	40012000 	.word	0x40012000
 8004a28:	10000012 	.word	0x10000012
 8004a2c:	2000000c 	.word	0x2000000c
 8004a30:	431bde83 	.word	0x431bde83

08004a34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a3c:	4b79      	ldr	r3, [pc, #484]	@ (8004c24 <ADC_Init+0x1f0>)
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6859      	ldr	r1, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	021a      	lsls	r2, r3, #8
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004a8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	6859      	ldr	r1, [r3, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689a      	ldr	r2, [r3, #8]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6899      	ldr	r1, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac6:	4a58      	ldr	r2, [pc, #352]	@ (8004c28 <ADC_Init+0x1f4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d022      	beq.n	8004b12 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ada:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6899      	ldr	r1, [r3, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004afc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6899      	ldr	r1, [r3, #8]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	609a      	str	r2, [r3, #8]
 8004b10:	e00f      	b.n	8004b32 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004b30:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0202 	bic.w	r2, r2, #2
 8004b40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6899      	ldr	r1, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	7e1b      	ldrb	r3, [r3, #24]
 8004b4c:	005a      	lsls	r2, r3, #1
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d01b      	beq.n	8004b98 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b6e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004b7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6859      	ldr	r1, [r3, #4]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	035a      	lsls	r2, r3, #13
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]
 8004b96:	e007      	b.n	8004ba8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ba6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	051a      	lsls	r2, r3, #20
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004bdc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6899      	ldr	r1, [r3, #8]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004bea:	025a      	lsls	r2, r3, #9
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6899      	ldr	r1, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	029a      	lsls	r2, r3, #10
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	430a      	orrs	r2, r1
 8004c16:	609a      	str	r2, [r3, #8]
}
 8004c18:	bf00      	nop
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	40012300 	.word	0x40012300
 8004c28:	0f000001 	.word	0x0f000001

08004c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <__NVIC_SetPriorityGrouping+0x44>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c48:	4013      	ands	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c5e:	4a04      	ldr	r2, [pc, #16]	@ (8004c70 <__NVIC_SetPriorityGrouping+0x44>)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	60d3      	str	r3, [r2, #12]
}
 8004c64:	bf00      	nop
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	e000ed00 	.word	0xe000ed00

08004c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c78:	4b04      	ldr	r3, [pc, #16]	@ (8004c8c <__NVIC_GetPriorityGrouping+0x18>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	0a1b      	lsrs	r3, r3, #8
 8004c7e:	f003 0307 	and.w	r3, r3, #7
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	e000ed00 	.word	0xe000ed00

08004c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	4603      	mov	r3, r0
 8004c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	db0b      	blt.n	8004cba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	f003 021f 	and.w	r2, r3, #31
 8004ca8:	4907      	ldr	r1, [pc, #28]	@ (8004cc8 <__NVIC_EnableIRQ+0x38>)
 8004caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	2001      	movs	r0, #1
 8004cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8004cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	e000e100 	.word	0xe000e100

08004ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	6039      	str	r1, [r7, #0]
 8004cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	db0a      	blt.n	8004cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	490c      	ldr	r1, [pc, #48]	@ (8004d18 <__NVIC_SetPriority+0x4c>)
 8004ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cea:	0112      	lsls	r2, r2, #4
 8004cec:	b2d2      	uxtb	r2, r2
 8004cee:	440b      	add	r3, r1
 8004cf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cf4:	e00a      	b.n	8004d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	4908      	ldr	r1, [pc, #32]	@ (8004d1c <__NVIC_SetPriority+0x50>)
 8004cfc:	79fb      	ldrb	r3, [r7, #7]
 8004cfe:	f003 030f 	and.w	r3, r3, #15
 8004d02:	3b04      	subs	r3, #4
 8004d04:	0112      	lsls	r2, r2, #4
 8004d06:	b2d2      	uxtb	r2, r2
 8004d08:	440b      	add	r3, r1
 8004d0a:	761a      	strb	r2, [r3, #24]
}
 8004d0c:	bf00      	nop
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	e000e100 	.word	0xe000e100
 8004d1c:	e000ed00 	.word	0xe000ed00

08004d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b089      	sub	sp, #36	@ 0x24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	f1c3 0307 	rsb	r3, r3, #7
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	bf28      	it	cs
 8004d3e:	2304      	movcs	r3, #4
 8004d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	3304      	adds	r3, #4
 8004d46:	2b06      	cmp	r3, #6
 8004d48:	d902      	bls.n	8004d50 <NVIC_EncodePriority+0x30>
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	3b03      	subs	r3, #3
 8004d4e:	e000      	b.n	8004d52 <NVIC_EncodePriority+0x32>
 8004d50:	2300      	movs	r3, #0
 8004d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	43da      	mvns	r2, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	401a      	ands	r2, r3
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d68:	f04f 31ff 	mov.w	r1, #4294967295
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d72:	43d9      	mvns	r1, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d78:	4313      	orrs	r3, r2
         );
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3724      	adds	r7, #36	@ 0x24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d98:	d301      	bcc.n	8004d9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e00f      	b.n	8004dbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004dc8 <SysTick_Config+0x40>)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004da6:	210f      	movs	r1, #15
 8004da8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dac:	f7ff ff8e 	bl	8004ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004db0:	4b05      	ldr	r3, [pc, #20]	@ (8004dc8 <SysTick_Config+0x40>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004db6:	4b04      	ldr	r3, [pc, #16]	@ (8004dc8 <SysTick_Config+0x40>)
 8004db8:	2207      	movs	r2, #7
 8004dba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	e000e010 	.word	0xe000e010

08004dcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff ff29 	bl	8004c2c <__NVIC_SetPriorityGrouping>
}
 8004dda:	bf00      	nop
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b086      	sub	sp, #24
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	4603      	mov	r3, r0
 8004dea:	60b9      	str	r1, [r7, #8]
 8004dec:	607a      	str	r2, [r7, #4]
 8004dee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004df4:	f7ff ff3e 	bl	8004c74 <__NVIC_GetPriorityGrouping>
 8004df8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	68b9      	ldr	r1, [r7, #8]
 8004dfe:	6978      	ldr	r0, [r7, #20]
 8004e00:	f7ff ff8e 	bl	8004d20 <NVIC_EncodePriority>
 8004e04:	4602      	mov	r2, r0
 8004e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7ff ff5d 	bl	8004ccc <__NVIC_SetPriority>
}
 8004e12:	bf00      	nop
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b082      	sub	sp, #8
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	4603      	mov	r3, r0
 8004e22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff ff31 	bl	8004c90 <__NVIC_EnableIRQ>
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b082      	sub	sp, #8
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff ffa2 	bl	8004d88 <SysTick_Config>
 8004e44:	4603      	mov	r3, r0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b084      	sub	sp, #16
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e5c:	f7ff faa6 	bl	80043ac <HAL_GetTick>
 8004e60:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d008      	beq.n	8004e80 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2280      	movs	r2, #128	@ 0x80
 8004e72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e052      	b.n	8004f26 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0216 	bic.w	r2, r2, #22
 8004e8e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	695a      	ldr	r2, [r3, #20]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e9e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d103      	bne.n	8004eb0 <HAL_DMA_Abort+0x62>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d007      	beq.n	8004ec0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0208 	bic.w	r2, r2, #8
 8004ebe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0201 	bic.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ed0:	e013      	b.n	8004efa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ed2:	f7ff fa6b 	bl	80043ac <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b05      	cmp	r3, #5
 8004ede:	d90c      	bls.n	8004efa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2203      	movs	r2, #3
 8004eea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e015      	b.n	8004f26 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e4      	bne.n	8004ed2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0c:	223f      	movs	r2, #63	@ 0x3f
 8004f0e:	409a      	lsls	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d004      	beq.n	8004f4c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2280      	movs	r2, #128	@ 0x80
 8004f46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e00c      	b.n	8004f66 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2205      	movs	r2, #5
 8004f50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0201 	bic.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
	...

08004f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b089      	sub	sp, #36	@ 0x24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	61fb      	str	r3, [r7, #28]
 8004f8e:	e177      	b.n	8005280 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f90:	2201      	movs	r2, #1
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	f040 8166 	bne.w	800527a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d005      	beq.n	8004fc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d130      	bne.n	8005028 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	2203      	movs	r2, #3
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68da      	ldr	r2, [r3, #12]
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	43db      	mvns	r3, r3
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	4013      	ands	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	091b      	lsrs	r3, r3, #4
 8005012:	f003 0201 	and.w	r2, r3, #1
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4313      	orrs	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0303 	and.w	r3, r3, #3
 8005030:	2b03      	cmp	r3, #3
 8005032:	d017      	beq.n	8005064 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	2203      	movs	r2, #3
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	43db      	mvns	r3, r3
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	4013      	ands	r3, r2
 800504a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	4313      	orrs	r3, r2
 800505c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f003 0303 	and.w	r3, r3, #3
 800506c:	2b02      	cmp	r3, #2
 800506e:	d123      	bne.n	80050b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	08da      	lsrs	r2, r3, #3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	3208      	adds	r2, #8
 8005078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800507c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	220f      	movs	r2, #15
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	43db      	mvns	r3, r3
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	4013      	ands	r3, r2
 8005092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	691a      	ldr	r2, [r3, #16]
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	08da      	lsrs	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3208      	adds	r2, #8
 80050b2:	69b9      	ldr	r1, [r7, #24]
 80050b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	2203      	movs	r2, #3
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	43db      	mvns	r3, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4013      	ands	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f003 0203 	and.w	r2, r3, #3
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	fa02 f303 	lsl.w	r3, r2, r3
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80c0 	beq.w	800527a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050fa:	2300      	movs	r3, #0
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	4b66      	ldr	r3, [pc, #408]	@ (8005298 <HAL_GPIO_Init+0x324>)
 8005100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005102:	4a65      	ldr	r2, [pc, #404]	@ (8005298 <HAL_GPIO_Init+0x324>)
 8005104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005108:	6453      	str	r3, [r2, #68]	@ 0x44
 800510a:	4b63      	ldr	r3, [pc, #396]	@ (8005298 <HAL_GPIO_Init+0x324>)
 800510c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005116:	4a61      	ldr	r2, [pc, #388]	@ (800529c <HAL_GPIO_Init+0x328>)
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	089b      	lsrs	r3, r3, #2
 800511c:	3302      	adds	r3, #2
 800511e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	220f      	movs	r2, #15
 800512e:	fa02 f303 	lsl.w	r3, r2, r3
 8005132:	43db      	mvns	r3, r3
 8005134:	69ba      	ldr	r2, [r7, #24]
 8005136:	4013      	ands	r3, r2
 8005138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a58      	ldr	r2, [pc, #352]	@ (80052a0 <HAL_GPIO_Init+0x32c>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d037      	beq.n	80051b2 <HAL_GPIO_Init+0x23e>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a57      	ldr	r2, [pc, #348]	@ (80052a4 <HAL_GPIO_Init+0x330>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d031      	beq.n	80051ae <HAL_GPIO_Init+0x23a>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a56      	ldr	r2, [pc, #344]	@ (80052a8 <HAL_GPIO_Init+0x334>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d02b      	beq.n	80051aa <HAL_GPIO_Init+0x236>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a55      	ldr	r2, [pc, #340]	@ (80052ac <HAL_GPIO_Init+0x338>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d025      	beq.n	80051a6 <HAL_GPIO_Init+0x232>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a54      	ldr	r2, [pc, #336]	@ (80052b0 <HAL_GPIO_Init+0x33c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d01f      	beq.n	80051a2 <HAL_GPIO_Init+0x22e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a53      	ldr	r2, [pc, #332]	@ (80052b4 <HAL_GPIO_Init+0x340>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d019      	beq.n	800519e <HAL_GPIO_Init+0x22a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a52      	ldr	r2, [pc, #328]	@ (80052b8 <HAL_GPIO_Init+0x344>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d013      	beq.n	800519a <HAL_GPIO_Init+0x226>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a51      	ldr	r2, [pc, #324]	@ (80052bc <HAL_GPIO_Init+0x348>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d00d      	beq.n	8005196 <HAL_GPIO_Init+0x222>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a50      	ldr	r2, [pc, #320]	@ (80052c0 <HAL_GPIO_Init+0x34c>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d007      	beq.n	8005192 <HAL_GPIO_Init+0x21e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a4f      	ldr	r2, [pc, #316]	@ (80052c4 <HAL_GPIO_Init+0x350>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d101      	bne.n	800518e <HAL_GPIO_Init+0x21a>
 800518a:	2309      	movs	r3, #9
 800518c:	e012      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 800518e:	230a      	movs	r3, #10
 8005190:	e010      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 8005192:	2308      	movs	r3, #8
 8005194:	e00e      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 8005196:	2307      	movs	r3, #7
 8005198:	e00c      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 800519a:	2306      	movs	r3, #6
 800519c:	e00a      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 800519e:	2305      	movs	r3, #5
 80051a0:	e008      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 80051a2:	2304      	movs	r3, #4
 80051a4:	e006      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 80051a6:	2303      	movs	r3, #3
 80051a8:	e004      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e002      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <HAL_GPIO_Init+0x240>
 80051b2:	2300      	movs	r3, #0
 80051b4:	69fa      	ldr	r2, [r7, #28]
 80051b6:	f002 0203 	and.w	r2, r2, #3
 80051ba:	0092      	lsls	r2, r2, #2
 80051bc:	4093      	lsls	r3, r2
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051c4:	4935      	ldr	r1, [pc, #212]	@ (800529c <HAL_GPIO_Init+0x328>)
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	089b      	lsrs	r3, r3, #2
 80051ca:	3302      	adds	r3, #2
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80051d2:	4b3d      	ldr	r3, [pc, #244]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	43db      	mvns	r3, r3
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	4013      	ands	r3, r2
 80051e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051f6:	4a34      	ldr	r2, [pc, #208]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051fc:	4b32      	ldr	r3, [pc, #200]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	43db      	mvns	r3, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4013      	ands	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	4313      	orrs	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005220:	4a29      	ldr	r2, [pc, #164]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005226:	4b28      	ldr	r3, [pc, #160]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	43db      	mvns	r3, r3
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	4013      	ands	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	4313      	orrs	r3, r2
 8005248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800524a:	4a1f      	ldr	r2, [pc, #124]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005250:	4b1d      	ldr	r3, [pc, #116]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	43db      	mvns	r3, r3
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	4013      	ands	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d003      	beq.n	8005274 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	4313      	orrs	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005274:	4a14      	ldr	r2, [pc, #80]	@ (80052c8 <HAL_GPIO_Init+0x354>)
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	3301      	adds	r3, #1
 800527e:	61fb      	str	r3, [r7, #28]
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	2b0f      	cmp	r3, #15
 8005284:	f67f ae84 	bls.w	8004f90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005288:	bf00      	nop
 800528a:	bf00      	nop
 800528c:	3724      	adds	r7, #36	@ 0x24
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	40023800 	.word	0x40023800
 800529c:	40013800 	.word	0x40013800
 80052a0:	40020000 	.word	0x40020000
 80052a4:	40020400 	.word	0x40020400
 80052a8:	40020800 	.word	0x40020800
 80052ac:	40020c00 	.word	0x40020c00
 80052b0:	40021000 	.word	0x40021000
 80052b4:	40021400 	.word	0x40021400
 80052b8:	40021800 	.word	0x40021800
 80052bc:	40021c00 	.word	0x40021c00
 80052c0:	40022000 	.word	0x40022000
 80052c4:	40022400 	.word	0x40022400
 80052c8:	40013c00 	.word	0x40013c00

080052cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	807b      	strh	r3, [r7, #2]
 80052d8:	4613      	mov	r3, r2
 80052da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052dc:	787b      	ldrb	r3, [r7, #1]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052e2:	887a      	ldrh	r2, [r7, #2]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052e8:	e003      	b.n	80052f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052ea:	887b      	ldrh	r3, [r7, #2]
 80052ec:	041a      	lsls	r2, r3, #16
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	619a      	str	r2, [r3, #24]
}
 80052f2:	bf00      	nop
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	4603      	mov	r3, r0
 8005308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800530a:	4b08      	ldr	r3, [pc, #32]	@ (800532c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800530c:	695a      	ldr	r2, [r3, #20]
 800530e:	88fb      	ldrh	r3, [r7, #6]
 8005310:	4013      	ands	r3, r2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d006      	beq.n	8005324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005316:	4a05      	ldr	r2, [pc, #20]	@ (800532c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005318:	88fb      	ldrh	r3, [r7, #6]
 800531a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800531c:	88fb      	ldrh	r3, [r7, #6]
 800531e:	4618      	mov	r0, r3
 8005320:	f7fd ff84 	bl	800322c <HAL_GPIO_EXTI_Callback>
  }
}
 8005324:	bf00      	nop
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40013c00 	.word	0x40013c00

08005330 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e12b      	b.n	800559a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d106      	bne.n	800535c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7fd fb0c 	bl	8002974 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2224      	movs	r2, #36	@ 0x24
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0201 	bic.w	r2, r2, #1
 8005372:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005382:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005392:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005394:	f001 fd20 	bl	8006dd8 <HAL_RCC_GetPCLK1Freq>
 8005398:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4a81      	ldr	r2, [pc, #516]	@ (80055a4 <HAL_I2C_Init+0x274>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d807      	bhi.n	80053b4 <HAL_I2C_Init+0x84>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	4a80      	ldr	r2, [pc, #512]	@ (80055a8 <HAL_I2C_Init+0x278>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	bf94      	ite	ls
 80053ac:	2301      	movls	r3, #1
 80053ae:	2300      	movhi	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	e006      	b.n	80053c2 <HAL_I2C_Init+0x92>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	4a7d      	ldr	r2, [pc, #500]	@ (80055ac <HAL_I2C_Init+0x27c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	bf94      	ite	ls
 80053bc:	2301      	movls	r3, #1
 80053be:	2300      	movhi	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e0e7      	b.n	800559a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	4a78      	ldr	r2, [pc, #480]	@ (80055b0 <HAL_I2C_Init+0x280>)
 80053ce:	fba2 2303 	umull	r2, r3, r2, r3
 80053d2:	0c9b      	lsrs	r3, r3, #18
 80053d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	4a6a      	ldr	r2, [pc, #424]	@ (80055a4 <HAL_I2C_Init+0x274>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d802      	bhi.n	8005404 <HAL_I2C_Init+0xd4>
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	3301      	adds	r3, #1
 8005402:	e009      	b.n	8005418 <HAL_I2C_Init+0xe8>
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800540a:	fb02 f303 	mul.w	r3, r2, r3
 800540e:	4a69      	ldr	r2, [pc, #420]	@ (80055b4 <HAL_I2C_Init+0x284>)
 8005410:	fba2 2303 	umull	r2, r3, r2, r3
 8005414:	099b      	lsrs	r3, r3, #6
 8005416:	3301      	adds	r3, #1
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6812      	ldr	r2, [r2, #0]
 800541c:	430b      	orrs	r3, r1
 800541e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800542a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	495c      	ldr	r1, [pc, #368]	@ (80055a4 <HAL_I2C_Init+0x274>)
 8005434:	428b      	cmp	r3, r1
 8005436:	d819      	bhi.n	800546c <HAL_I2C_Init+0x13c>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	1e59      	subs	r1, r3, #1
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	fbb1 f3f3 	udiv	r3, r1, r3
 8005446:	1c59      	adds	r1, r3, #1
 8005448:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800544c:	400b      	ands	r3, r1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <HAL_I2C_Init+0x138>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	1e59      	subs	r1, r3, #1
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005460:	3301      	adds	r3, #1
 8005462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005466:	e051      	b.n	800550c <HAL_I2C_Init+0x1dc>
 8005468:	2304      	movs	r3, #4
 800546a:	e04f      	b.n	800550c <HAL_I2C_Init+0x1dc>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d111      	bne.n	8005498 <HAL_I2C_Init+0x168>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	1e58      	subs	r0, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6859      	ldr	r1, [r3, #4]
 800547c:	460b      	mov	r3, r1
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	440b      	add	r3, r1
 8005482:	fbb0 f3f3 	udiv	r3, r0, r3
 8005486:	3301      	adds	r3, #1
 8005488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800548c:	2b00      	cmp	r3, #0
 800548e:	bf0c      	ite	eq
 8005490:	2301      	moveq	r3, #1
 8005492:	2300      	movne	r3, #0
 8005494:	b2db      	uxtb	r3, r3
 8005496:	e012      	b.n	80054be <HAL_I2C_Init+0x18e>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	1e58      	subs	r0, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6859      	ldr	r1, [r3, #4]
 80054a0:	460b      	mov	r3, r1
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	0099      	lsls	r1, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ae:	3301      	adds	r3, #1
 80054b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	bf0c      	ite	eq
 80054b8:	2301      	moveq	r3, #1
 80054ba:	2300      	movne	r3, #0
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_I2C_Init+0x196>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e022      	b.n	800550c <HAL_I2C_Init+0x1dc>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10e      	bne.n	80054ec <HAL_I2C_Init+0x1bc>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	1e58      	subs	r0, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6859      	ldr	r1, [r3, #4]
 80054d6:	460b      	mov	r3, r1
 80054d8:	005b      	lsls	r3, r3, #1
 80054da:	440b      	add	r3, r1
 80054dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80054e0:	3301      	adds	r3, #1
 80054e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054ea:	e00f      	b.n	800550c <HAL_I2C_Init+0x1dc>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	1e58      	subs	r0, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6859      	ldr	r1, [r3, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	0099      	lsls	r1, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005502:	3301      	adds	r3, #1
 8005504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005508:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800550c:	6879      	ldr	r1, [r7, #4]
 800550e:	6809      	ldr	r1, [r1, #0]
 8005510:	4313      	orrs	r3, r2
 8005512:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	69da      	ldr	r2, [r3, #28]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800553a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6911      	ldr	r1, [r2, #16]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	68d2      	ldr	r2, [r2, #12]
 8005546:	4311      	orrs	r1, r2
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6812      	ldr	r2, [r2, #0]
 800554c:	430b      	orrs	r3, r1
 800554e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	431a      	orrs	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2220      	movs	r2, #32
 8005586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	000186a0 	.word	0x000186a0
 80055a8:	001e847f 	.word	0x001e847f
 80055ac:	003d08ff 	.word	0x003d08ff
 80055b0:	431bde83 	.word	0x431bde83
 80055b4:	10624dd3 	.word	0x10624dd3

080055b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b088      	sub	sp, #32
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	4608      	mov	r0, r1
 80055c2:	4611      	mov	r1, r2
 80055c4:	461a      	mov	r2, r3
 80055c6:	4603      	mov	r3, r0
 80055c8:	817b      	strh	r3, [r7, #10]
 80055ca:	460b      	mov	r3, r1
 80055cc:	813b      	strh	r3, [r7, #8]
 80055ce:	4613      	mov	r3, r2
 80055d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055d2:	f7fe feeb 	bl	80043ac <HAL_GetTick>
 80055d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	f040 80d9 	bne.w	8005798 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	2319      	movs	r3, #25
 80055ec:	2201      	movs	r2, #1
 80055ee:	496d      	ldr	r1, [pc, #436]	@ (80057a4 <HAL_I2C_Mem_Write+0x1ec>)
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 fc8b 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80055fc:	2302      	movs	r3, #2
 80055fe:	e0cc      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005606:	2b01      	cmp	r3, #1
 8005608:	d101      	bne.n	800560e <HAL_I2C_Mem_Write+0x56>
 800560a:	2302      	movs	r3, #2
 800560c:	e0c5      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	2b01      	cmp	r3, #1
 8005622:	d007      	beq.n	8005634 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005642:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2221      	movs	r2, #33	@ 0x21
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2240      	movs	r2, #64	@ 0x40
 8005650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005664:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	4a4d      	ldr	r2, [pc, #308]	@ (80057a8 <HAL_I2C_Mem_Write+0x1f0>)
 8005674:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005676:	88f8      	ldrh	r0, [r7, #6]
 8005678:	893a      	ldrh	r2, [r7, #8]
 800567a:	8979      	ldrh	r1, [r7, #10]
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	9301      	str	r3, [sp, #4]
 8005680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	4603      	mov	r3, r0
 8005686:	68f8      	ldr	r0, [r7, #12]
 8005688:	f000 fac2 	bl	8005c10 <I2C_RequestMemoryWrite>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d052      	beq.n	8005738 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e081      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800569a:	68f8      	ldr	r0, [r7, #12]
 800569c:	f000 fd50 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00d      	beq.n	80056c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	d107      	bne.n	80056be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e06b      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c6:	781a      	ldrb	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056dc:	3b01      	subs	r3, #1
 80056de:	b29a      	uxth	r2, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d11b      	bne.n	8005738 <HAL_I2C_Mem_Write+0x180>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005704:	2b00      	cmp	r3, #0
 8005706:	d017      	beq.n	8005738 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	781a      	ldrb	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005718:	1c5a      	adds	r2, r3, #1
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005722:	3b01      	subs	r3, #1
 8005724:	b29a      	uxth	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800572e:	b29b      	uxth	r3, r3
 8005730:	3b01      	subs	r3, #1
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1aa      	bne.n	8005696 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005740:	697a      	ldr	r2, [r7, #20]
 8005742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 fd43 	bl	80061d0 <I2C_WaitOnBTFFlagUntilTimeout>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00d      	beq.n	800576c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005754:	2b04      	cmp	r3, #4
 8005756:	d107      	bne.n	8005768 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005766:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e016      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800577a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005794:	2300      	movs	r3, #0
 8005796:	e000      	b.n	800579a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005798:	2302      	movs	r3, #2
  }
}
 800579a:	4618      	mov	r0, r3
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	00100002 	.word	0x00100002
 80057a8:	ffff0000 	.word	0xffff0000

080057ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08c      	sub	sp, #48	@ 0x30
 80057b0:	af02      	add	r7, sp, #8
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	4608      	mov	r0, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	461a      	mov	r2, r3
 80057ba:	4603      	mov	r3, r0
 80057bc:	817b      	strh	r3, [r7, #10]
 80057be:	460b      	mov	r3, r1
 80057c0:	813b      	strh	r3, [r7, #8]
 80057c2:	4613      	mov	r3, r2
 80057c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057c6:	f7fe fdf1 	bl	80043ac <HAL_GetTick>
 80057ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	f040 8214 	bne.w	8005c02 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	9300      	str	r3, [sp, #0]
 80057de:	2319      	movs	r3, #25
 80057e0:	2201      	movs	r2, #1
 80057e2:	497b      	ldr	r1, [pc, #492]	@ (80059d0 <HAL_I2C_Mem_Read+0x224>)
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f000 fb91 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80057f0:	2302      	movs	r3, #2
 80057f2:	e207      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d101      	bne.n	8005802 <HAL_I2C_Mem_Read+0x56>
 80057fe:	2302      	movs	r3, #2
 8005800:	e200      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b01      	cmp	r3, #1
 8005816:	d007      	beq.n	8005828 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005836:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2222      	movs	r2, #34	@ 0x22
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2240      	movs	r2, #64	@ 0x40
 8005844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2200      	movs	r2, #0
 800584c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005852:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005858:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4a5b      	ldr	r2, [pc, #364]	@ (80059d4 <HAL_I2C_Mem_Read+0x228>)
 8005868:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800586a:	88f8      	ldrh	r0, [r7, #6]
 800586c:	893a      	ldrh	r2, [r7, #8]
 800586e:	8979      	ldrh	r1, [r7, #10]
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	9301      	str	r3, [sp, #4]
 8005874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	4603      	mov	r3, r0
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f000 fa5e 	bl	8005d3c <I2C_RequestMemoryRead>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e1bc      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588e:	2b00      	cmp	r3, #0
 8005890:	d113      	bne.n	80058ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005892:	2300      	movs	r3, #0
 8005894:	623b      	str	r3, [r7, #32]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	623b      	str	r3, [r7, #32]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	623b      	str	r3, [r7, #32]
 80058a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058b6:	601a      	str	r2, [r3, #0]
 80058b8:	e190      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d11b      	bne.n	80058fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	61fb      	str	r3, [r7, #28]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	61fb      	str	r3, [r7, #28]
 80058e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	e170      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d11b      	bne.n	800593a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005910:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005920:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005922:	2300      	movs	r3, #0
 8005924:	61bb      	str	r3, [r7, #24]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	e150      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	617b      	str	r3, [r7, #20]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005950:	e144      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005956:	2b03      	cmp	r3, #3
 8005958:	f200 80f1 	bhi.w	8005b3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005960:	2b01      	cmp	r3, #1
 8005962:	d123      	bne.n	80059ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005966:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fc79 	bl	8006260 <I2C_WaitOnRXNEFlagUntilTimeout>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e145      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	691a      	ldr	r2, [r3, #16]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005982:	b2d2      	uxtb	r2, r2
 8005984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598a:	1c5a      	adds	r2, r3, #1
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005994:	3b01      	subs	r3, #1
 8005996:	b29a      	uxth	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b01      	subs	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80059aa:	e117      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d14e      	bne.n	8005a52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ba:	2200      	movs	r2, #0
 80059bc:	4906      	ldr	r1, [pc, #24]	@ (80059d8 <HAL_I2C_Mem_Read+0x22c>)
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 faa4 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d008      	beq.n	80059dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e11a      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
 80059ce:	bf00      	nop
 80059d0:	00100002 	.word	0x00100002
 80059d4:	ffff0000 	.word	0xffff0000
 80059d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	691a      	ldr	r2, [r3, #16]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f6:	b2d2      	uxtb	r2, r2
 80059f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	691a      	ldr	r2, [r3, #16]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a50:	e0c4      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a58:	2200      	movs	r2, #0
 8005a5a:	496c      	ldr	r1, [pc, #432]	@ (8005c0c <HAL_I2C_Mem_Read+0x460>)
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 fa55 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e0cb      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	691a      	ldr	r2, [r3, #16]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8e:	1c5a      	adds	r2, r3, #1
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	b29a      	uxth	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	4955      	ldr	r1, [pc, #340]	@ (8005c0c <HAL_I2C_Mem_Read+0x460>)
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 fa27 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e09d      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ad6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae2:	b2d2      	uxtb	r2, r2
 8005ae4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005af4:	3b01      	subs	r3, #1
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	b2d2      	uxtb	r2, r2
 8005b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b3c:	e04e      	b.n	8005bdc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b40:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 fb8c 	bl	8006260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e058      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	691a      	ldr	r2, [r3, #16]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f003 0304 	and.w	r3, r3, #4
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d124      	bne.n	8005bdc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d107      	bne.n	8005baa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ba8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f47f aeb6 	bne.w	8005952 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	e000      	b.n	8005c04 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005c02:	2302      	movs	r3, #2
  }
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3728      	adds	r7, #40	@ 0x28
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	00010004 	.word	0x00010004

08005c10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	af02      	add	r7, sp, #8
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	4608      	mov	r0, r1
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	4603      	mov	r3, r0
 8005c20:	817b      	strh	r3, [r7, #10]
 8005c22:	460b      	mov	r3, r1
 8005c24:	813b      	strh	r3, [r7, #8]
 8005c26:	4613      	mov	r3, r2
 8005c28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f000 f960 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00d      	beq.n	8005c6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c60:	d103      	bne.n	8005c6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e05f      	b.n	8005d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c6e:	897b      	ldrh	r3, [r7, #10]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	461a      	mov	r2, r3
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	6a3a      	ldr	r2, [r7, #32]
 8005c82:	492d      	ldr	r1, [pc, #180]	@ (8005d38 <I2C_RequestMemoryWrite+0x128>)
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f9bb 	bl	8006000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e04c      	b.n	8005d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c94:	2300      	movs	r3, #0
 8005c96:	617b      	str	r3, [r7, #20]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cac:	6a39      	ldr	r1, [r7, #32]
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f000 fa46 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00d      	beq.n	8005cd6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	d107      	bne.n	8005cd2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e02b      	b.n	8005d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cd6:	88fb      	ldrh	r3, [r7, #6]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d105      	bne.n	8005ce8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cdc:	893b      	ldrh	r3, [r7, #8]
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	611a      	str	r2, [r3, #16]
 8005ce6:	e021      	b.n	8005d2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ce8:	893b      	ldrh	r3, [r7, #8]
 8005cea:	0a1b      	lsrs	r3, r3, #8
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cf8:	6a39      	ldr	r1, [r7, #32]
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	f000 fa20 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00d      	beq.n	8005d22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d107      	bne.n	8005d1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e005      	b.n	8005d2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d22:	893b      	ldrh	r3, [r7, #8]
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3718      	adds	r7, #24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	00010002 	.word	0x00010002

08005d3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b088      	sub	sp, #32
 8005d40:	af02      	add	r7, sp, #8
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	4608      	mov	r0, r1
 8005d46:	4611      	mov	r1, r2
 8005d48:	461a      	mov	r2, r3
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	817b      	strh	r3, [r7, #10]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	813b      	strh	r3, [r7, #8]
 8005d52:	4613      	mov	r3, r2
 8005d54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	6a3b      	ldr	r3, [r7, #32]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 f8c2 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00d      	beq.n	8005daa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d9c:	d103      	bne.n	8005da6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005da4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e0aa      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005daa:	897b      	ldrh	r3, [r7, #10]
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	461a      	mov	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005db8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	6a3a      	ldr	r2, [r7, #32]
 8005dbe:	4952      	ldr	r1, [pc, #328]	@ (8005f08 <I2C_RequestMemoryRead+0x1cc>)
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f000 f91d 	bl	8006000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e097      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de8:	6a39      	ldr	r1, [r7, #32]
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 f9a8 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00d      	beq.n	8005e12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfa:	2b04      	cmp	r3, #4
 8005dfc:	d107      	bne.n	8005e0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e076      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e12:	88fb      	ldrh	r3, [r7, #6]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d105      	bne.n	8005e24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e18:	893b      	ldrh	r3, [r7, #8]
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	611a      	str	r2, [r3, #16]
 8005e22:	e021      	b.n	8005e68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e24:	893b      	ldrh	r3, [r7, #8]
 8005e26:	0a1b      	lsrs	r3, r3, #8
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e34:	6a39      	ldr	r1, [r7, #32]
 8005e36:	68f8      	ldr	r0, [r7, #12]
 8005e38:	f000 f982 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00d      	beq.n	8005e5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d107      	bne.n	8005e5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e050      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e5e:	893b      	ldrh	r3, [r7, #8]
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6a:	6a39      	ldr	r1, [r7, #32]
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 f967 	bl	8006140 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00d      	beq.n	8005e94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d107      	bne.n	8005e90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e035      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ea2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	6a3b      	ldr	r3, [r7, #32]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 f82b 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00d      	beq.n	8005ed8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eca:	d103      	bne.n	8005ed4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ed2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e013      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005ed8:	897b      	ldrh	r3, [r7, #10]
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	f043 0301 	orr.w	r3, r3, #1
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	6a3a      	ldr	r2, [r7, #32]
 8005eec:	4906      	ldr	r1, [pc, #24]	@ (8005f08 <I2C_RequestMemoryRead+0x1cc>)
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 f886 	bl	8006000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e000      	b.n	8005f00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	00010002 	.word	0x00010002

08005f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f1c:	e048      	b.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f24:	d044      	beq.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f26:	f7fe fa41 	bl	80043ac <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d302      	bcc.n	8005f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d139      	bne.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	0c1b      	lsrs	r3, r3, #16
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d10d      	bne.n	8005f62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	43da      	mvns	r2, r3
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	4013      	ands	r3, r2
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	bf0c      	ite	eq
 8005f58:	2301      	moveq	r3, #1
 8005f5a:	2300      	movne	r3, #0
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	461a      	mov	r2, r3
 8005f60:	e00c      	b.n	8005f7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	699b      	ldr	r3, [r3, #24]
 8005f68:	43da      	mvns	r2, r3
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	bf0c      	ite	eq
 8005f74:	2301      	moveq	r3, #1
 8005f76:	2300      	movne	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d116      	bne.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9c:	f043 0220 	orr.w	r2, r3, #32
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e023      	b.n	8005ff8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	0c1b      	lsrs	r3, r3, #16
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d10d      	bne.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	43da      	mvns	r2, r3
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	bf0c      	ite	eq
 8005fcc:	2301      	moveq	r3, #1
 8005fce:	2300      	movne	r3, #0
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	e00c      	b.n	8005ff0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	43da      	mvns	r2, r3
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	461a      	mov	r2, r3
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d093      	beq.n	8005f1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3710      	adds	r7, #16
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800600e:	e071      	b.n	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800601a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800601e:	d123      	bne.n	8006068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800602e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006038:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2220      	movs	r2, #32
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2200      	movs	r2, #0
 800604c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006054:	f043 0204 	orr.w	r2, r3, #4
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e067      	b.n	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606e:	d041      	beq.n	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006070:	f7fe f99c 	bl	80043ac <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	429a      	cmp	r2, r3
 800607e:	d302      	bcc.n	8006086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d136      	bne.n	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	0c1b      	lsrs	r3, r3, #16
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b01      	cmp	r3, #1
 800608e:	d10c      	bne.n	80060aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	43da      	mvns	r2, r3
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4013      	ands	r3, r2
 800609c:	b29b      	uxth	r3, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	bf14      	ite	ne
 80060a2:	2301      	movne	r3, #1
 80060a4:	2300      	moveq	r3, #0
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	e00b      	b.n	80060c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	43da      	mvns	r2, r3
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	4013      	ands	r3, r2
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	bf14      	ite	ne
 80060bc:	2301      	movne	r3, #1
 80060be:	2300      	moveq	r3, #0
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d016      	beq.n	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2200      	movs	r2, #0
 80060ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2220      	movs	r2, #32
 80060d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e0:	f043 0220 	orr.w	r2, r3, #32
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e021      	b.n	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	0c1b      	lsrs	r3, r3, #16
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d10c      	bne.n	8006118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	43da      	mvns	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	4013      	ands	r3, r2
 800610a:	b29b      	uxth	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e00b      	b.n	8006130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	43da      	mvns	r2, r3
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	4013      	ands	r3, r2
 8006124:	b29b      	uxth	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	bf14      	ite	ne
 800612a:	2301      	movne	r3, #1
 800612c:	2300      	moveq	r3, #0
 800612e:	b2db      	uxtb	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	f47f af6d 	bne.w	8006010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800614c:	e034      	b.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 f8e3 	bl	800631a <I2C_IsAcknowledgeFailed>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e034      	b.n	80061c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006164:	d028      	beq.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006166:	f7fe f921 	bl	80043ac <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	429a      	cmp	r2, r3
 8006174:	d302      	bcc.n	800617c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d11d      	bne.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006186:	2b80      	cmp	r3, #128	@ 0x80
 8006188:	d016      	beq.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a4:	f043 0220 	orr.w	r2, r3, #32
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e007      	b.n	80061c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	695b      	ldr	r3, [r3, #20]
 80061be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c2:	2b80      	cmp	r3, #128	@ 0x80
 80061c4:	d1c3      	bne.n	800614e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061dc:	e034      	b.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 f89b 	bl	800631a <I2C_IsAcknowledgeFailed>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e034      	b.n	8006258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f4:	d028      	beq.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061f6:	f7fe f8d9 	bl	80043ac <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	429a      	cmp	r2, r3
 8006204:	d302      	bcc.n	800620c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d11d      	bne.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f003 0304 	and.w	r3, r3, #4
 8006216:	2b04      	cmp	r3, #4
 8006218:	d016      	beq.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006234:	f043 0220 	orr.w	r2, r3, #32
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e007      	b.n	8006258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b04      	cmp	r3, #4
 8006254:	d1c3      	bne.n	80061de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800626c:	e049      	b.n	8006302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	f003 0310 	and.w	r3, r3, #16
 8006278:	2b10      	cmp	r3, #16
 800627a:	d119      	bne.n	80062b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f06f 0210 	mvn.w	r2, #16
 8006284:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e030      	b.n	8006312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062b0:	f7fe f87c 	bl	80043ac <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d302      	bcc.n	80062c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d11d      	bne.n	8006302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d0:	2b40      	cmp	r3, #64	@ 0x40
 80062d2:	d016      	beq.n	8006302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2220      	movs	r2, #32
 80062de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ee:	f043 0220 	orr.w	r2, r3, #32
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e007      	b.n	8006312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	695b      	ldr	r3, [r3, #20]
 8006308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800630c:	2b40      	cmp	r3, #64	@ 0x40
 800630e:	d1ae      	bne.n	800626e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	695b      	ldr	r3, [r3, #20]
 8006328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006330:	d11b      	bne.n	800636a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800633a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2220      	movs	r2, #32
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	f043 0204 	orr.w	r2, r3, #4
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e000      	b.n	800636c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b20      	cmp	r3, #32
 800638c:	d129      	bne.n	80063e2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2224      	movs	r2, #36	@ 0x24
 8006392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0210 	bic.w	r2, r2, #16
 80063b4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	683a      	ldr	r2, [r7, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80063de:	2300      	movs	r3, #0
 80063e0:	e000      	b.n	80063e4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80063e2:	2302      	movs	r3, #2
  }
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b20      	cmp	r3, #32
 8006408:	d12a      	bne.n	8006460 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2224      	movs	r2, #36	@ 0x24
 800640e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f022 0201 	bic.w	r2, r2, #1
 8006420:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006428:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800642a:	89fb      	ldrh	r3, [r7, #14]
 800642c:	f023 030f 	bic.w	r3, r3, #15
 8006430:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	b29a      	uxth	r2, r3
 8006436:	89fb      	ldrh	r3, [r7, #14]
 8006438:	4313      	orrs	r3, r2
 800643a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	89fa      	ldrh	r2, [r7, #14]
 8006442:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800645c:	2300      	movs	r3, #0
 800645e:	e000      	b.n	8006462 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006460:	2302      	movs	r3, #2
  }
}
 8006462:	4618      	mov	r0, r3
 8006464:	3714      	adds	r7, #20
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
	...

08006470 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006476:	4b06      	ldr	r3, [pc, #24]	@ (8006490 <HAL_PWR_EnableBkUpAccess+0x20>)
 8006478:	2201      	movs	r2, #1
 800647a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800647c:	4b05      	ldr	r3, [pc, #20]	@ (8006494 <HAL_PWR_EnableBkUpAccess+0x24>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006482:	687b      	ldr	r3, [r7, #4]
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr
 8006490:	420e0020 	.word	0x420e0020
 8006494:	40007000 	.word	0x40007000

08006498 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80064a4:	4b12      	ldr	r3, [pc, #72]	@ (80064f0 <HAL_PWR_EnterSTOPMode+0x58>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f023 0203 	bic.w	r2, r3, #3
 80064ac:	4910      	ldr	r1, [pc, #64]	@ (80064f0 <HAL_PWR_EnterSTOPMode+0x58>)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80064b4:	4b0f      	ldr	r3, [pc, #60]	@ (80064f4 <HAL_PWR_EnterSTOPMode+0x5c>)
 80064b6:	691b      	ldr	r3, [r3, #16]
 80064b8:	4a0e      	ldr	r2, [pc, #56]	@ (80064f4 <HAL_PWR_EnterSTOPMode+0x5c>)
 80064ba:	f043 0304 	orr.w	r3, r3, #4
 80064be:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80064c0:	78fb      	ldrb	r3, [r7, #3]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d101      	bne.n	80064ca <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80064c6:	bf30      	wfi
 80064c8:	e005      	b.n	80064d6 <HAL_PWR_EnterSTOPMode+0x3e>
  }
  else
  {
    if(STOPEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 80064ca:	78fb      	ldrb	r3, [r7, #3]
 80064cc:	2b03      	cmp	r3, #3
 80064ce:	d001      	beq.n	80064d4 <HAL_PWR_EnterSTOPMode+0x3c>
    {
      /* Clear all pending event */
      __SEV();
 80064d0:	bf40      	sev
      __WFE();
 80064d2:	bf20      	wfe
    }
    /* Request Wait For Event */
    __WFE();
 80064d4:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 80064d6:	4b07      	ldr	r3, [pc, #28]	@ (80064f4 <HAL_PWR_EnterSTOPMode+0x5c>)
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	4a06      	ldr	r2, [pc, #24]	@ (80064f4 <HAL_PWR_EnterSTOPMode+0x5c>)
 80064dc:	f023 0304 	bic.w	r3, r3, #4
 80064e0:	6113      	str	r3, [r2, #16]
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	40007000 	.word	0x40007000
 80064f4:	e000ed00 	.word	0xe000ed00

080064f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e267      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d075      	beq.n	8006602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006516:	4b88      	ldr	r3, [pc, #544]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 030c 	and.w	r3, r3, #12
 800651e:	2b04      	cmp	r3, #4
 8006520:	d00c      	beq.n	800653c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006522:	4b85      	ldr	r3, [pc, #532]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800652a:	2b08      	cmp	r3, #8
 800652c:	d112      	bne.n	8006554 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800652e:	4b82      	ldr	r3, [pc, #520]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800653a:	d10b      	bne.n	8006554 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800653c:	4b7e      	ldr	r3, [pc, #504]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d05b      	beq.n	8006600 <HAL_RCC_OscConfig+0x108>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d157      	bne.n	8006600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e242      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800655c:	d106      	bne.n	800656c <HAL_RCC_OscConfig+0x74>
 800655e:	4b76      	ldr	r3, [pc, #472]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a75      	ldr	r2, [pc, #468]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e01d      	b.n	80065a8 <HAL_RCC_OscConfig+0xb0>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006574:	d10c      	bne.n	8006590 <HAL_RCC_OscConfig+0x98>
 8006576:	4b70      	ldr	r3, [pc, #448]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a6f      	ldr	r2, [pc, #444]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800657c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	4b6d      	ldr	r3, [pc, #436]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a6c      	ldr	r2, [pc, #432]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800658c:	6013      	str	r3, [r2, #0]
 800658e:	e00b      	b.n	80065a8 <HAL_RCC_OscConfig+0xb0>
 8006590:	4b69      	ldr	r3, [pc, #420]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a68      	ldr	r2, [pc, #416]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	4b66      	ldr	r3, [pc, #408]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a65      	ldr	r2, [pc, #404]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 80065a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d013      	beq.n	80065d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b0:	f7fd fefc 	bl	80043ac <HAL_GetTick>
 80065b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065b6:	e008      	b.n	80065ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b8:	f7fd fef8 	bl	80043ac <HAL_GetTick>
 80065bc:	4602      	mov	r2, r0
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	2b64      	cmp	r3, #100	@ 0x64
 80065c4:	d901      	bls.n	80065ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e207      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ca:	4b5b      	ldr	r3, [pc, #364]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0f0      	beq.n	80065b8 <HAL_RCC_OscConfig+0xc0>
 80065d6:	e014      	b.n	8006602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d8:	f7fd fee8 	bl	80043ac <HAL_GetTick>
 80065dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065de:	e008      	b.n	80065f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065e0:	f7fd fee4 	bl	80043ac <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b64      	cmp	r3, #100	@ 0x64
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e1f3      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065f2:	4b51      	ldr	r3, [pc, #324]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1f0      	bne.n	80065e0 <HAL_RCC_OscConfig+0xe8>
 80065fe:	e000      	b.n	8006602 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d063      	beq.n	80066d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800660e:	4b4a      	ldr	r3, [pc, #296]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 030c 	and.w	r3, r3, #12
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00b      	beq.n	8006632 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800661a:	4b47      	ldr	r3, [pc, #284]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006622:	2b08      	cmp	r3, #8
 8006624:	d11c      	bne.n	8006660 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006626:	4b44      	ldr	r3, [pc, #272]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d116      	bne.n	8006660 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006632:	4b41      	ldr	r3, [pc, #260]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0302 	and.w	r3, r3, #2
 800663a:	2b00      	cmp	r3, #0
 800663c:	d005      	beq.n	800664a <HAL_RCC_OscConfig+0x152>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d001      	beq.n	800664a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e1c7      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800664a:	4b3b      	ldr	r3, [pc, #236]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	4937      	ldr	r1, [pc, #220]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800665a:	4313      	orrs	r3, r2
 800665c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800665e:	e03a      	b.n	80066d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d020      	beq.n	80066aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006668:	4b34      	ldr	r3, [pc, #208]	@ (800673c <HAL_RCC_OscConfig+0x244>)
 800666a:	2201      	movs	r2, #1
 800666c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666e:	f7fd fe9d 	bl	80043ac <HAL_GetTick>
 8006672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006674:	e008      	b.n	8006688 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006676:	f7fd fe99 	bl	80043ac <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	2b02      	cmp	r3, #2
 8006682:	d901      	bls.n	8006688 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e1a8      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006688:	4b2b      	ldr	r3, [pc, #172]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d0f0      	beq.n	8006676 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006694:	4b28      	ldr	r3, [pc, #160]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	00db      	lsls	r3, r3, #3
 80066a2:	4925      	ldr	r1, [pc, #148]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 80066a4:	4313      	orrs	r3, r2
 80066a6:	600b      	str	r3, [r1, #0]
 80066a8:	e015      	b.n	80066d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066aa:	4b24      	ldr	r3, [pc, #144]	@ (800673c <HAL_RCC_OscConfig+0x244>)
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b0:	f7fd fe7c 	bl	80043ac <HAL_GetTick>
 80066b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066b6:	e008      	b.n	80066ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066b8:	f7fd fe78 	bl	80043ac <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d901      	bls.n	80066ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e187      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1f0      	bne.n	80066b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0308 	and.w	r3, r3, #8
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d036      	beq.n	8006750 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d016      	beq.n	8006718 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066ea:	4b15      	ldr	r3, [pc, #84]	@ (8006740 <HAL_RCC_OscConfig+0x248>)
 80066ec:	2201      	movs	r2, #1
 80066ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f0:	f7fd fe5c 	bl	80043ac <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066f8:	f7fd fe58 	bl	80043ac <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e167      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800670a:	4b0b      	ldr	r3, [pc, #44]	@ (8006738 <HAL_RCC_OscConfig+0x240>)
 800670c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0f0      	beq.n	80066f8 <HAL_RCC_OscConfig+0x200>
 8006716:	e01b      	b.n	8006750 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006718:	4b09      	ldr	r3, [pc, #36]	@ (8006740 <HAL_RCC_OscConfig+0x248>)
 800671a:	2200      	movs	r2, #0
 800671c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800671e:	f7fd fe45 	bl	80043ac <HAL_GetTick>
 8006722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006724:	e00e      	b.n	8006744 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006726:	f7fd fe41 	bl	80043ac <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d907      	bls.n	8006744 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e150      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
 8006738:	40023800 	.word	0x40023800
 800673c:	42470000 	.word	0x42470000
 8006740:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006744:	4b88      	ldr	r3, [pc, #544]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1ea      	bne.n	8006726 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 8097 	beq.w	800688c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800675e:	2300      	movs	r3, #0
 8006760:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006762:	4b81      	ldr	r3, [pc, #516]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10f      	bne.n	800678e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800676e:	2300      	movs	r3, #0
 8006770:	60bb      	str	r3, [r7, #8]
 8006772:	4b7d      	ldr	r3, [pc, #500]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006776:	4a7c      	ldr	r2, [pc, #496]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800677c:	6413      	str	r3, [r2, #64]	@ 0x40
 800677e:	4b7a      	ldr	r3, [pc, #488]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006786:	60bb      	str	r3, [r7, #8]
 8006788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800678a:	2301      	movs	r3, #1
 800678c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800678e:	4b77      	ldr	r3, [pc, #476]	@ (800696c <HAL_RCC_OscConfig+0x474>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006796:	2b00      	cmp	r3, #0
 8006798:	d118      	bne.n	80067cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800679a:	4b74      	ldr	r3, [pc, #464]	@ (800696c <HAL_RCC_OscConfig+0x474>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a73      	ldr	r2, [pc, #460]	@ (800696c <HAL_RCC_OscConfig+0x474>)
 80067a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067a6:	f7fd fe01 	bl	80043ac <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ae:	f7fd fdfd 	bl	80043ac <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e10c      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067c0:	4b6a      	ldr	r3, [pc, #424]	@ (800696c <HAL_RCC_OscConfig+0x474>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0f0      	beq.n	80067ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d106      	bne.n	80067e2 <HAL_RCC_OscConfig+0x2ea>
 80067d4:	4b64      	ldr	r3, [pc, #400]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d8:	4a63      	ldr	r2, [pc, #396]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067da:	f043 0301 	orr.w	r3, r3, #1
 80067de:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e0:	e01c      	b.n	800681c <HAL_RCC_OscConfig+0x324>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	2b05      	cmp	r3, #5
 80067e8:	d10c      	bne.n	8006804 <HAL_RCC_OscConfig+0x30c>
 80067ea:	4b5f      	ldr	r3, [pc, #380]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ee:	4a5e      	ldr	r2, [pc, #376]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067f0:	f043 0304 	orr.w	r3, r3, #4
 80067f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80067f6:	4b5c      	ldr	r3, [pc, #368]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067fa:	4a5b      	ldr	r2, [pc, #364]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80067fc:	f043 0301 	orr.w	r3, r3, #1
 8006800:	6713      	str	r3, [r2, #112]	@ 0x70
 8006802:	e00b      	b.n	800681c <HAL_RCC_OscConfig+0x324>
 8006804:	4b58      	ldr	r3, [pc, #352]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006808:	4a57      	ldr	r2, [pc, #348]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 800680a:	f023 0301 	bic.w	r3, r3, #1
 800680e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006810:	4b55      	ldr	r3, [pc, #340]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006814:	4a54      	ldr	r2, [pc, #336]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006816:	f023 0304 	bic.w	r3, r3, #4
 800681a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d015      	beq.n	8006850 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006824:	f7fd fdc2 	bl	80043ac <HAL_GetTick>
 8006828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800682a:	e00a      	b.n	8006842 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800682c:	f7fd fdbe 	bl	80043ac <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800683a:	4293      	cmp	r3, r2
 800683c:	d901      	bls.n	8006842 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e0cb      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006842:	4b49      	ldr	r3, [pc, #292]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	2b00      	cmp	r3, #0
 800684c:	d0ee      	beq.n	800682c <HAL_RCC_OscConfig+0x334>
 800684e:	e014      	b.n	800687a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006850:	f7fd fdac 	bl	80043ac <HAL_GetTick>
 8006854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006856:	e00a      	b.n	800686e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006858:	f7fd fda8 	bl	80043ac <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006866:	4293      	cmp	r3, r2
 8006868:	d901      	bls.n	800686e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e0b5      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800686e:	4b3e      	ldr	r3, [pc, #248]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1ee      	bne.n	8006858 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800687a:	7dfb      	ldrb	r3, [r7, #23]
 800687c:	2b01      	cmp	r3, #1
 800687e:	d105      	bne.n	800688c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006880:	4b39      	ldr	r3, [pc, #228]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006884:	4a38      	ldr	r2, [pc, #224]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800688a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	2b00      	cmp	r3, #0
 8006892:	f000 80a1 	beq.w	80069d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006896:	4b34      	ldr	r3, [pc, #208]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 030c 	and.w	r3, r3, #12
 800689e:	2b08      	cmp	r3, #8
 80068a0:	d05c      	beq.n	800695c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d141      	bne.n	800692e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068aa:	4b31      	ldr	r3, [pc, #196]	@ (8006970 <HAL_RCC_OscConfig+0x478>)
 80068ac:	2200      	movs	r2, #0
 80068ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068b0:	f7fd fd7c 	bl	80043ac <HAL_GetTick>
 80068b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b8:	f7fd fd78 	bl	80043ac <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e087      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068ca:	4b27      	ldr	r3, [pc, #156]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1f0      	bne.n	80068b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69da      	ldr	r2, [r3, #28]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	431a      	orrs	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e4:	019b      	lsls	r3, r3, #6
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ec:	085b      	lsrs	r3, r3, #1
 80068ee:	3b01      	subs	r3, #1
 80068f0:	041b      	lsls	r3, r3, #16
 80068f2:	431a      	orrs	r2, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f8:	061b      	lsls	r3, r3, #24
 80068fa:	491b      	ldr	r1, [pc, #108]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006900:	4b1b      	ldr	r3, [pc, #108]	@ (8006970 <HAL_RCC_OscConfig+0x478>)
 8006902:	2201      	movs	r2, #1
 8006904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006906:	f7fd fd51 	bl	80043ac <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800690e:	f7fd fd4d 	bl	80043ac <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e05c      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006920:	4b11      	ldr	r3, [pc, #68]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0f0      	beq.n	800690e <HAL_RCC_OscConfig+0x416>
 800692c:	e054      	b.n	80069d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800692e:	4b10      	ldr	r3, [pc, #64]	@ (8006970 <HAL_RCC_OscConfig+0x478>)
 8006930:	2200      	movs	r2, #0
 8006932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006934:	f7fd fd3a 	bl	80043ac <HAL_GetTick>
 8006938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800693a:	e008      	b.n	800694e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800693c:	f7fd fd36 	bl	80043ac <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	2b02      	cmp	r3, #2
 8006948:	d901      	bls.n	800694e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e045      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694e:	4b06      	ldr	r3, [pc, #24]	@ (8006968 <HAL_RCC_OscConfig+0x470>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1f0      	bne.n	800693c <HAL_RCC_OscConfig+0x444>
 800695a:	e03d      	b.n	80069d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d107      	bne.n	8006974 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e038      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
 8006968:	40023800 	.word	0x40023800
 800696c:	40007000 	.word	0x40007000
 8006970:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006974:	4b1b      	ldr	r3, [pc, #108]	@ (80069e4 <HAL_RCC_OscConfig+0x4ec>)
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d028      	beq.n	80069d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800698c:	429a      	cmp	r2, r3
 800698e:	d121      	bne.n	80069d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800699a:	429a      	cmp	r2, r3
 800699c:	d11a      	bne.n	80069d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80069a4:	4013      	ands	r3, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d111      	bne.n	80069d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ba:	085b      	lsrs	r3, r3, #1
 80069bc:	3b01      	subs	r3, #1
 80069be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d107      	bne.n	80069d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d001      	beq.n	80069d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	e000      	b.n	80069da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3718      	adds	r7, #24
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	40023800 	.word	0x40023800

080069e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d101      	bne.n	80069fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e0cc      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069fc:	4b68      	ldr	r3, [pc, #416]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 030f 	and.w	r3, r3, #15
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d90c      	bls.n	8006a24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a0a:	4b65      	ldr	r3, [pc, #404]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a12:	4b63      	ldr	r3, [pc, #396]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d001      	beq.n	8006a24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e0b8      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d020      	beq.n	8006a72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a3c:	4b59      	ldr	r3, [pc, #356]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	4a58      	ldr	r2, [pc, #352]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 0308 	and.w	r3, r3, #8
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a54:	4b53      	ldr	r3, [pc, #332]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	4a52      	ldr	r2, [pc, #328]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a60:	4b50      	ldr	r3, [pc, #320]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	494d      	ldr	r1, [pc, #308]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d044      	beq.n	8006b08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d107      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a86:	4b47      	ldr	r3, [pc, #284]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d119      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e07f      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d003      	beq.n	8006aa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006aa2:	2b03      	cmp	r3, #3
 8006aa4:	d107      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aa6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d109      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e06f      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ab6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e067      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ac6:	4b37      	ldr	r3, [pc, #220]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f023 0203 	bic.w	r2, r3, #3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	4934      	ldr	r1, [pc, #208]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ad8:	f7fd fc68 	bl	80043ac <HAL_GetTick>
 8006adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ade:	e00a      	b.n	8006af6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ae0:	f7fd fc64 	bl	80043ac <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e04f      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006af6:	4b2b      	ldr	r3, [pc, #172]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 020c 	and.w	r2, r3, #12
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d1eb      	bne.n	8006ae0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b08:	4b25      	ldr	r3, [pc, #148]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 030f 	and.w	r3, r3, #15
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d20c      	bcs.n	8006b30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b16:	4b22      	ldr	r3, [pc, #136]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b18:	683a      	ldr	r2, [r7, #0]
 8006b1a:	b2d2      	uxtb	r2, r2
 8006b1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 030f 	and.w	r3, r3, #15
 8006b26:	683a      	ldr	r2, [r7, #0]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d001      	beq.n	8006b30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e032      	b.n	8006b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 0304 	and.w	r3, r3, #4
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d008      	beq.n	8006b4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b3c:	4b19      	ldr	r3, [pc, #100]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	4916      	ldr	r1, [pc, #88]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d009      	beq.n	8006b6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	00db      	lsls	r3, r3, #3
 8006b68:	490e      	ldr	r1, [pc, #56]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b6e:	f000 f821 	bl	8006bb4 <HAL_RCC_GetSysClockFreq>
 8006b72:	4602      	mov	r2, r0
 8006b74:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	091b      	lsrs	r3, r3, #4
 8006b7a:	f003 030f 	and.w	r3, r3, #15
 8006b7e:	490a      	ldr	r1, [pc, #40]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8006b80:	5ccb      	ldrb	r3, [r1, r3]
 8006b82:	fa22 f303 	lsr.w	r3, r2, r3
 8006b86:	4a09      	ldr	r2, [pc, #36]	@ (8006bac <HAL_RCC_ClockConfig+0x1c4>)
 8006b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006b8a:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7fd fbc8 	bl	8004324 <HAL_InitTick>

  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	40023c00 	.word	0x40023c00
 8006ba4:	40023800 	.word	0x40023800
 8006ba8:	0800d2b8 	.word	0x0800d2b8
 8006bac:	2000000c 	.word	0x2000000c
 8006bb0:	20000014 	.word	0x20000014

08006bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb8:	b094      	sub	sp, #80	@ 0x50
 8006bba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bcc:	4b79      	ldr	r3, [pc, #484]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f003 030c 	and.w	r3, r3, #12
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d00d      	beq.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x40>
 8006bd8:	2b08      	cmp	r3, #8
 8006bda:	f200 80e1 	bhi.w	8006da0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d002      	beq.n	8006be8 <HAL_RCC_GetSysClockFreq+0x34>
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	d003      	beq.n	8006bee <HAL_RCC_GetSysClockFreq+0x3a>
 8006be6:	e0db      	b.n	8006da0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006be8:	4b73      	ldr	r3, [pc, #460]	@ (8006db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bec:	e0db      	b.n	8006da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bee:	4b73      	ldr	r3, [pc, #460]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x208>)
 8006bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bf2:	e0d8      	b.n	8006da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bf4:	4b6f      	ldr	r3, [pc, #444]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bfc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d063      	beq.n	8006cd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	099b      	lsrs	r3, r3, #6
 8006c10:	2200      	movs	r2, #0
 8006c12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c1e:	2300      	movs	r3, #0
 8006c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006c26:	4622      	mov	r2, r4
 8006c28:	462b      	mov	r3, r5
 8006c2a:	f04f 0000 	mov.w	r0, #0
 8006c2e:	f04f 0100 	mov.w	r1, #0
 8006c32:	0159      	lsls	r1, r3, #5
 8006c34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c38:	0150      	lsls	r0, r2, #5
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4621      	mov	r1, r4
 8006c40:	1a51      	subs	r1, r2, r1
 8006c42:	6139      	str	r1, [r7, #16]
 8006c44:	4629      	mov	r1, r5
 8006c46:	eb63 0301 	sbc.w	r3, r3, r1
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	f04f 0200 	mov.w	r2, #0
 8006c50:	f04f 0300 	mov.w	r3, #0
 8006c54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c58:	4659      	mov	r1, fp
 8006c5a:	018b      	lsls	r3, r1, #6
 8006c5c:	4651      	mov	r1, sl
 8006c5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c62:	4651      	mov	r1, sl
 8006c64:	018a      	lsls	r2, r1, #6
 8006c66:	4651      	mov	r1, sl
 8006c68:	ebb2 0801 	subs.w	r8, r2, r1
 8006c6c:	4659      	mov	r1, fp
 8006c6e:	eb63 0901 	sbc.w	r9, r3, r1
 8006c72:	f04f 0200 	mov.w	r2, #0
 8006c76:	f04f 0300 	mov.w	r3, #0
 8006c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c86:	4690      	mov	r8, r2
 8006c88:	4699      	mov	r9, r3
 8006c8a:	4623      	mov	r3, r4
 8006c8c:	eb18 0303 	adds.w	r3, r8, r3
 8006c90:	60bb      	str	r3, [r7, #8]
 8006c92:	462b      	mov	r3, r5
 8006c94:	eb49 0303 	adc.w	r3, r9, r3
 8006c98:	60fb      	str	r3, [r7, #12]
 8006c9a:	f04f 0200 	mov.w	r2, #0
 8006c9e:	f04f 0300 	mov.w	r3, #0
 8006ca2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ca6:	4629      	mov	r1, r5
 8006ca8:	024b      	lsls	r3, r1, #9
 8006caa:	4621      	mov	r1, r4
 8006cac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	024a      	lsls	r2, r1, #9
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cba:	2200      	movs	r2, #0
 8006cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006cc4:	f7f9 ff90 	bl	8000be8 <__aeabi_uldivmod>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4613      	mov	r3, r2
 8006cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cd0:	e058      	b.n	8006d84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cd2:	4b38      	ldr	r3, [pc, #224]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	099b      	lsrs	r3, r3, #6
 8006cd8:	2200      	movs	r2, #0
 8006cda:	4618      	mov	r0, r3
 8006cdc:	4611      	mov	r1, r2
 8006cde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ce2:	623b      	str	r3, [r7, #32]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ce8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006cec:	4642      	mov	r2, r8
 8006cee:	464b      	mov	r3, r9
 8006cf0:	f04f 0000 	mov.w	r0, #0
 8006cf4:	f04f 0100 	mov.w	r1, #0
 8006cf8:	0159      	lsls	r1, r3, #5
 8006cfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cfe:	0150      	lsls	r0, r2, #5
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4641      	mov	r1, r8
 8006d06:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d0a:	4649      	mov	r1, r9
 8006d0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d10:	f04f 0200 	mov.w	r2, #0
 8006d14:	f04f 0300 	mov.w	r3, #0
 8006d18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006d1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d24:	ebb2 040a 	subs.w	r4, r2, sl
 8006d28:	eb63 050b 	sbc.w	r5, r3, fp
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	f04f 0300 	mov.w	r3, #0
 8006d34:	00eb      	lsls	r3, r5, #3
 8006d36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d3a:	00e2      	lsls	r2, r4, #3
 8006d3c:	4614      	mov	r4, r2
 8006d3e:	461d      	mov	r5, r3
 8006d40:	4643      	mov	r3, r8
 8006d42:	18e3      	adds	r3, r4, r3
 8006d44:	603b      	str	r3, [r7, #0]
 8006d46:	464b      	mov	r3, r9
 8006d48:	eb45 0303 	adc.w	r3, r5, r3
 8006d4c:	607b      	str	r3, [r7, #4]
 8006d4e:	f04f 0200 	mov.w	r2, #0
 8006d52:	f04f 0300 	mov.w	r3, #0
 8006d56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	028b      	lsls	r3, r1, #10
 8006d5e:	4621      	mov	r1, r4
 8006d60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d64:	4621      	mov	r1, r4
 8006d66:	028a      	lsls	r2, r1, #10
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d6e:	2200      	movs	r2, #0
 8006d70:	61bb      	str	r3, [r7, #24]
 8006d72:	61fa      	str	r2, [r7, #28]
 8006d74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d78:	f7f9 ff36 	bl	8000be8 <__aeabi_uldivmod>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4613      	mov	r3, r2
 8006d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006d84:	4b0b      	ldr	r3, [pc, #44]	@ (8006db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	0c1b      	lsrs	r3, r3, #16
 8006d8a:	f003 0303 	and.w	r3, r3, #3
 8006d8e:	3301      	adds	r3, #1
 8006d90:	005b      	lsls	r3, r3, #1
 8006d92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006d94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d9e:	e002      	b.n	8006da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006da0:	4b05      	ldr	r3, [pc, #20]	@ (8006db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006da2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3750      	adds	r7, #80	@ 0x50
 8006dac:	46bd      	mov	sp, r7
 8006dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006db2:	bf00      	nop
 8006db4:	40023800 	.word	0x40023800
 8006db8:	00f42400 	.word	0x00f42400
 8006dbc:	007a1200 	.word	0x007a1200

08006dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006dc4:	4b03      	ldr	r3, [pc, #12]	@ (8006dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	2000000c 	.word	0x2000000c

08006dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ddc:	f7ff fff0 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 8006de0:	4602      	mov	r2, r0
 8006de2:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	0a9b      	lsrs	r3, r3, #10
 8006de8:	f003 0307 	and.w	r3, r3, #7
 8006dec:	4903      	ldr	r1, [pc, #12]	@ (8006dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dee:	5ccb      	ldrb	r3, [r1, r3]
 8006df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	0800d2c8 	.word	0x0800d2c8

08006e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e04:	f7ff ffdc 	bl	8006dc0 <HAL_RCC_GetHCLKFreq>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	4b05      	ldr	r3, [pc, #20]	@ (8006e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	0b5b      	lsrs	r3, r3, #13
 8006e10:	f003 0307 	and.w	r3, r3, #7
 8006e14:	4903      	ldr	r1, [pc, #12]	@ (8006e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e16:	5ccb      	ldrb	r3, [r1, r3]
 8006e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	40023800 	.word	0x40023800
 8006e24:	0800d2c8 	.word	0x0800d2c8

08006e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006e34:	2300      	movs	r3, #0
 8006e36:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10b      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d105      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d075      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e5c:	4b91      	ldr	r3, [pc, #580]	@ (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e62:	f7fd faa3 	bl	80043ac <HAL_GetTick>
 8006e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e68:	e008      	b.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e6a:	f7fd fa9f 	bl	80043ac <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e189      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e7c:	4b8a      	ldr	r3, [pc, #552]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1f0      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0301 	and.w	r3, r3, #1
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d009      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	019a      	lsls	r2, r3, #6
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	071b      	lsls	r3, r3, #28
 8006ea0:	4981      	ldr	r1, [pc, #516]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d01f      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006eb4:	4b7c      	ldr	r3, [pc, #496]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eba:	0f1b      	lsrs	r3, r3, #28
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	019a      	lsls	r2, r3, #6
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	061b      	lsls	r3, r3, #24
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	071b      	lsls	r3, r3, #28
 8006ed4:	4974      	ldr	r1, [pc, #464]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006edc:	4b72      	ldr	r3, [pc, #456]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ede:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ee2:	f023 021f 	bic.w	r2, r3, #31
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	3b01      	subs	r3, #1
 8006eec:	496e      	ldr	r1, [pc, #440]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00d      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	019a      	lsls	r2, r3, #6
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	061b      	lsls	r3, r3, #24
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	071b      	lsls	r3, r3, #28
 8006f14:	4964      	ldr	r1, [pc, #400]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f1c:	4b61      	ldr	r3, [pc, #388]	@ (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006f1e:	2201      	movs	r2, #1
 8006f20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f22:	f7fd fa43 	bl	80043ac <HAL_GetTick>
 8006f26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f28:	e008      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f2a:	f7fd fa3f 	bl	80043ac <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d901      	bls.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e129      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f3c:	4b5a      	ldr	r3, [pc, #360]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d0f0      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0304 	and.w	r3, r3, #4
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d105      	bne.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d079      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006f60:	4b52      	ldr	r3, [pc, #328]	@ (80070ac <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f66:	f7fd fa21 	bl	80043ac <HAL_GetTick>
 8006f6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f6c:	e008      	b.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006f6e:	f7fd fa1d 	bl	80043ac <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d901      	bls.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e107      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006f80:	4b49      	ldr	r3, [pc, #292]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f8c:	d0ef      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d020      	beq.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f9a:	4b43      	ldr	r3, [pc, #268]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa0:	0f1b      	lsrs	r3, r3, #28
 8006fa2:	f003 0307 	and.w	r3, r3, #7
 8006fa6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	019a      	lsls	r2, r3, #6
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	061b      	lsls	r3, r3, #24
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	071b      	lsls	r3, r3, #28
 8006fba:	493b      	ldr	r1, [pc, #236]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006fc2:	4b39      	ldr	r3, [pc, #228]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fc8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	021b      	lsls	r3, r3, #8
 8006fd4:	4934      	ldr	r1, [pc, #208]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f003 0308 	and.w	r3, r3, #8
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01e      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006fe8:	4b2f      	ldr	r3, [pc, #188]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fee:	0e1b      	lsrs	r3, r3, #24
 8006ff0:	f003 030f 	and.w	r3, r3, #15
 8006ff4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	019a      	lsls	r2, r3, #6
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	061b      	lsls	r3, r3, #24
 8007000:	431a      	orrs	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	699b      	ldr	r3, [r3, #24]
 8007006:	071b      	lsls	r3, r3, #28
 8007008:	4927      	ldr	r1, [pc, #156]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007010:	4b25      	ldr	r3, [pc, #148]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007012:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007016:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701e:	4922      	ldr	r1, [pc, #136]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007020:	4313      	orrs	r3, r2
 8007022:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007026:	4b21      	ldr	r3, [pc, #132]	@ (80070ac <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007028:	2201      	movs	r2, #1
 800702a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800702c:	f7fd f9be 	bl	80043ac <HAL_GetTick>
 8007030:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007032:	e008      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007034:	f7fd f9ba 	bl	80043ac <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	2b02      	cmp	r3, #2
 8007040:	d901      	bls.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e0a4      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007046:	4b18      	ldr	r3, [pc, #96]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800704e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007052:	d1ef      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0320 	and.w	r3, r3, #32
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 808b 	beq.w	8007178 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007062:	2300      	movs	r3, #0
 8007064:	60fb      	str	r3, [r7, #12]
 8007066:	4b10      	ldr	r3, [pc, #64]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706a:	4a0f      	ldr	r2, [pc, #60]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800706c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007070:	6413      	str	r3, [r2, #64]	@ 0x40
 8007072:	4b0d      	ldr	r3, [pc, #52]	@ (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800707e:	4b0c      	ldr	r3, [pc, #48]	@ (80070b0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a0b      	ldr	r2, [pc, #44]	@ (80070b0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007088:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800708a:	f7fd f98f 	bl	80043ac <HAL_GetTick>
 800708e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007090:	e010      	b.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007092:	f7fd f98b 	bl	80043ac <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	2b02      	cmp	r3, #2
 800709e:	d909      	bls.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e075      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80070a4:	42470068 	.word	0x42470068
 80070a8:	40023800 	.word	0x40023800
 80070ac:	42470070 	.word	0x42470070
 80070b0:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80070b4:	4b38      	ldr	r3, [pc, #224]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0e8      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070c0:	4b36      	ldr	r3, [pc, #216]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070c8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d02f      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	429a      	cmp	r2, r3
 80070dc:	d028      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070de:	4b2f      	ldr	r3, [pc, #188]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070e6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070e8:	4b2d      	ldr	r3, [pc, #180]	@ (80071a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070ea:	2201      	movs	r2, #1
 80070ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070ee:	4b2c      	ldr	r3, [pc, #176]	@ (80071a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80070f4:	4a29      	ldr	r2, [pc, #164]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80070fa:	4b28      	ldr	r3, [pc, #160]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80070fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fe:	f003 0301 	and.w	r3, r3, #1
 8007102:	2b01      	cmp	r3, #1
 8007104:	d114      	bne.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007106:	f7fd f951 	bl	80043ac <HAL_GetTick>
 800710a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800710c:	e00a      	b.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800710e:	f7fd f94d 	bl	80043ac <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800711c:	4293      	cmp	r3, r2
 800711e:	d901      	bls.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e035      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007124:	4b1d      	ldr	r3, [pc, #116]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0ee      	beq.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007134:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007138:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800713c:	d10d      	bne.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800713e:	4b17      	ldr	r3, [pc, #92]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800714e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007152:	4912      	ldr	r1, [pc, #72]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007154:	4313      	orrs	r3, r2
 8007156:	608b      	str	r3, [r1, #8]
 8007158:	e005      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800715a:	4b10      	ldr	r3, [pc, #64]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	4a0f      	ldr	r2, [pc, #60]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007160:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007164:	6093      	str	r3, [r2, #8]
 8007166:	4b0d      	ldr	r3, [pc, #52]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007168:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007172:	490a      	ldr	r1, [pc, #40]	@ (800719c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007174:	4313      	orrs	r3, r2
 8007176:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b00      	cmp	r3, #0
 8007182:	d004      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800718a:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800718c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3718      	adds	r7, #24
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	40007000 	.word	0x40007000
 800719c:	40023800 	.word	0x40023800
 80071a0:	42470e40 	.word	0x42470e40
 80071a4:	424711e0 	.word	0x424711e0

080071a8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d101      	bne.n	80071ba <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e073      	b.n	80072a2 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	7f5b      	ldrb	r3, [r3, #29]
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d105      	bne.n	80071d0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fb fd8a 	bl	8002ce4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f003 0310 	and.w	r3, r3, #16
 80071e0:	2b10      	cmp	r3, #16
 80071e2:	d055      	beq.n	8007290 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	22ca      	movs	r2, #202	@ 0xca
 80071ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2253      	movs	r2, #83	@ 0x53
 80071f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 fa49 	bl	800768c <RTC_EnterInitMode>
 80071fa:	4603      	mov	r3, r0
 80071fc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80071fe:	7bfb      	ldrb	r3, [r7, #15]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d12c      	bne.n	800725e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	6812      	ldr	r2, [r2, #0]
 800720e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007212:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007216:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6899      	ldr	r1, [r3, #8]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	685a      	ldr	r2, [r3, #4]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	431a      	orrs	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	695b      	ldr	r3, [r3, #20]
 800722c:	431a      	orrs	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	430a      	orrs	r2, r1
 8007234:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	68d2      	ldr	r2, [r2, #12]
 800723e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	6919      	ldr	r1, [r3, #16]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	041a      	lsls	r2, r3, #16
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 fa50 	bl	80076fa <RTC_ExitInitMode>
 800725a:	4603      	mov	r3, r0
 800725c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800725e:	7bfb      	ldrb	r3, [r7, #15]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d110      	bne.n	8007286 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007272:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	22ff      	movs	r2, #255	@ 0xff
 800728c:	625a      	str	r2, [r3, #36]	@ 0x24
 800728e:	e001      	b.n	8007294 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007294:	7bfb      	ldrb	r3, [r7, #15]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d102      	bne.n	80072a0 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80072a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}

080072aa <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80072aa:	b590      	push	{r4, r7, lr}
 80072ac:	b087      	sub	sp, #28
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	60f8      	str	r0, [r7, #12]
 80072b2:	60b9      	str	r1, [r7, #8]
 80072b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	7f1b      	ldrb	r3, [r3, #28]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d101      	bne.n	80072c6 <HAL_RTC_SetTime+0x1c>
 80072c2:	2302      	movs	r3, #2
 80072c4:	e087      	b.n	80073d6 <HAL_RTC_SetTime+0x12c>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2202      	movs	r2, #2
 80072d0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d126      	bne.n	8007326 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d102      	bne.n	80072ec <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2200      	movs	r2, #0
 80072ea:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 fa27 	bl	8007744 <RTC_ByteToBcd2>
 80072f6:	4603      	mov	r3, r0
 80072f8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	785b      	ldrb	r3, [r3, #1]
 80072fe:	4618      	mov	r0, r3
 8007300:	f000 fa20 	bl	8007744 <RTC_ByteToBcd2>
 8007304:	4603      	mov	r3, r0
 8007306:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007308:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	789b      	ldrb	r3, [r3, #2]
 800730e:	4618      	mov	r0, r3
 8007310:	f000 fa18 	bl	8007744 <RTC_ByteToBcd2>
 8007314:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007316:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	78db      	ldrb	r3, [r3, #3]
 800731e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007320:	4313      	orrs	r3, r2
 8007322:	617b      	str	r3, [r7, #20]
 8007324:	e018      	b.n	8007358 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007330:	2b00      	cmp	r3, #0
 8007332:	d102      	bne.n	800733a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	2200      	movs	r2, #0
 8007338:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	785b      	ldrb	r3, [r3, #1]
 8007344:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007346:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800734c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	78db      	ldrb	r3, [r3, #3]
 8007352:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007354:	4313      	orrs	r3, r2
 8007356:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	22ca      	movs	r2, #202	@ 0xca
 800735e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2253      	movs	r2, #83	@ 0x53
 8007366:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f000 f98f 	bl	800768c <RTC_EnterInitMode>
 800736e:	4603      	mov	r3, r0
 8007370:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007372:	7cfb      	ldrb	r3, [r7, #19]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d120      	bne.n	80073ba <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007382:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007386:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007396:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6899      	ldr	r1, [r3, #8]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	431a      	orrs	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f000 f9a2 	bl	80076fa <RTC_ExitInitMode>
 80073b6:	4603      	mov	r3, r0
 80073b8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80073ba:	7cfb      	ldrb	r3, [r7, #19]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d102      	bne.n	80073c6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2201      	movs	r2, #1
 80073c4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	22ff      	movs	r2, #255	@ 0xff
 80073cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	771a      	strb	r2, [r3, #28]

  return status;
 80073d4:	7cfb      	ldrb	r3, [r7, #19]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	371c      	adds	r7, #28
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd90      	pop	{r4, r7, pc}

080073de <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b086      	sub	sp, #24
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	60f8      	str	r0, [r7, #12]
 80073e6:	60b9      	str	r1, [r7, #8]
 80073e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007410:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007414:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	0c1b      	lsrs	r3, r3, #16
 800741a:	b2db      	uxtb	r3, r3
 800741c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007420:	b2da      	uxtb	r2, r3
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	0a1b      	lsrs	r3, r3, #8
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007430:	b2da      	uxtb	r2, r3
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	b2db      	uxtb	r3, r3
 800743a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800743e:	b2da      	uxtb	r2, r3
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	0d9b      	lsrs	r3, r3, #22
 8007448:	b2db      	uxtb	r3, r3
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	b2da      	uxtb	r2, r3
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d11a      	bne.n	8007490 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f000 f98e 	bl	8007780 <RTC_Bcd2ToByte>
 8007464:	4603      	mov	r3, r0
 8007466:	461a      	mov	r2, r3
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	785b      	ldrb	r3, [r3, #1]
 8007470:	4618      	mov	r0, r3
 8007472:	f000 f985 	bl	8007780 <RTC_Bcd2ToByte>
 8007476:	4603      	mov	r3, r0
 8007478:	461a      	mov	r2, r3
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	789b      	ldrb	r3, [r3, #2]
 8007482:	4618      	mov	r0, r3
 8007484:	f000 f97c 	bl	8007780 <RTC_Bcd2ToByte>
 8007488:	4603      	mov	r3, r0
 800748a:	461a      	mov	r2, r3
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3718      	adds	r7, #24
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800749a:	b590      	push	{r4, r7, lr}
 800749c:	b087      	sub	sp, #28
 800749e:	af00      	add	r7, sp, #0
 80074a0:	60f8      	str	r0, [r7, #12]
 80074a2:	60b9      	str	r1, [r7, #8]
 80074a4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	7f1b      	ldrb	r3, [r3, #28]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_RTC_SetDate+0x1c>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e071      	b.n	800759a <HAL_RTC_SetDate+0x100>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2202      	movs	r2, #2
 80074c0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d10e      	bne.n	80074e6 <HAL_RTC_SetDate+0x4c>
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	785b      	ldrb	r3, [r3, #1]
 80074cc:	f003 0310 	and.w	r3, r3, #16
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d008      	beq.n	80074e6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	785b      	ldrb	r3, [r3, #1]
 80074d8:	f023 0310 	bic.w	r3, r3, #16
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	330a      	adds	r3, #10
 80074e0:	b2da      	uxtb	r2, r3
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d11c      	bne.n	8007526 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	78db      	ldrb	r3, [r3, #3]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 f927 	bl	8007744 <RTC_ByteToBcd2>
 80074f6:	4603      	mov	r3, r0
 80074f8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	785b      	ldrb	r3, [r3, #1]
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 f920 	bl	8007744 <RTC_ByteToBcd2>
 8007504:	4603      	mov	r3, r0
 8007506:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007508:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	789b      	ldrb	r3, [r3, #2]
 800750e:	4618      	mov	r0, r3
 8007510:	f000 f918 	bl	8007744 <RTC_ByteToBcd2>
 8007514:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007516:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007520:	4313      	orrs	r3, r2
 8007522:	617b      	str	r3, [r7, #20]
 8007524:	e00e      	b.n	8007544 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	78db      	ldrb	r3, [r3, #3]
 800752a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	785b      	ldrb	r3, [r3, #1]
 8007530:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007532:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007534:	68ba      	ldr	r2, [r7, #8]
 8007536:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007538:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007540:	4313      	orrs	r3, r2
 8007542:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	22ca      	movs	r2, #202	@ 0xca
 800754a:	625a      	str	r2, [r3, #36]	@ 0x24
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2253      	movs	r2, #83	@ 0x53
 8007552:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 f899 	bl	800768c <RTC_EnterInitMode>
 800755a:	4603      	mov	r3, r0
 800755c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800755e:	7cfb      	ldrb	r3, [r7, #19]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d10c      	bne.n	800757e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800756e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007572:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f000 f8c0 	bl	80076fa <RTC_ExitInitMode>
 800757a:	4603      	mov	r3, r0
 800757c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800757e:	7cfb      	ldrb	r3, [r7, #19]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d102      	bne.n	800758a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2201      	movs	r2, #1
 8007588:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	22ff      	movs	r2, #255	@ 0xff
 8007590:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	771a      	strb	r2, [r3, #28]

  return status;
 8007598:	7cfb      	ldrb	r3, [r7, #19]
}
 800759a:	4618      	mov	r0, r3
 800759c:	371c      	adds	r7, #28
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd90      	pop	{r4, r7, pc}

080075a2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b086      	sub	sp, #24
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	60f8      	str	r0, [r7, #12]
 80075aa:	60b9      	str	r1, [r7, #8]
 80075ac:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80075ae:	2300      	movs	r3, #0
 80075b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80075bc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80075c0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	0c1b      	lsrs	r3, r3, #16
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	0a1b      	lsrs	r3, r3, #8
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	f003 031f 	and.w	r3, r3, #31
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	0b5b      	lsrs	r3, r3, #13
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	f003 0307 	and.w	r3, r3, #7
 80075f4:	b2da      	uxtb	r2, r3
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d11a      	bne.n	8007636 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	78db      	ldrb	r3, [r3, #3]
 8007604:	4618      	mov	r0, r3
 8007606:	f000 f8bb 	bl	8007780 <RTC_Bcd2ToByte>
 800760a:	4603      	mov	r3, r0
 800760c:	461a      	mov	r2, r3
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	785b      	ldrb	r3, [r3, #1]
 8007616:	4618      	mov	r0, r3
 8007618:	f000 f8b2 	bl	8007780 <RTC_Bcd2ToByte>
 800761c:	4603      	mov	r3, r0
 800761e:	461a      	mov	r2, r3
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	789b      	ldrb	r3, [r3, #2]
 8007628:	4618      	mov	r0, r3
 800762a:	f000 f8a9 	bl	8007780 <RTC_Bcd2ToByte>
 800762e:	4603      	mov	r3, r0
 8007630:	461a      	mov	r2, r3
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3718      	adds	r7, #24
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007648:	2300      	movs	r3, #0
 800764a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a0d      	ldr	r2, [pc, #52]	@ (8007688 <HAL_RTC_WaitForSynchro+0x48>)
 8007652:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007654:	f7fc feaa 	bl	80043ac <HAL_GetTick>
 8007658:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800765a:	e009      	b.n	8007670 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800765c:	f7fc fea6 	bl	80043ac <HAL_GetTick>
 8007660:	4602      	mov	r2, r0
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800766a:	d901      	bls.n	8007670 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e007      	b.n	8007680 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f003 0320 	and.w	r3, r3, #32
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0ee      	beq.n	800765c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3710      	adds	r7, #16
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	00017f5f 	.word	0x00017f5f

0800768c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b084      	sub	sp, #16
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007694:	2300      	movs	r3, #0
 8007696:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007698:	2300      	movs	r3, #0
 800769a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d122      	bne.n	80076f0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	68da      	ldr	r2, [r3, #12]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80076b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80076ba:	f7fc fe77 	bl	80043ac <HAL_GetTick>
 80076be:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80076c0:	e00c      	b.n	80076dc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076c2:	f7fc fe73 	bl	80043ac <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076d0:	d904      	bls.n	80076dc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2204      	movs	r2, #4
 80076d6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <RTC_EnterInitMode+0x64>
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d1e8      	bne.n	80076c2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b084      	sub	sp, #16
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007702:	2300      	movs	r3, #0
 8007704:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	68da      	ldr	r2, [r3, #12]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007714:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	f003 0320 	and.w	r3, r3, #32
 8007720:	2b00      	cmp	r3, #0
 8007722:	d10a      	bne.n	800773a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f7ff ff8b 	bl	8007640 <HAL_RTC_WaitForSynchro>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d004      	beq.n	800773a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2204      	movs	r2, #4
 8007734:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800773a:	7bfb      	ldrb	r3, [r7, #15]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	4603      	mov	r3, r0
 800774c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007752:	e005      	b.n	8007760 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	3301      	adds	r3, #1
 8007758:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800775a:	79fb      	ldrb	r3, [r7, #7]
 800775c:	3b0a      	subs	r3, #10
 800775e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007760:	79fb      	ldrb	r3, [r7, #7]
 8007762:	2b09      	cmp	r3, #9
 8007764:	d8f6      	bhi.n	8007754 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	b2db      	uxtb	r3, r3
 800776a:	011b      	lsls	r3, r3, #4
 800776c:	b2da      	uxtb	r2, r3
 800776e:	79fb      	ldrb	r3, [r7, #7]
 8007770:	4313      	orrs	r3, r2
 8007772:	b2db      	uxtb	r3, r3
}
 8007774:	4618      	mov	r0, r3
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	4603      	mov	r3, r0
 8007788:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800778a:	2300      	movs	r3, #0
 800778c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800778e:	79fb      	ldrb	r3, [r7, #7]
 8007790:	091b      	lsrs	r3, r3, #4
 8007792:	b2db      	uxtb	r3, r3
 8007794:	461a      	mov	r2, r3
 8007796:	4613      	mov	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	005b      	lsls	r3, r3, #1
 800779e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	b2da      	uxtb	r2, r3
 80077a4:	79fb      	ldrb	r3, [r7, #7]
 80077a6:	f003 030f 	and.w	r3, r3, #15
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	4413      	add	r3, r2
 80077ae:	b2db      	uxtb	r3, r3
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80077bc:	b480      	push	{r7}
 80077be:	b087      	sub	sp, #28
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80077c8:	2300      	movs	r3, #0
 80077ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3350      	adds	r3, #80	@ 0x50
 80077d2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4413      	add	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	601a      	str	r2, [r3, #0]
}
 80077e4:	bf00      	nop
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3350      	adds	r3, #80	@ 0x50
 8007804:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	4413      	add	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e041      	b.n	80078b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fb fed6 	bl	80035f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	3304      	adds	r3, #4
 800785c:	4619      	mov	r1, r3
 800785e:	4610      	mov	r0, r2
 8007860:	f000 feea 	bl	8008638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
	...

080078c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d001      	beq.n	80078d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e04e      	b.n	8007976 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2202      	movs	r2, #2
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68da      	ldr	r2, [r3, #12]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f042 0201 	orr.w	r2, r2, #1
 80078ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a23      	ldr	r2, [pc, #140]	@ (8007984 <HAL_TIM_Base_Start_IT+0xc4>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d022      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007902:	d01d      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a1f      	ldr	r2, [pc, #124]	@ (8007988 <HAL_TIM_Base_Start_IT+0xc8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d018      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a1e      	ldr	r2, [pc, #120]	@ (800798c <HAL_TIM_Base_Start_IT+0xcc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d013      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a1c      	ldr	r2, [pc, #112]	@ (8007990 <HAL_TIM_Base_Start_IT+0xd0>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d00e      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a1b      	ldr	r2, [pc, #108]	@ (8007994 <HAL_TIM_Base_Start_IT+0xd4>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d009      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a19      	ldr	r2, [pc, #100]	@ (8007998 <HAL_TIM_Base_Start_IT+0xd8>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d004      	beq.n	8007940 <HAL_TIM_Base_Start_IT+0x80>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a18      	ldr	r2, [pc, #96]	@ (800799c <HAL_TIM_Base_Start_IT+0xdc>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d111      	bne.n	8007964 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b06      	cmp	r3, #6
 8007950:	d010      	beq.n	8007974 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f042 0201 	orr.w	r2, r2, #1
 8007960:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007962:	e007      	b.n	8007974 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f042 0201 	orr.w	r2, r2, #1
 8007972:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	3714      	adds	r7, #20
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	40010000 	.word	0x40010000
 8007988:	40000400 	.word	0x40000400
 800798c:	40000800 	.word	0x40000800
 8007990:	40000c00 	.word	0x40000c00
 8007994:	40010400 	.word	0x40010400
 8007998:	40014000 	.word	0x40014000
 800799c:	40001800 	.word	0x40001800

080079a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f022 0201 	bic.w	r2, r2, #1
 80079b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6a1a      	ldr	r2, [r3, #32]
 80079be:	f241 1311 	movw	r3, #4369	@ 0x1111
 80079c2:	4013      	ands	r3, r2
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10f      	bne.n	80079e8 <HAL_TIM_Base_Stop_IT+0x48>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6a1a      	ldr	r2, [r3, #32]
 80079ce:	f240 4344 	movw	r3, #1092	@ 0x444
 80079d2:	4013      	ands	r3, r2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d107      	bne.n	80079e8 <HAL_TIM_Base_Stop_IT+0x48>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f022 0201 	bic.w	r2, r2, #1
 80079e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	370c      	adds	r7, #12
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b082      	sub	sp, #8
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d101      	bne.n	8007a10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e041      	b.n	8007a94 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d106      	bne.n	8007a2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f7fb fdc5 	bl	80035b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2202      	movs	r2, #2
 8007a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	3304      	adds	r3, #4
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	4610      	mov	r0, r2
 8007a3e:	f000 fdfb 	bl	8008638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2201      	movs	r2, #1
 8007a46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3708      	adds	r7, #8
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d109      	bne.n	8007ac0 <HAL_TIM_PWM_Start+0x24>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	bf14      	ite	ne
 8007ab8:	2301      	movne	r3, #1
 8007aba:	2300      	moveq	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	e022      	b.n	8007b06 <HAL_TIM_PWM_Start+0x6a>
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2b04      	cmp	r3, #4
 8007ac4:	d109      	bne.n	8007ada <HAL_TIM_PWM_Start+0x3e>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	bf14      	ite	ne
 8007ad2:	2301      	movne	r3, #1
 8007ad4:	2300      	moveq	r3, #0
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	e015      	b.n	8007b06 <HAL_TIM_PWM_Start+0x6a>
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2b08      	cmp	r3, #8
 8007ade:	d109      	bne.n	8007af4 <HAL_TIM_PWM_Start+0x58>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	bf14      	ite	ne
 8007aec:	2301      	movne	r3, #1
 8007aee:	2300      	moveq	r3, #0
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	e008      	b.n	8007b06 <HAL_TIM_PWM_Start+0x6a>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	bf14      	ite	ne
 8007b00:	2301      	movne	r3, #1
 8007b02:	2300      	moveq	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d001      	beq.n	8007b0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e07c      	b.n	8007c08 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d104      	bne.n	8007b1e <HAL_TIM_PWM_Start+0x82>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b1c:	e013      	b.n	8007b46 <HAL_TIM_PWM_Start+0xaa>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b04      	cmp	r3, #4
 8007b22:	d104      	bne.n	8007b2e <HAL_TIM_PWM_Start+0x92>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b2c:	e00b      	b.n	8007b46 <HAL_TIM_PWM_Start+0xaa>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b08      	cmp	r3, #8
 8007b32:	d104      	bne.n	8007b3e <HAL_TIM_PWM_Start+0xa2>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b3c:	e003      	b.n	8007b46 <HAL_TIM_PWM_Start+0xaa>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2202      	movs	r2, #2
 8007b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	6839      	ldr	r1, [r7, #0]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f001 f98c 	bl	8008e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a2d      	ldr	r2, [pc, #180]	@ (8007c10 <HAL_TIM_PWM_Start+0x174>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d004      	beq.n	8007b68 <HAL_TIM_PWM_Start+0xcc>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a2c      	ldr	r2, [pc, #176]	@ (8007c14 <HAL_TIM_PWM_Start+0x178>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d101      	bne.n	8007b6c <HAL_TIM_PWM_Start+0xd0>
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e000      	b.n	8007b6e <HAL_TIM_PWM_Start+0xd2>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d007      	beq.n	8007b82 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a22      	ldr	r2, [pc, #136]	@ (8007c10 <HAL_TIM_PWM_Start+0x174>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d022      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b94:	d01d      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8007c18 <HAL_TIM_PWM_Start+0x17c>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d018      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8007c1c <HAL_TIM_PWM_Start+0x180>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d013      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a1c      	ldr	r2, [pc, #112]	@ (8007c20 <HAL_TIM_PWM_Start+0x184>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d00e      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a16      	ldr	r2, [pc, #88]	@ (8007c14 <HAL_TIM_PWM_Start+0x178>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d009      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a18      	ldr	r2, [pc, #96]	@ (8007c24 <HAL_TIM_PWM_Start+0x188>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d004      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x136>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a16      	ldr	r2, [pc, #88]	@ (8007c28 <HAL_TIM_PWM_Start+0x18c>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d111      	bne.n	8007bf6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f003 0307 	and.w	r3, r3, #7
 8007bdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2b06      	cmp	r3, #6
 8007be2:	d010      	beq.n	8007c06 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f042 0201 	orr.w	r2, r2, #1
 8007bf2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bf4:	e007      	b.n	8007c06 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f042 0201 	orr.w	r2, r2, #1
 8007c04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	40010000 	.word	0x40010000
 8007c14:	40010400 	.word	0x40010400
 8007c18:	40000400 	.word	0x40000400
 8007c1c:	40000800 	.word	0x40000800
 8007c20:	40000c00 	.word	0x40000c00
 8007c24:	40014000 	.word	0x40014000
 8007c28:	40001800 	.word	0x40001800

08007c2c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d101      	bne.n	8007c3e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e041      	b.n	8007cc2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d106      	bne.n	8007c58 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f7fb fc3e 	bl	80034d4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	3304      	adds	r3, #4
 8007c68:	4619      	mov	r1, r3
 8007c6a:	4610      	mov	r0, r2
 8007c6c:	f000 fce4 	bl	8008638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
	...

08007ccc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d104      	bne.n	8007cea <HAL_TIM_IC_Start_IT+0x1e>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	e013      	b.n	8007d12 <HAL_TIM_IC_Start_IT+0x46>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	d104      	bne.n	8007cfa <HAL_TIM_IC_Start_IT+0x2e>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	e00b      	b.n	8007d12 <HAL_TIM_IC_Start_IT+0x46>
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	2b08      	cmp	r3, #8
 8007cfe:	d104      	bne.n	8007d0a <HAL_TIM_IC_Start_IT+0x3e>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	e003      	b.n	8007d12 <HAL_TIM_IC_Start_IT+0x46>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <HAL_TIM_IC_Start_IT+0x58>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	e013      	b.n	8007d4c <HAL_TIM_IC_Start_IT+0x80>
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2b04      	cmp	r3, #4
 8007d28:	d104      	bne.n	8007d34 <HAL_TIM_IC_Start_IT+0x68>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	e00b      	b.n	8007d4c <HAL_TIM_IC_Start_IT+0x80>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2b08      	cmp	r3, #8
 8007d38:	d104      	bne.n	8007d44 <HAL_TIM_IC_Start_IT+0x78>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	e003      	b.n	8007d4c <HAL_TIM_IC_Start_IT+0x80>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d102      	bne.n	8007d5a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d54:	7b7b      	ldrb	r3, [r7, #13]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d001      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e0cc      	b.n	8007ef8 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d104      	bne.n	8007d6e <HAL_TIM_IC_Start_IT+0xa2>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2202      	movs	r2, #2
 8007d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d6c:	e013      	b.n	8007d96 <HAL_TIM_IC_Start_IT+0xca>
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b04      	cmp	r3, #4
 8007d72:	d104      	bne.n	8007d7e <HAL_TIM_IC_Start_IT+0xb2>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d7c:	e00b      	b.n	8007d96 <HAL_TIM_IC_Start_IT+0xca>
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	2b08      	cmp	r3, #8
 8007d82:	d104      	bne.n	8007d8e <HAL_TIM_IC_Start_IT+0xc2>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2202      	movs	r2, #2
 8007d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d8c:	e003      	b.n	8007d96 <HAL_TIM_IC_Start_IT+0xca>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2202      	movs	r2, #2
 8007d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d104      	bne.n	8007da6 <HAL_TIM_IC_Start_IT+0xda>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2202      	movs	r2, #2
 8007da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007da4:	e013      	b.n	8007dce <HAL_TIM_IC_Start_IT+0x102>
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b04      	cmp	r3, #4
 8007daa:	d104      	bne.n	8007db6 <HAL_TIM_IC_Start_IT+0xea>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007db4:	e00b      	b.n	8007dce <HAL_TIM_IC_Start_IT+0x102>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	2b08      	cmp	r3, #8
 8007dba:	d104      	bne.n	8007dc6 <HAL_TIM_IC_Start_IT+0xfa>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dc4:	e003      	b.n	8007dce <HAL_TIM_IC_Start_IT+0x102>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2202      	movs	r2, #2
 8007dca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	2b0c      	cmp	r3, #12
 8007dd2:	d841      	bhi.n	8007e58 <HAL_TIM_IC_Start_IT+0x18c>
 8007dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8007ddc <HAL_TIM_IC_Start_IT+0x110>)
 8007dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dda:	bf00      	nop
 8007ddc:	08007e11 	.word	0x08007e11
 8007de0:	08007e59 	.word	0x08007e59
 8007de4:	08007e59 	.word	0x08007e59
 8007de8:	08007e59 	.word	0x08007e59
 8007dec:	08007e23 	.word	0x08007e23
 8007df0:	08007e59 	.word	0x08007e59
 8007df4:	08007e59 	.word	0x08007e59
 8007df8:	08007e59 	.word	0x08007e59
 8007dfc:	08007e35 	.word	0x08007e35
 8007e00:	08007e59 	.word	0x08007e59
 8007e04:	08007e59 	.word	0x08007e59
 8007e08:	08007e59 	.word	0x08007e59
 8007e0c:	08007e47 	.word	0x08007e47
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68da      	ldr	r2, [r3, #12]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f042 0202 	orr.w	r2, r2, #2
 8007e1e:	60da      	str	r2, [r3, #12]
      break;
 8007e20:	e01d      	b.n	8007e5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68da      	ldr	r2, [r3, #12]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f042 0204 	orr.w	r2, r2, #4
 8007e30:	60da      	str	r2, [r3, #12]
      break;
 8007e32:	e014      	b.n	8007e5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68da      	ldr	r2, [r3, #12]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f042 0208 	orr.w	r2, r2, #8
 8007e42:	60da      	str	r2, [r3, #12]
      break;
 8007e44:	e00b      	b.n	8007e5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68da      	ldr	r2, [r3, #12]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f042 0210 	orr.w	r2, r2, #16
 8007e54:	60da      	str	r2, [r3, #12]
      break;
 8007e56:	e002      	b.n	8007e5e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e5e:	7bfb      	ldrb	r3, [r7, #15]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d148      	bne.n	8007ef6 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f000 fffd 	bl	8008e6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a22      	ldr	r2, [pc, #136]	@ (8007f00 <HAL_TIM_IC_Start_IT+0x234>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d022      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e84:	d01d      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8007f04 <HAL_TIM_IC_Start_IT+0x238>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d018      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a1c      	ldr	r2, [pc, #112]	@ (8007f08 <HAL_TIM_IC_Start_IT+0x23c>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d013      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8007f0c <HAL_TIM_IC_Start_IT+0x240>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d00e      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a19      	ldr	r2, [pc, #100]	@ (8007f10 <HAL_TIM_IC_Start_IT+0x244>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d009      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a18      	ldr	r2, [pc, #96]	@ (8007f14 <HAL_TIM_IC_Start_IT+0x248>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d004      	beq.n	8007ec2 <HAL_TIM_IC_Start_IT+0x1f6>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a16      	ldr	r2, [pc, #88]	@ (8007f18 <HAL_TIM_IC_Start_IT+0x24c>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d111      	bne.n	8007ee6 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	2b06      	cmp	r3, #6
 8007ed2:	d010      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f042 0201 	orr.w	r2, r2, #1
 8007ee2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ee4:	e007      	b.n	8007ef6 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f042 0201 	orr.w	r2, r2, #1
 8007ef4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3710      	adds	r7, #16
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	40010000 	.word	0x40010000
 8007f04:	40000400 	.word	0x40000400
 8007f08:	40000800 	.word	0x40000800
 8007f0c:	40000c00 	.word	0x40000c00
 8007f10:	40010400 	.word	0x40010400
 8007f14:	40014000 	.word	0x40014000
 8007f18:	40001800 	.word	0x40001800

08007f1c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e041      	b.n	8007fb4 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d106      	bne.n	8007f4a <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 f839 	bl	8007fbc <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2202      	movs	r2, #2
 8007f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	f000 fb6b 	bl	8008638 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f022 0208 	bic.w	r2, r2, #8
 8007f70:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	6819      	ldr	r1, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3708      	adds	r7, #8
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	691b      	ldr	r3, [r3, #16]
 8007fe6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d020      	beq.n	8008034 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d01b      	beq.n	8008034 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f06f 0202 	mvn.w	r2, #2
 8008004:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2201      	movs	r2, #1
 800800a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	2b00      	cmp	r3, #0
 8008018:	d003      	beq.n	8008022 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7f9 f9ba 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 8008020:	e005      	b.n	800802e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fae9 	bl	80085fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 faf0 	bl	800860e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	f003 0304 	and.w	r3, r3, #4
 800803a:	2b00      	cmp	r3, #0
 800803c:	d020      	beq.n	8008080 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f003 0304 	and.w	r3, r3, #4
 8008044:	2b00      	cmp	r3, #0
 8008046:	d01b      	beq.n	8008080 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f06f 0204 	mvn.w	r2, #4
 8008050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2202      	movs	r2, #2
 8008056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008062:	2b00      	cmp	r3, #0
 8008064:	d003      	beq.n	800806e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7f9 f994 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 800806c:	e005      	b.n	800807a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fac3 	bl	80085fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 faca 	bl	800860e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	f003 0308 	and.w	r3, r3, #8
 8008086:	2b00      	cmp	r3, #0
 8008088:	d020      	beq.n	80080cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f003 0308 	and.w	r3, r3, #8
 8008090:	2b00      	cmp	r3, #0
 8008092:	d01b      	beq.n	80080cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f06f 0208 	mvn.w	r2, #8
 800809c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2204      	movs	r2, #4
 80080a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	f003 0303 	and.w	r3, r3, #3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d003      	beq.n	80080ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7f9 f96e 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 80080b8:	e005      	b.n	80080c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fa9d 	bl	80085fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 faa4 	bl	800860e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d020      	beq.n	8008118 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f003 0310 	and.w	r3, r3, #16
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d01b      	beq.n	8008118 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f06f 0210 	mvn.w	r2, #16
 80080e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2208      	movs	r2, #8
 80080ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d003      	beq.n	8008106 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f7f9 f948 	bl	8001394 <HAL_TIM_IC_CaptureCallback>
 8008104:	e005      	b.n	8008112 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 fa77 	bl	80085fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fa7e 	bl	800860e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	f003 0301 	and.w	r3, r3, #1
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00c      	beq.n	800813c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d007      	beq.n	800813c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f06f 0201 	mvn.w	r2, #1
 8008134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f7fb fac0 	bl	80036bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00c      	beq.n	8008160 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814c:	2b00      	cmp	r3, #0
 800814e:	d007      	beq.n	8008160 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 ff32 	bl	8008fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00c      	beq.n	8008184 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800817c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fa4f 	bl	8008622 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00c      	beq.n	80081a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f003 0320 	and.w	r3, r3, #32
 8008194:	2b00      	cmp	r3, #0
 8008196:	d007      	beq.n	80081a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f06f 0220 	mvn.w	r2, #32
 80081a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 ff04 	bl	8008fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80081a8:	bf00      	nop
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081bc:	2300      	movs	r3, #0
 80081be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d101      	bne.n	80081ce <HAL_TIM_IC_ConfigChannel+0x1e>
 80081ca:	2302      	movs	r3, #2
 80081cc:	e088      	b.n	80082e0 <HAL_TIM_IC_ConfigChannel+0x130>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d11b      	bne.n	8008214 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80081ec:	f000 fc7a 	bl	8008ae4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	699a      	ldr	r2, [r3, #24]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 020c 	bic.w	r2, r2, #12
 80081fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6999      	ldr	r1, [r3, #24]
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	689a      	ldr	r2, [r3, #8]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	430a      	orrs	r2, r1
 8008210:	619a      	str	r2, [r3, #24]
 8008212:	e060      	b.n	80082d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b04      	cmp	r3, #4
 8008218:	d11c      	bne.n	8008254 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800822a:	f000 fcfe 	bl	8008c2a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	699a      	ldr	r2, [r3, #24]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800823c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	6999      	ldr	r1, [r3, #24]
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	021a      	lsls	r2, r3, #8
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	430a      	orrs	r2, r1
 8008250:	619a      	str	r2, [r3, #24]
 8008252:	e040      	b.n	80082d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b08      	cmp	r3, #8
 8008258:	d11b      	bne.n	8008292 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800826a:	f000 fd4b 	bl	8008d04 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	69da      	ldr	r2, [r3, #28]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 020c 	bic.w	r2, r2, #12
 800827c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69d9      	ldr	r1, [r3, #28]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	689a      	ldr	r2, [r3, #8]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	430a      	orrs	r2, r1
 800828e:	61da      	str	r2, [r3, #28]
 8008290:	e021      	b.n	80082d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2b0c      	cmp	r3, #12
 8008296:	d11c      	bne.n	80082d2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80082a8:	f000 fd68 	bl	8008d7c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69da      	ldr	r2, [r3, #28]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80082ba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	69d9      	ldr	r1, [r3, #28]
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	021a      	lsls	r2, r3, #8
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	61da      	str	r2, [r3, #28]
 80082d0:	e001      	b.n	80082d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082de:	7dfb      	ldrb	r3, [r7, #23]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3718      	adds	r7, #24
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b086      	sub	sp, #24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082f4:	2300      	movs	r3, #0
 80082f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008302:	2302      	movs	r3, #2
 8008304:	e0ae      	b.n	8008464 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b0c      	cmp	r3, #12
 8008312:	f200 809f 	bhi.w	8008454 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008316:	a201      	add	r2, pc, #4	@ (adr r2, 800831c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831c:	08008351 	.word	0x08008351
 8008320:	08008455 	.word	0x08008455
 8008324:	08008455 	.word	0x08008455
 8008328:	08008455 	.word	0x08008455
 800832c:	08008391 	.word	0x08008391
 8008330:	08008455 	.word	0x08008455
 8008334:	08008455 	.word	0x08008455
 8008338:	08008455 	.word	0x08008455
 800833c:	080083d3 	.word	0x080083d3
 8008340:	08008455 	.word	0x08008455
 8008344:	08008455 	.word	0x08008455
 8008348:	08008455 	.word	0x08008455
 800834c:	08008413 	.word	0x08008413
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68b9      	ldr	r1, [r7, #8]
 8008356:	4618      	mov	r0, r3
 8008358:	f000 fa14 	bl	8008784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	699a      	ldr	r2, [r3, #24]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f042 0208 	orr.w	r2, r2, #8
 800836a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	699a      	ldr	r2, [r3, #24]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f022 0204 	bic.w	r2, r2, #4
 800837a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6999      	ldr	r1, [r3, #24]
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	691a      	ldr	r2, [r3, #16]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	430a      	orrs	r2, r1
 800838c:	619a      	str	r2, [r3, #24]
      break;
 800838e:	e064      	b.n	800845a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68b9      	ldr	r1, [r7, #8]
 8008396:	4618      	mov	r0, r3
 8008398:	f000 fa64 	bl	8008864 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699a      	ldr	r2, [r3, #24]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	699a      	ldr	r2, [r3, #24]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6999      	ldr	r1, [r3, #24]
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	021a      	lsls	r2, r3, #8
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	430a      	orrs	r2, r1
 80083ce:	619a      	str	r2, [r3, #24]
      break;
 80083d0:	e043      	b.n	800845a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 fab9 	bl	8008950 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	69da      	ldr	r2, [r3, #28]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f042 0208 	orr.w	r2, r2, #8
 80083ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69da      	ldr	r2, [r3, #28]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f022 0204 	bic.w	r2, r2, #4
 80083fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	69d9      	ldr	r1, [r3, #28]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	691a      	ldr	r2, [r3, #16]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	61da      	str	r2, [r3, #28]
      break;
 8008410:	e023      	b.n	800845a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68b9      	ldr	r1, [r7, #8]
 8008418:	4618      	mov	r0, r3
 800841a:	f000 fb0d 	bl	8008a38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	69da      	ldr	r2, [r3, #28]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800842c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	69da      	ldr	r2, [r3, #28]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800843c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	69d9      	ldr	r1, [r3, #28]
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	021a      	lsls	r2, r3, #8
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	430a      	orrs	r2, r1
 8008450:	61da      	str	r2, [r3, #28]
      break;
 8008452:	e002      	b.n	800845a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	75fb      	strb	r3, [r7, #23]
      break;
 8008458:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008462:	7dfb      	ldrb	r3, [r7, #23]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008480:	2b01      	cmp	r3, #1
 8008482:	d101      	bne.n	8008488 <HAL_TIM_ConfigClockSource+0x1c>
 8008484:	2302      	movs	r3, #2
 8008486:	e0b4      	b.n	80085f2 <HAL_TIM_ConfigClockSource+0x186>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2202      	movs	r2, #2
 8008494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80084a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68ba      	ldr	r2, [r7, #8]
 80084b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084c0:	d03e      	beq.n	8008540 <HAL_TIM_ConfigClockSource+0xd4>
 80084c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084c6:	f200 8087 	bhi.w	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084ce:	f000 8086 	beq.w	80085de <HAL_TIM_ConfigClockSource+0x172>
 80084d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084d6:	d87f      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084d8:	2b70      	cmp	r3, #112	@ 0x70
 80084da:	d01a      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0xa6>
 80084dc:	2b70      	cmp	r3, #112	@ 0x70
 80084de:	d87b      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084e0:	2b60      	cmp	r3, #96	@ 0x60
 80084e2:	d050      	beq.n	8008586 <HAL_TIM_ConfigClockSource+0x11a>
 80084e4:	2b60      	cmp	r3, #96	@ 0x60
 80084e6:	d877      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084e8:	2b50      	cmp	r3, #80	@ 0x50
 80084ea:	d03c      	beq.n	8008566 <HAL_TIM_ConfigClockSource+0xfa>
 80084ec:	2b50      	cmp	r3, #80	@ 0x50
 80084ee:	d873      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084f0:	2b40      	cmp	r3, #64	@ 0x40
 80084f2:	d058      	beq.n	80085a6 <HAL_TIM_ConfigClockSource+0x13a>
 80084f4:	2b40      	cmp	r3, #64	@ 0x40
 80084f6:	d86f      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 80084f8:	2b30      	cmp	r3, #48	@ 0x30
 80084fa:	d064      	beq.n	80085c6 <HAL_TIM_ConfigClockSource+0x15a>
 80084fc:	2b30      	cmp	r3, #48	@ 0x30
 80084fe:	d86b      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 8008500:	2b20      	cmp	r3, #32
 8008502:	d060      	beq.n	80085c6 <HAL_TIM_ConfigClockSource+0x15a>
 8008504:	2b20      	cmp	r3, #32
 8008506:	d867      	bhi.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
 8008508:	2b00      	cmp	r3, #0
 800850a:	d05c      	beq.n	80085c6 <HAL_TIM_ConfigClockSource+0x15a>
 800850c:	2b10      	cmp	r3, #16
 800850e:	d05a      	beq.n	80085c6 <HAL_TIM_ConfigClockSource+0x15a>
 8008510:	e062      	b.n	80085d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008522:	f000 fc83 	bl	8008e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008534:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	609a      	str	r2, [r3, #8]
      break;
 800853e:	e04f      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008550:	f000 fc6c 	bl	8008e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	689a      	ldr	r2, [r3, #8]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008562:	609a      	str	r2, [r3, #8]
      break;
 8008564:	e03c      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008572:	461a      	mov	r2, r3
 8008574:	f000 fb2a 	bl	8008bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2150      	movs	r1, #80	@ 0x50
 800857e:	4618      	mov	r0, r3
 8008580:	f000 fc39 	bl	8008df6 <TIM_ITRx_SetConfig>
      break;
 8008584:	e02c      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008592:	461a      	mov	r2, r3
 8008594:	f000 fb86 	bl	8008ca4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2160      	movs	r1, #96	@ 0x60
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fc29 	bl	8008df6 <TIM_ITRx_SetConfig>
      break;
 80085a4:	e01c      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085b2:	461a      	mov	r2, r3
 80085b4:	f000 fb0a 	bl	8008bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2140      	movs	r1, #64	@ 0x40
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 fc19 	bl	8008df6 <TIM_ITRx_SetConfig>
      break;
 80085c4:	e00c      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4619      	mov	r1, r3
 80085d0:	4610      	mov	r0, r2
 80085d2:	f000 fc10 	bl	8008df6 <TIM_ITRx_SetConfig>
      break;
 80085d6:	e003      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	73fb      	strb	r3, [r7, #15]
      break;
 80085dc:	e000      	b.n	80085e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80085de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b083      	sub	sp, #12
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800860e:	b480      	push	{r7}
 8008610:	b083      	sub	sp, #12
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008616:	bf00      	nop
 8008618:	370c      	adds	r7, #12
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr

08008622 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008622:	b480      	push	{r7}
 8008624:	b083      	sub	sp, #12
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800862a:	bf00      	nop
 800862c:	370c      	adds	r7, #12
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr
	...

08008638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008638:	b480      	push	{r7}
 800863a:	b085      	sub	sp, #20
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a43      	ldr	r2, [pc, #268]	@ (8008758 <TIM_Base_SetConfig+0x120>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d013      	beq.n	8008678 <TIM_Base_SetConfig+0x40>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008656:	d00f      	beq.n	8008678 <TIM_Base_SetConfig+0x40>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a40      	ldr	r2, [pc, #256]	@ (800875c <TIM_Base_SetConfig+0x124>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d00b      	beq.n	8008678 <TIM_Base_SetConfig+0x40>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a3f      	ldr	r2, [pc, #252]	@ (8008760 <TIM_Base_SetConfig+0x128>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d007      	beq.n	8008678 <TIM_Base_SetConfig+0x40>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	4a3e      	ldr	r2, [pc, #248]	@ (8008764 <TIM_Base_SetConfig+0x12c>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d003      	beq.n	8008678 <TIM_Base_SetConfig+0x40>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	4a3d      	ldr	r2, [pc, #244]	@ (8008768 <TIM_Base_SetConfig+0x130>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d108      	bne.n	800868a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800867e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a32      	ldr	r2, [pc, #200]	@ (8008758 <TIM_Base_SetConfig+0x120>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d02b      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008698:	d027      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a2f      	ldr	r2, [pc, #188]	@ (800875c <TIM_Base_SetConfig+0x124>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d023      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a2e      	ldr	r2, [pc, #184]	@ (8008760 <TIM_Base_SetConfig+0x128>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d01f      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a2d      	ldr	r2, [pc, #180]	@ (8008764 <TIM_Base_SetConfig+0x12c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01b      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a2c      	ldr	r2, [pc, #176]	@ (8008768 <TIM_Base_SetConfig+0x130>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d017      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a2b      	ldr	r2, [pc, #172]	@ (800876c <TIM_Base_SetConfig+0x134>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d013      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a2a      	ldr	r2, [pc, #168]	@ (8008770 <TIM_Base_SetConfig+0x138>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d00f      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a29      	ldr	r2, [pc, #164]	@ (8008774 <TIM_Base_SetConfig+0x13c>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d00b      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a28      	ldr	r2, [pc, #160]	@ (8008778 <TIM_Base_SetConfig+0x140>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d007      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a27      	ldr	r2, [pc, #156]	@ (800877c <TIM_Base_SetConfig+0x144>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d003      	beq.n	80086ea <TIM_Base_SetConfig+0xb2>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a26      	ldr	r2, [pc, #152]	@ (8008780 <TIM_Base_SetConfig+0x148>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d108      	bne.n	80086fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	4313      	orrs	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	689a      	ldr	r2, [r3, #8]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a0e      	ldr	r2, [pc, #56]	@ (8008758 <TIM_Base_SetConfig+0x120>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d003      	beq.n	800872a <TIM_Base_SetConfig+0xf2>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a10      	ldr	r2, [pc, #64]	@ (8008768 <TIM_Base_SetConfig+0x130>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d103      	bne.n	8008732 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	691a      	ldr	r2, [r3, #16]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f043 0204 	orr.w	r2, r3, #4
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	601a      	str	r2, [r3, #0]
}
 800874a:	bf00      	nop
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	40010000 	.word	0x40010000
 800875c:	40000400 	.word	0x40000400
 8008760:	40000800 	.word	0x40000800
 8008764:	40000c00 	.word	0x40000c00
 8008768:	40010400 	.word	0x40010400
 800876c:	40014000 	.word	0x40014000
 8008770:	40014400 	.word	0x40014400
 8008774:	40014800 	.word	0x40014800
 8008778:	40001800 	.word	0x40001800
 800877c:	40001c00 	.word	0x40001c00
 8008780:	40002000 	.word	0x40002000

08008784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a1b      	ldr	r3, [r3, #32]
 8008792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6a1b      	ldr	r3, [r3, #32]
 8008798:	f023 0201 	bic.w	r2, r3, #1
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	699b      	ldr	r3, [r3, #24]
 80087aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 0303 	bic.w	r3, r3, #3
 80087ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	f023 0302 	bic.w	r3, r3, #2
 80087cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a20      	ldr	r2, [pc, #128]	@ (800885c <TIM_OC1_SetConfig+0xd8>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d003      	beq.n	80087e8 <TIM_OC1_SetConfig+0x64>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a1f      	ldr	r2, [pc, #124]	@ (8008860 <TIM_OC1_SetConfig+0xdc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d10c      	bne.n	8008802 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f023 0308 	bic.w	r3, r3, #8
 80087ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	68db      	ldr	r3, [r3, #12]
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f023 0304 	bic.w	r3, r3, #4
 8008800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a15      	ldr	r2, [pc, #84]	@ (800885c <TIM_OC1_SetConfig+0xd8>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d003      	beq.n	8008812 <TIM_OC1_SetConfig+0x8e>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a14      	ldr	r2, [pc, #80]	@ (8008860 <TIM_OC1_SetConfig+0xdc>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d111      	bne.n	8008836 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	695b      	ldr	r3, [r3, #20]
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	4313      	orrs	r3, r2
 800882a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	4313      	orrs	r3, r2
 8008834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	685a      	ldr	r2, [r3, #4]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	697a      	ldr	r2, [r7, #20]
 800884e:	621a      	str	r2, [r3, #32]
}
 8008850:	bf00      	nop
 8008852:	371c      	adds	r7, #28
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr
 800885c:	40010000 	.word	0x40010000
 8008860:	40010400 	.word	0x40010400

08008864 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008864:	b480      	push	{r7}
 8008866:	b087      	sub	sp, #28
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a1b      	ldr	r3, [r3, #32]
 8008872:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6a1b      	ldr	r3, [r3, #32]
 8008878:	f023 0210 	bic.w	r2, r3, #16
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	699b      	ldr	r3, [r3, #24]
 800888a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800889a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	021b      	lsls	r3, r3, #8
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f023 0320 	bic.w	r3, r3, #32
 80088ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	011b      	lsls	r3, r3, #4
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a22      	ldr	r2, [pc, #136]	@ (8008948 <TIM_OC2_SetConfig+0xe4>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d003      	beq.n	80088cc <TIM_OC2_SetConfig+0x68>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a21      	ldr	r2, [pc, #132]	@ (800894c <TIM_OC2_SetConfig+0xe8>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d10d      	bne.n	80088e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	011b      	lsls	r3, r3, #4
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	4313      	orrs	r3, r2
 80088de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a17      	ldr	r2, [pc, #92]	@ (8008948 <TIM_OC2_SetConfig+0xe4>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d003      	beq.n	80088f8 <TIM_OC2_SetConfig+0x94>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a16      	ldr	r2, [pc, #88]	@ (800894c <TIM_OC2_SetConfig+0xe8>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d113      	bne.n	8008920 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80088fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008906:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	695b      	ldr	r3, [r3, #20]
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	699b      	ldr	r3, [r3, #24]
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	4313      	orrs	r3, r2
 800891e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	693a      	ldr	r2, [r7, #16]
 8008924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	621a      	str	r2, [r3, #32]
}
 800893a:	bf00      	nop
 800893c:	371c      	adds	r7, #28
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	40010000 	.word	0x40010000
 800894c:	40010400 	.word	0x40010400

08008950 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008950:	b480      	push	{r7}
 8008952:	b087      	sub	sp, #28
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a1b      	ldr	r3, [r3, #32]
 800895e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6a1b      	ldr	r3, [r3, #32]
 8008964:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	69db      	ldr	r3, [r3, #28]
 8008976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800897e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 0303 	bic.w	r3, r3, #3
 8008986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	4313      	orrs	r3, r2
 8008990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	021b      	lsls	r3, r3, #8
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	4313      	orrs	r3, r2
 80089a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a21      	ldr	r2, [pc, #132]	@ (8008a30 <TIM_OC3_SetConfig+0xe0>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d003      	beq.n	80089b6 <TIM_OC3_SetConfig+0x66>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a20      	ldr	r2, [pc, #128]	@ (8008a34 <TIM_OC3_SetConfig+0xe4>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d10d      	bne.n	80089d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	021b      	lsls	r3, r3, #8
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a16      	ldr	r2, [pc, #88]	@ (8008a30 <TIM_OC3_SetConfig+0xe0>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d003      	beq.n	80089e2 <TIM_OC3_SetConfig+0x92>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a15      	ldr	r2, [pc, #84]	@ (8008a34 <TIM_OC3_SetConfig+0xe4>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d113      	bne.n	8008a0a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	011b      	lsls	r3, r3, #4
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	4313      	orrs	r3, r2
 80089fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	699b      	ldr	r3, [r3, #24]
 8008a02:	011b      	lsls	r3, r3, #4
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	697a      	ldr	r2, [r7, #20]
 8008a22:	621a      	str	r2, [r3, #32]
}
 8008a24:	bf00      	nop
 8008a26:	371c      	adds	r7, #28
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr
 8008a30:	40010000 	.word	0x40010000
 8008a34:	40010400 	.word	0x40010400

08008a38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a1b      	ldr	r3, [r3, #32]
 8008a46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a1b      	ldr	r3, [r3, #32]
 8008a4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	69db      	ldr	r3, [r3, #28]
 8008a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	021b      	lsls	r3, r3, #8
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008a82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	031b      	lsls	r3, r3, #12
 8008a8a:	693a      	ldr	r2, [r7, #16]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a12      	ldr	r2, [pc, #72]	@ (8008adc <TIM_OC4_SetConfig+0xa4>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d003      	beq.n	8008aa0 <TIM_OC4_SetConfig+0x68>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a11      	ldr	r2, [pc, #68]	@ (8008ae0 <TIM_OC4_SetConfig+0xa8>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d109      	bne.n	8008ab4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008aa6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	695b      	ldr	r3, [r3, #20]
 8008aac:	019b      	lsls	r3, r3, #6
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	685a      	ldr	r2, [r3, #4]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	621a      	str	r2, [r3, #32]
}
 8008ace:	bf00      	nop
 8008ad0:	371c      	adds	r7, #28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	40010000 	.word	0x40010000
 8008ae0:	40010400 	.word	0x40010400

08008ae4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b087      	sub	sp, #28
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
 8008af0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	6a1b      	ldr	r3, [r3, #32]
 8008af6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6a1b      	ldr	r3, [r3, #32]
 8008afc:	f023 0201 	bic.w	r2, r3, #1
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	699b      	ldr	r3, [r3, #24]
 8008b08:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4a28      	ldr	r2, [pc, #160]	@ (8008bb0 <TIM_TI1_SetConfig+0xcc>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d01b      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b18:	d017      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	4a25      	ldr	r2, [pc, #148]	@ (8008bb4 <TIM_TI1_SetConfig+0xd0>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d013      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	4a24      	ldr	r2, [pc, #144]	@ (8008bb8 <TIM_TI1_SetConfig+0xd4>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d00f      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	4a23      	ldr	r2, [pc, #140]	@ (8008bbc <TIM_TI1_SetConfig+0xd8>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d00b      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	4a22      	ldr	r2, [pc, #136]	@ (8008bc0 <TIM_TI1_SetConfig+0xdc>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d007      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	4a21      	ldr	r2, [pc, #132]	@ (8008bc4 <TIM_TI1_SetConfig+0xe0>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d003      	beq.n	8008b4a <TIM_TI1_SetConfig+0x66>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	4a20      	ldr	r2, [pc, #128]	@ (8008bc8 <TIM_TI1_SetConfig+0xe4>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d101      	bne.n	8008b4e <TIM_TI1_SetConfig+0x6a>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e000      	b.n	8008b50 <TIM_TI1_SetConfig+0x6c>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d008      	beq.n	8008b66 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	f023 0303 	bic.w	r3, r3, #3
 8008b5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008b5c:	697a      	ldr	r2, [r7, #20]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	617b      	str	r3, [r7, #20]
 8008b64:	e003      	b.n	8008b6e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	f043 0301 	orr.w	r3, r3, #1
 8008b6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	011b      	lsls	r3, r3, #4
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	f023 030a 	bic.w	r3, r3, #10
 8008b88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	f003 030a 	and.w	r3, r3, #10
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	697a      	ldr	r2, [r7, #20]
 8008b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	621a      	str	r2, [r3, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	371c      	adds	r7, #28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	40010000 	.word	0x40010000
 8008bb4:	40000400 	.word	0x40000400
 8008bb8:	40000800 	.word	0x40000800
 8008bbc:	40000c00 	.word	0x40000c00
 8008bc0:	40010400 	.word	0x40010400
 8008bc4:	40014000 	.word	0x40014000
 8008bc8:	40001800 	.word	0x40001800

08008bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b087      	sub	sp, #28
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	f023 0201 	bic.w	r2, r3, #1
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	011b      	lsls	r3, r3, #4
 8008bfc:	693a      	ldr	r2, [r7, #16]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	f023 030a 	bic.w	r3, r3, #10
 8008c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	697a      	ldr	r2, [r7, #20]
 8008c1c:	621a      	str	r2, [r3, #32]
}
 8008c1e:	bf00      	nop
 8008c20:	371c      	adds	r7, #28
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b087      	sub	sp, #28
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	60f8      	str	r0, [r7, #12]
 8008c32:	60b9      	str	r1, [r7, #8]
 8008c34:	607a      	str	r2, [r7, #4]
 8008c36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6a1b      	ldr	r3, [r3, #32]
 8008c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	f023 0210 	bic.w	r2, r3, #16
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	021b      	lsls	r3, r3, #8
 8008c5c:	693a      	ldr	r2, [r7, #16]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	031b      	lsls	r3, r3, #12
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	693a      	ldr	r2, [r7, #16]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008c86:	697a      	ldr	r2, [r7, #20]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	693a      	ldr	r2, [r7, #16]
 8008c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	697a      	ldr	r2, [r7, #20]
 8008c96:	621a      	str	r2, [r3, #32]
}
 8008c98:	bf00      	nop
 8008c9a:	371c      	adds	r7, #28
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b087      	sub	sp, #28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6a1b      	ldr	r3, [r3, #32]
 8008cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	f023 0210 	bic.w	r2, r3, #16
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	031b      	lsls	r3, r3, #12
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	011b      	lsls	r3, r3, #4
 8008ce6:	697a      	ldr	r2, [r7, #20]
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	621a      	str	r2, [r3, #32]
}
 8008cf8:	bf00      	nop
 8008cfa:	371c      	adds	r7, #28
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b087      	sub	sp, #28
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	607a      	str	r2, [r7, #4]
 8008d10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6a1b      	ldr	r3, [r3, #32]
 8008d1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	69db      	ldr	r3, [r3, #28]
 8008d28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	f023 0303 	bic.w	r3, r3, #3
 8008d30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	011b      	lsls	r3, r3, #4
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008d54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	021b      	lsls	r3, r3, #8
 8008d5a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	697a      	ldr	r2, [r7, #20]
 8008d6e:	621a      	str	r2, [r3, #32]
}
 8008d70:	bf00      	nop
 8008d72:	371c      	adds	r7, #28
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr

08008d7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b087      	sub	sp, #28
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
 8008d88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6a1b      	ldr	r3, [r3, #32]
 8008d94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	69db      	ldr	r3, [r3, #28]
 8008da0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008da8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	021b      	lsls	r3, r3, #8
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008dba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	031b      	lsls	r3, r3, #12
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008dce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	031b      	lsls	r3, r3, #12
 8008dd4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008dd8:	697a      	ldr	r2, [r7, #20]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	693a      	ldr	r2, [r7, #16]
 8008de2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	621a      	str	r2, [r3, #32]
}
 8008dea:	bf00      	nop
 8008dec:	371c      	adds	r7, #28
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008df6:	b480      	push	{r7}
 8008df8:	b085      	sub	sp, #20
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
 8008dfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e0e:	683a      	ldr	r2, [r7, #0]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	f043 0307 	orr.w	r3, r3, #7
 8008e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	609a      	str	r2, [r3, #8]
}
 8008e20:	bf00      	nop
 8008e22:	3714      	adds	r7, #20
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b087      	sub	sp, #28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	021a      	lsls	r2, r3, #8
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	431a      	orrs	r2, r3
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	697a      	ldr	r2, [r7, #20]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	609a      	str	r2, [r3, #8]
}
 8008e60:	bf00      	nop
 8008e62:	371c      	adds	r7, #28
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b087      	sub	sp, #28
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f003 031f 	and.w	r3, r3, #31
 8008e7e:	2201      	movs	r2, #1
 8008e80:	fa02 f303 	lsl.w	r3, r2, r3
 8008e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6a1a      	ldr	r2, [r3, #32]
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	43db      	mvns	r3, r3
 8008e8e:	401a      	ands	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6a1a      	ldr	r2, [r3, #32]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f003 031f 	and.w	r3, r3, #31
 8008e9e:	6879      	ldr	r1, [r7, #4]
 8008ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ea4:	431a      	orrs	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	621a      	str	r2, [r3, #32]
}
 8008eaa:	bf00      	nop
 8008eac:	371c      	adds	r7, #28
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d101      	bne.n	8008ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ecc:	2302      	movs	r3, #2
 8008ece:	e05a      	b.n	8008f86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2202      	movs	r2, #2
 8008edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a21      	ldr	r2, [pc, #132]	@ (8008f94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d022      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f1c:	d01d      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a1d      	ldr	r2, [pc, #116]	@ (8008f98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d018      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d013      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a1a      	ldr	r2, [pc, #104]	@ (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d00e      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a18      	ldr	r2, [pc, #96]	@ (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d009      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a17      	ldr	r2, [pc, #92]	@ (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d004      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a15      	ldr	r2, [pc, #84]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d10c      	bne.n	8008f74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	40010000 	.word	0x40010000
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800
 8008fa0:	40000c00 	.word	0x40000c00
 8008fa4:	40010400 	.word	0x40010400
 8008fa8:	40014000 	.word	0x40014000
 8008fac:	40001800 	.word	0x40001800

08008fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e042      	b.n	8009070 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d106      	bne.n	8009004 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7fa fbbc 	bl	800377c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2224      	movs	r2, #36	@ 0x24
 8009008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68da      	ldr	r2, [r3, #12]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800901a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 fe35 	bl	8009c8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	691a      	ldr	r2, [r3, #16]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009030:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	695a      	ldr	r2, [r3, #20]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009040:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68da      	ldr	r2, [r3, #12]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009050:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2220      	movs	r2, #32
 800905c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2220      	movs	r2, #32
 8009064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b08a      	sub	sp, #40	@ 0x28
 800907c:	af02      	add	r7, sp, #8
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	603b      	str	r3, [r7, #0]
 8009084:	4613      	mov	r3, r2
 8009086:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009088:	2300      	movs	r3, #0
 800908a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b20      	cmp	r3, #32
 8009096:	d175      	bne.n	8009184 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <HAL_UART_Transmit+0x2c>
 800909e:	88fb      	ldrh	r3, [r7, #6]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d101      	bne.n	80090a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e06e      	b.n	8009186 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2200      	movs	r2, #0
 80090ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2221      	movs	r2, #33	@ 0x21
 80090b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090b6:	f7fb f979 	bl	80043ac <HAL_GetTick>
 80090ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	88fa      	ldrh	r2, [r7, #6]
 80090c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	88fa      	ldrh	r2, [r7, #6]
 80090c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090d0:	d108      	bne.n	80090e4 <HAL_UART_Transmit+0x6c>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d104      	bne.n	80090e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090da:	2300      	movs	r3, #0
 80090dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	61bb      	str	r3, [r7, #24]
 80090e2:	e003      	b.n	80090ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090e8:	2300      	movs	r3, #0
 80090ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090ec:	e02e      	b.n	800914c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2200      	movs	r2, #0
 80090f6:	2180      	movs	r1, #128	@ 0x80
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f000 fb99 	bl	8009830 <UART_WaitOnFlagUntilTimeout>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d005      	beq.n	8009110 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2220      	movs	r2, #32
 8009108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	e03a      	b.n	8009186 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10b      	bne.n	800912e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	881b      	ldrh	r3, [r3, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009124:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	3302      	adds	r3, #2
 800912a:	61bb      	str	r3, [r7, #24]
 800912c:	e007      	b.n	800913e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	781a      	ldrb	r2, [r3, #0]
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	3301      	adds	r3, #1
 800913c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009142:	b29b      	uxth	r3, r3
 8009144:	3b01      	subs	r3, #1
 8009146:	b29a      	uxth	r2, r3
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009150:	b29b      	uxth	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1cb      	bne.n	80090ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	2200      	movs	r2, #0
 800915e:	2140      	movs	r1, #64	@ 0x40
 8009160:	68f8      	ldr	r0, [r7, #12]
 8009162:	f000 fb65 	bl	8009830 <UART_WaitOnFlagUntilTimeout>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d005      	beq.n	8009178 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2220      	movs	r2, #32
 8009170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009174:	2303      	movs	r3, #3
 8009176:	e006      	b.n	8009186 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2220      	movs	r2, #32
 800917c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009180:	2300      	movs	r3, #0
 8009182:	e000      	b.n	8009186 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009184:	2302      	movs	r3, #2
  }
}
 8009186:	4618      	mov	r0, r3
 8009188:	3720      	adds	r7, #32
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800918e:	b480      	push	{r7}
 8009190:	b085      	sub	sp, #20
 8009192:	af00      	add	r7, sp, #0
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	4613      	mov	r3, r2
 800919a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	2b20      	cmp	r3, #32
 80091a6:	d121      	bne.n	80091ec <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <HAL_UART_Transmit_IT+0x26>
 80091ae:	88fb      	ldrh	r3, [r7, #6]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d101      	bne.n	80091b8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e01a      	b.n	80091ee <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	88fa      	ldrh	r2, [r7, #6]
 80091c2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	88fa      	ldrh	r2, [r7, #6]
 80091c8:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2221      	movs	r2, #33	@ 0x21
 80091d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80091e6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80091e8:	2300      	movs	r3, #0
 80091ea:	e000      	b.n	80091ee <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80091ec:	2302      	movs	r3, #2
  }
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr

080091fa <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b08c      	sub	sp, #48	@ 0x30
 80091fe:	af00      	add	r7, sp, #0
 8009200:	60f8      	str	r0, [r7, #12]
 8009202:	60b9      	str	r1, [r7, #8]
 8009204:	4613      	mov	r3, r2
 8009206:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800920e:	b2db      	uxtb	r3, r3
 8009210:	2b20      	cmp	r3, #32
 8009212:	d14a      	bne.n	80092aa <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d002      	beq.n	8009220 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800921a:	88fb      	ldrh	r3, [r7, #6]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d101      	bne.n	8009224 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8009220:	2301      	movs	r3, #1
 8009222:	e043      	b.n	80092ac <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2201      	movs	r2, #1
 8009228:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8009230:	88fb      	ldrh	r3, [r7, #6]
 8009232:	461a      	mov	r2, r3
 8009234:	68b9      	ldr	r1, [r7, #8]
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f000 fb53 	bl	80098e2 <UART_Start_Receive_IT>
 800923c:	4603      	mov	r3, r0
 800923e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009242:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009246:	2b00      	cmp	r3, #0
 8009248:	d12c      	bne.n	80092a4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924e:	2b01      	cmp	r3, #1
 8009250:	d125      	bne.n	800929e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009252:	2300      	movs	r3, #0
 8009254:	613b      	str	r3, [r7, #16]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	613b      	str	r3, [r7, #16]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	613b      	str	r3, [r7, #16]
 8009266:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	330c      	adds	r3, #12
 800926e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	e853 3f00 	ldrex	r3, [r3]
 8009276:	617b      	str	r3, [r7, #20]
   return(result);
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	f043 0310 	orr.w	r3, r3, #16
 800927e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	330c      	adds	r3, #12
 8009286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009288:	627a      	str	r2, [r7, #36]	@ 0x24
 800928a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928c:	6a39      	ldr	r1, [r7, #32]
 800928e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009290:	e841 2300 	strex	r3, r2, [r1]
 8009294:	61fb      	str	r3, [r7, #28]
   return(result);
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d1e5      	bne.n	8009268 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800929c:	e002      	b.n	80092a4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80092a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80092a8:	e000      	b.n	80092ac <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80092aa:	2302      	movs	r3, #2
  }
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3730      	adds	r7, #48	@ 0x30
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b0ba      	sub	sp, #232	@ 0xe8
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80092da:	2300      	movs	r3, #0
 80092dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80092e0:	2300      	movs	r3, #0
 80092e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80092e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092ea:	f003 030f 	and.w	r3, r3, #15
 80092ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80092f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10f      	bne.n	800931a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092fe:	f003 0320 	and.w	r3, r3, #32
 8009302:	2b00      	cmp	r3, #0
 8009304:	d009      	beq.n	800931a <HAL_UART_IRQHandler+0x66>
 8009306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800930a:	f003 0320 	and.w	r3, r3, #32
 800930e:	2b00      	cmp	r3, #0
 8009310:	d003      	beq.n	800931a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fbfb 	bl	8009b0e <UART_Receive_IT>
      return;
 8009318:	e273      	b.n	8009802 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800931a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800931e:	2b00      	cmp	r3, #0
 8009320:	f000 80de 	beq.w	80094e0 <HAL_UART_IRQHandler+0x22c>
 8009324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009328:	f003 0301 	and.w	r3, r3, #1
 800932c:	2b00      	cmp	r3, #0
 800932e:	d106      	bne.n	800933e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009334:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 80d1 	beq.w	80094e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800933e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009342:	f003 0301 	and.w	r3, r3, #1
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00b      	beq.n	8009362 <HAL_UART_IRQHandler+0xae>
 800934a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800934e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009352:	2b00      	cmp	r3, #0
 8009354:	d005      	beq.n	8009362 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935a:	f043 0201 	orr.w	r2, r3, #1
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009366:	f003 0304 	and.w	r3, r3, #4
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00b      	beq.n	8009386 <HAL_UART_IRQHandler+0xd2>
 800936e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d005      	beq.n	8009386 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800937e:	f043 0202 	orr.w	r2, r3, #2
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800938a:	f003 0302 	and.w	r3, r3, #2
 800938e:	2b00      	cmp	r3, #0
 8009390:	d00b      	beq.n	80093aa <HAL_UART_IRQHandler+0xf6>
 8009392:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b00      	cmp	r3, #0
 800939c:	d005      	beq.n	80093aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093a2:	f043 0204 	orr.w	r2, r3, #4
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80093aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093ae:	f003 0308 	and.w	r3, r3, #8
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d011      	beq.n	80093da <HAL_UART_IRQHandler+0x126>
 80093b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093ba:	f003 0320 	and.w	r3, r3, #32
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d105      	bne.n	80093ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80093c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d005      	beq.n	80093da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d2:	f043 0208 	orr.w	r2, r3, #8
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 820a 	beq.w	80097f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80093e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e8:	f003 0320 	and.w	r3, r3, #32
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d008      	beq.n	8009402 <HAL_UART_IRQHandler+0x14e>
 80093f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093f4:	f003 0320 	and.w	r3, r3, #32
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 fb86 	bl	8009b0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	695b      	ldr	r3, [r3, #20]
 8009408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800940c:	2b40      	cmp	r3, #64	@ 0x40
 800940e:	bf0c      	ite	eq
 8009410:	2301      	moveq	r3, #1
 8009412:	2300      	movne	r3, #0
 8009414:	b2db      	uxtb	r3, r3
 8009416:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800941e:	f003 0308 	and.w	r3, r3, #8
 8009422:	2b00      	cmp	r3, #0
 8009424:	d103      	bne.n	800942e <HAL_UART_IRQHandler+0x17a>
 8009426:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800942a:	2b00      	cmp	r3, #0
 800942c:	d04f      	beq.n	80094ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 fa91 	bl	8009956 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	695b      	ldr	r3, [r3, #20]
 800943a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800943e:	2b40      	cmp	r3, #64	@ 0x40
 8009440:	d141      	bne.n	80094c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009450:	e853 3f00 	ldrex	r3, [r3]
 8009454:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009458:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800945c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	3314      	adds	r3, #20
 800946a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800946e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009476:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800947a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800947e:	e841 2300 	strex	r3, r2, [r1]
 8009482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009486:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d1d9      	bne.n	8009442 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009492:	2b00      	cmp	r3, #0
 8009494:	d013      	beq.n	80094be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800949a:	4a8a      	ldr	r2, [pc, #552]	@ (80096c4 <HAL_UART_IRQHandler+0x410>)
 800949c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7fb fd43 	bl	8004f2e <HAL_DMA_Abort_IT>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d016      	beq.n	80094dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094b4:	687a      	ldr	r2, [r7, #4]
 80094b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80094b8:	4610      	mov	r0, r2
 80094ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094bc:	e00e      	b.n	80094dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 f9ac 	bl	800981c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094c4:	e00a      	b.n	80094dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 f9a8 	bl	800981c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094cc:	e006      	b.n	80094dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 f9a4 	bl	800981c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80094da:	e18d      	b.n	80097f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094dc:	bf00      	nop
    return;
 80094de:	e18b      	b.n	80097f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	f040 8167 	bne.w	80097b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80094ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094ee:	f003 0310 	and.w	r3, r3, #16
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f000 8160 	beq.w	80097b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80094f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094fc:	f003 0310 	and.w	r3, r3, #16
 8009500:	2b00      	cmp	r3, #0
 8009502:	f000 8159 	beq.w	80097b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009506:	2300      	movs	r3, #0
 8009508:	60bb      	str	r3, [r7, #8]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	60bb      	str	r3, [r7, #8]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	60bb      	str	r3, [r7, #8]
 800951a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009526:	2b40      	cmp	r3, #64	@ 0x40
 8009528:	f040 80ce 	bne.w	80096c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009538:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800953c:	2b00      	cmp	r3, #0
 800953e:	f000 80a9 	beq.w	8009694 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800954a:	429a      	cmp	r2, r3
 800954c:	f080 80a2 	bcs.w	8009694 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009556:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800955c:	69db      	ldr	r3, [r3, #28]
 800955e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009562:	f000 8088 	beq.w	8009676 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	330c      	adds	r3, #12
 800956c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009570:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009574:	e853 3f00 	ldrex	r3, [r3]
 8009578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800957c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	330c      	adds	r3, #12
 800958e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009592:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800959e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80095a2:	e841 2300 	strex	r3, r2, [r1]
 80095a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80095aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1d9      	bne.n	8009566 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3314      	adds	r3, #20
 80095b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095bc:	e853 3f00 	ldrex	r3, [r3]
 80095c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80095c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80095c4:	f023 0301 	bic.w	r3, r3, #1
 80095c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	3314      	adds	r3, #20
 80095d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80095d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80095da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80095de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80095e2:	e841 2300 	strex	r3, r2, [r1]
 80095e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80095e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d1e1      	bne.n	80095b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	3314      	adds	r3, #20
 80095f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095f8:	e853 3f00 	ldrex	r3, [r3]
 80095fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80095fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009600:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	3314      	adds	r3, #20
 800960e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009612:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009614:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009616:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009618:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800961a:	e841 2300 	strex	r3, r2, [r1]
 800961e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009622:	2b00      	cmp	r3, #0
 8009624:	d1e3      	bne.n	80095ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2220      	movs	r2, #32
 800962a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	330c      	adds	r3, #12
 800963a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800963e:	e853 3f00 	ldrex	r3, [r3]
 8009642:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009646:	f023 0310 	bic.w	r3, r3, #16
 800964a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	330c      	adds	r3, #12
 8009654:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009658:	65ba      	str	r2, [r7, #88]	@ 0x58
 800965a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800965e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009660:	e841 2300 	strex	r3, r2, [r1]
 8009664:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1e3      	bne.n	8009634 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009670:	4618      	mov	r0, r3
 8009672:	f7fb fbec 	bl	8004e4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2202      	movs	r2, #2
 800967a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009684:	b29b      	uxth	r3, r3
 8009686:	1ad3      	subs	r3, r2, r3
 8009688:	b29b      	uxth	r3, r3
 800968a:	4619      	mov	r1, r3
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f7fa f933 	bl	80038f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009692:	e0b3      	b.n	80097fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009698:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800969c:	429a      	cmp	r2, r3
 800969e:	f040 80ad 	bne.w	80097fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096a6:	69db      	ldr	r3, [r3, #28]
 80096a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096ac:	f040 80a6 	bne.w	80097fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2202      	movs	r2, #2
 80096b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096ba:	4619      	mov	r1, r3
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f7fa f91b 	bl	80038f8 <HAL_UARTEx_RxEventCallback>
      return;
 80096c2:	e09b      	b.n	80097fc <HAL_UART_IRQHandler+0x548>
 80096c4:	08009a1d 	.word	0x08009a1d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80096dc:	b29b      	uxth	r3, r3
 80096de:	2b00      	cmp	r3, #0
 80096e0:	f000 808e 	beq.w	8009800 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80096e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	f000 8089 	beq.w	8009800 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	330c      	adds	r3, #12
 80096f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f8:	e853 3f00 	ldrex	r3, [r3]
 80096fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009700:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009704:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	330c      	adds	r3, #12
 800970e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009712:	647a      	str	r2, [r7, #68]	@ 0x44
 8009714:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009716:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009718:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800971a:	e841 2300 	strex	r3, r2, [r1]
 800971e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1e3      	bne.n	80096ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3314      	adds	r3, #20
 800972c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009730:	e853 3f00 	ldrex	r3, [r3]
 8009734:	623b      	str	r3, [r7, #32]
   return(result);
 8009736:	6a3b      	ldr	r3, [r7, #32]
 8009738:	f023 0301 	bic.w	r3, r3, #1
 800973c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3314      	adds	r3, #20
 8009746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800974a:	633a      	str	r2, [r7, #48]	@ 0x30
 800974c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009752:	e841 2300 	strex	r3, r2, [r1]
 8009756:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1e3      	bne.n	8009726 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2220      	movs	r2, #32
 8009762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2200      	movs	r2, #0
 800976a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	330c      	adds	r3, #12
 8009772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	60fb      	str	r3, [r7, #12]
   return(result);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f023 0310 	bic.w	r3, r3, #16
 8009782:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	330c      	adds	r3, #12
 800978c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009790:	61fa      	str	r2, [r7, #28]
 8009792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009794:	69b9      	ldr	r1, [r7, #24]
 8009796:	69fa      	ldr	r2, [r7, #28]
 8009798:	e841 2300 	strex	r3, r2, [r1]
 800979c:	617b      	str	r3, [r7, #20]
   return(result);
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1e3      	bne.n	800976c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2202      	movs	r2, #2
 80097a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80097ae:	4619      	mov	r1, r3
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f7fa f8a1 	bl	80038f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80097b6:	e023      	b.n	8009800 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80097b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d009      	beq.n	80097d8 <HAL_UART_IRQHandler+0x524>
 80097c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d003      	beq.n	80097d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 f934 	bl	8009a3e <UART_Transmit_IT>
    return;
 80097d6:	e014      	b.n	8009802 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80097d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00e      	beq.n	8009802 <HAL_UART_IRQHandler+0x54e>
 80097e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d008      	beq.n	8009802 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f000 f974 	bl	8009ade <UART_EndTransmit_IT>
    return;
 80097f6:	e004      	b.n	8009802 <HAL_UART_IRQHandler+0x54e>
    return;
 80097f8:	bf00      	nop
 80097fa:	e002      	b.n	8009802 <HAL_UART_IRQHandler+0x54e>
      return;
 80097fc:	bf00      	nop
 80097fe:	e000      	b.n	8009802 <HAL_UART_IRQHandler+0x54e>
      return;
 8009800:	bf00      	nop
  }
}
 8009802:	37e8      	adds	r7, #232	@ 0xe8
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009808:	b480      	push	{r7}
 800980a:	b083      	sub	sp, #12
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009810:	bf00      	nop
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009824:	bf00      	nop
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	603b      	str	r3, [r7, #0]
 800983c:	4613      	mov	r3, r2
 800983e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009840:	e03b      	b.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009842:	6a3b      	ldr	r3, [r7, #32]
 8009844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009848:	d037      	beq.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800984a:	f7fa fdaf 	bl	80043ac <HAL_GetTick>
 800984e:	4602      	mov	r2, r0
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	1ad3      	subs	r3, r2, r3
 8009854:	6a3a      	ldr	r2, [r7, #32]
 8009856:	429a      	cmp	r2, r3
 8009858:	d302      	bcc.n	8009860 <UART_WaitOnFlagUntilTimeout+0x30>
 800985a:	6a3b      	ldr	r3, [r7, #32]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d101      	bne.n	8009864 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e03a      	b.n	80098da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	f003 0304 	and.w	r3, r3, #4
 800986e:	2b00      	cmp	r3, #0
 8009870:	d023      	beq.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	2b80      	cmp	r3, #128	@ 0x80
 8009876:	d020      	beq.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2b40      	cmp	r3, #64	@ 0x40
 800987c:	d01d      	beq.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f003 0308 	and.w	r3, r3, #8
 8009888:	2b08      	cmp	r3, #8
 800988a:	d116      	bne.n	80098ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800988c:	2300      	movs	r3, #0
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	617b      	str	r3, [r7, #20]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	617b      	str	r3, [r7, #20]
 80098a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f000 f857 	bl	8009956 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2208      	movs	r2, #8
 80098ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e00f      	b.n	80098da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	4013      	ands	r3, r2
 80098c4:	68ba      	ldr	r2, [r7, #8]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	bf0c      	ite	eq
 80098ca:	2301      	moveq	r3, #1
 80098cc:	2300      	movne	r3, #0
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	461a      	mov	r2, r3
 80098d2:	79fb      	ldrb	r3, [r7, #7]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d0b4      	beq.n	8009842 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3718      	adds	r7, #24
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b085      	sub	sp, #20
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	60f8      	str	r0, [r7, #12]
 80098ea:	60b9      	str	r1, [r7, #8]
 80098ec:	4613      	mov	r3, r2
 80098ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	68ba      	ldr	r2, [r7, #8]
 80098f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	88fa      	ldrh	r2, [r7, #6]
 80098fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	88fa      	ldrh	r2, [r7, #6]
 8009900:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2200      	movs	r2, #0
 8009906:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2222      	movs	r2, #34	@ 0x22
 800990c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	691b      	ldr	r3, [r3, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d007      	beq.n	8009928 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68da      	ldr	r2, [r3, #12]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009926:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	695a      	ldr	r2, [r3, #20]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f042 0201 	orr.w	r2, r2, #1
 8009936:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68da      	ldr	r2, [r3, #12]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f042 0220 	orr.w	r2, r2, #32
 8009946:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3714      	adds	r7, #20
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr

08009956 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009956:	b480      	push	{r7}
 8009958:	b095      	sub	sp, #84	@ 0x54
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	330c      	adds	r3, #12
 8009964:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009968:	e853 3f00 	ldrex	r3, [r3]
 800996c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800996e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009970:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009974:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	330c      	adds	r3, #12
 800997c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800997e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009980:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009982:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009984:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009986:	e841 2300 	strex	r3, r2, [r1]
 800998a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800998c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1e5      	bne.n	800995e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	3314      	adds	r3, #20
 8009998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999a:	6a3b      	ldr	r3, [r7, #32]
 800999c:	e853 3f00 	ldrex	r3, [r3]
 80099a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	f023 0301 	bic.w	r3, r3, #1
 80099a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	3314      	adds	r3, #20
 80099b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ba:	e841 2300 	strex	r3, r2, [r1]
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1e5      	bne.n	8009992 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d119      	bne.n	8009a02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	330c      	adds	r3, #12
 80099d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	e853 3f00 	ldrex	r3, [r3]
 80099dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	f023 0310 	bic.w	r3, r3, #16
 80099e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	330c      	adds	r3, #12
 80099ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099ee:	61ba      	str	r2, [r7, #24]
 80099f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	6979      	ldr	r1, [r7, #20]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	e841 2300 	strex	r3, r2, [r1]
 80099fa:	613b      	str	r3, [r7, #16]
   return(result);
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1e5      	bne.n	80099ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2220      	movs	r2, #32
 8009a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009a10:	bf00      	nop
 8009a12:	3754      	adds	r7, #84	@ 0x54
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr

08009a1c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a30:	68f8      	ldr	r0, [r7, #12]
 8009a32:	f7ff fef3 	bl	800981c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a36:	bf00      	nop
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009a3e:	b480      	push	{r7}
 8009a40:	b085      	sub	sp, #20
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b21      	cmp	r3, #33	@ 0x21
 8009a50:	d13e      	bne.n	8009ad0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a5a:	d114      	bne.n	8009a86 <UART_Transmit_IT+0x48>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	691b      	ldr	r3, [r3, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d110      	bne.n	8009a86 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a1b      	ldr	r3, [r3, #32]
 8009a68:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	881b      	ldrh	r3, [r3, #0]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a78:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	1c9a      	adds	r2, r3, #2
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	621a      	str	r2, [r3, #32]
 8009a84:	e008      	b.n	8009a98 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	1c59      	adds	r1, r3, #1
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	6211      	str	r1, [r2, #32]
 8009a90:	781a      	ldrb	r2, [r3, #0]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d10f      	bne.n	8009acc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	68da      	ldr	r2, [r3, #12]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009aba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	68da      	ldr	r2, [r3, #12]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009aca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009acc:	2300      	movs	r3, #0
 8009ace:	e000      	b.n	8009ad2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009ad0:	2302      	movs	r3, #2
  }
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3714      	adds	r7, #20
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ade:	b580      	push	{r7, lr}
 8009ae0:	b082      	sub	sp, #8
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68da      	ldr	r2, [r3, #12]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009af4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2220      	movs	r2, #32
 8009afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7f9 fee4 	bl	80038cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3708      	adds	r7, #8
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}

08009b0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b08c      	sub	sp, #48	@ 0x30
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009b16:	2300      	movs	r3, #0
 8009b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b22      	cmp	r3, #34	@ 0x22
 8009b28:	f040 80aa 	bne.w	8009c80 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b34:	d115      	bne.n	8009b62 <UART_Receive_IT+0x54>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d111      	bne.n	8009b62 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b42:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b50:	b29a      	uxth	r2, r3
 8009b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5a:	1c9a      	adds	r2, r3, #2
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b60:	e024      	b.n	8009bac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	689b      	ldr	r3, [r3, #8]
 8009b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b70:	d007      	beq.n	8009b82 <UART_Receive_IT+0x74>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d10a      	bne.n	8009b90 <UART_Receive_IT+0x82>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d106      	bne.n	8009b90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	b2da      	uxtb	r2, r3
 8009b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8c:	701a      	strb	r2, [r3, #0]
 8009b8e:	e008      	b.n	8009ba2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	4619      	mov	r1, r3
 8009bba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d15d      	bne.n	8009c7c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	68da      	ldr	r2, [r3, #12]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f022 0220 	bic.w	r2, r2, #32
 8009bce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68da      	ldr	r2, [r3, #12]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009bde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	695a      	ldr	r2, [r3, #20]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f022 0201 	bic.w	r2, r2, #1
 8009bee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2220      	movs	r2, #32
 8009bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d135      	bne.n	8009c72 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	330c      	adds	r3, #12
 8009c12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	e853 3f00 	ldrex	r3, [r3]
 8009c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f023 0310 	bic.w	r3, r3, #16
 8009c22:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	330c      	adds	r3, #12
 8009c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c2c:	623a      	str	r2, [r7, #32]
 8009c2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c30:	69f9      	ldr	r1, [r7, #28]
 8009c32:	6a3a      	ldr	r2, [r7, #32]
 8009c34:	e841 2300 	strex	r3, r2, [r1]
 8009c38:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1e5      	bne.n	8009c0c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f003 0310 	and.w	r3, r3, #16
 8009c4a:	2b10      	cmp	r3, #16
 8009c4c:	d10a      	bne.n	8009c64 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c4e:	2300      	movs	r3, #0
 8009c50:	60fb      	str	r3, [r7, #12]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	60fb      	str	r3, [r7, #12]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	60fb      	str	r3, [r7, #12]
 8009c62:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c68:	4619      	mov	r1, r3
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f7f9 fe44 	bl	80038f8 <HAL_UARTEx_RxEventCallback>
 8009c70:	e002      	b.n	8009c78 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f7ff fdc8 	bl	8009808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	e002      	b.n	8009c82 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e000      	b.n	8009c82 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009c80:	2302      	movs	r3, #2
  }
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3730      	adds	r7, #48	@ 0x30
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
	...

08009c8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c90:	b0c0      	sub	sp, #256	@ 0x100
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	691b      	ldr	r3, [r3, #16]
 8009ca0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ca8:	68d9      	ldr	r1, [r3, #12]
 8009caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	ea40 0301 	orr.w	r3, r0, r1
 8009cb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cba:	689a      	ldr	r2, [r3, #8]
 8009cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	431a      	orrs	r2, r3
 8009cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	431a      	orrs	r2, r3
 8009ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ce4:	f021 010c 	bic.w	r1, r1, #12
 8009ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009cf2:	430b      	orrs	r3, r1
 8009cf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d06:	6999      	ldr	r1, [r3, #24]
 8009d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	ea40 0301 	orr.w	r3, r0, r1
 8009d12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	4b8f      	ldr	r3, [pc, #572]	@ (8009f58 <UART_SetConfig+0x2cc>)
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d005      	beq.n	8009d2c <UART_SetConfig+0xa0>
 8009d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d24:	681a      	ldr	r2, [r3, #0]
 8009d26:	4b8d      	ldr	r3, [pc, #564]	@ (8009f5c <UART_SetConfig+0x2d0>)
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d104      	bne.n	8009d36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009d2c:	f7fd f868 	bl	8006e00 <HAL_RCC_GetPCLK2Freq>
 8009d30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009d34:	e003      	b.n	8009d3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009d36:	f7fd f84f 	bl	8006dd8 <HAL_RCC_GetPCLK1Freq>
 8009d3a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d42:	69db      	ldr	r3, [r3, #28]
 8009d44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d48:	f040 810c 	bne.w	8009f64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009d4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d50:	2200      	movs	r2, #0
 8009d52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009d56:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009d5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009d5e:	4622      	mov	r2, r4
 8009d60:	462b      	mov	r3, r5
 8009d62:	1891      	adds	r1, r2, r2
 8009d64:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009d66:	415b      	adcs	r3, r3
 8009d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009d6e:	4621      	mov	r1, r4
 8009d70:	eb12 0801 	adds.w	r8, r2, r1
 8009d74:	4629      	mov	r1, r5
 8009d76:	eb43 0901 	adc.w	r9, r3, r1
 8009d7a:	f04f 0200 	mov.w	r2, #0
 8009d7e:	f04f 0300 	mov.w	r3, #0
 8009d82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009d86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009d8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009d8e:	4690      	mov	r8, r2
 8009d90:	4699      	mov	r9, r3
 8009d92:	4623      	mov	r3, r4
 8009d94:	eb18 0303 	adds.w	r3, r8, r3
 8009d98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009d9c:	462b      	mov	r3, r5
 8009d9e:	eb49 0303 	adc.w	r3, r9, r3
 8009da2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009db2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009db6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009dba:	460b      	mov	r3, r1
 8009dbc:	18db      	adds	r3, r3, r3
 8009dbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dc0:	4613      	mov	r3, r2
 8009dc2:	eb42 0303 	adc.w	r3, r2, r3
 8009dc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009dc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009dcc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009dd0:	f7f6 ff0a 	bl	8000be8 <__aeabi_uldivmod>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4b61      	ldr	r3, [pc, #388]	@ (8009f60 <UART_SetConfig+0x2d4>)
 8009dda:	fba3 2302 	umull	r2, r3, r3, r2
 8009dde:	095b      	lsrs	r3, r3, #5
 8009de0:	011c      	lsls	r4, r3, #4
 8009de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009de6:	2200      	movs	r2, #0
 8009de8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009dec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009df0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009df4:	4642      	mov	r2, r8
 8009df6:	464b      	mov	r3, r9
 8009df8:	1891      	adds	r1, r2, r2
 8009dfa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009dfc:	415b      	adcs	r3, r3
 8009dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009e04:	4641      	mov	r1, r8
 8009e06:	eb12 0a01 	adds.w	sl, r2, r1
 8009e0a:	4649      	mov	r1, r9
 8009e0c:	eb43 0b01 	adc.w	fp, r3, r1
 8009e10:	f04f 0200 	mov.w	r2, #0
 8009e14:	f04f 0300 	mov.w	r3, #0
 8009e18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009e1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009e20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e24:	4692      	mov	sl, r2
 8009e26:	469b      	mov	fp, r3
 8009e28:	4643      	mov	r3, r8
 8009e2a:	eb1a 0303 	adds.w	r3, sl, r3
 8009e2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e32:	464b      	mov	r3, r9
 8009e34:	eb4b 0303 	adc.w	r3, fp, r3
 8009e38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009e48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009e4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009e50:	460b      	mov	r3, r1
 8009e52:	18db      	adds	r3, r3, r3
 8009e54:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e56:	4613      	mov	r3, r2
 8009e58:	eb42 0303 	adc.w	r3, r2, r3
 8009e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009e62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009e66:	f7f6 febf 	bl	8000be8 <__aeabi_uldivmod>
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	4611      	mov	r1, r2
 8009e70:	4b3b      	ldr	r3, [pc, #236]	@ (8009f60 <UART_SetConfig+0x2d4>)
 8009e72:	fba3 2301 	umull	r2, r3, r3, r1
 8009e76:	095b      	lsrs	r3, r3, #5
 8009e78:	2264      	movs	r2, #100	@ 0x64
 8009e7a:	fb02 f303 	mul.w	r3, r2, r3
 8009e7e:	1acb      	subs	r3, r1, r3
 8009e80:	00db      	lsls	r3, r3, #3
 8009e82:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009e86:	4b36      	ldr	r3, [pc, #216]	@ (8009f60 <UART_SetConfig+0x2d4>)
 8009e88:	fba3 2302 	umull	r2, r3, r3, r2
 8009e8c:	095b      	lsrs	r3, r3, #5
 8009e8e:	005b      	lsls	r3, r3, #1
 8009e90:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009e94:	441c      	add	r4, r3
 8009e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ea0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ea4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ea8:	4642      	mov	r2, r8
 8009eaa:	464b      	mov	r3, r9
 8009eac:	1891      	adds	r1, r2, r2
 8009eae:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009eb0:	415b      	adcs	r3, r3
 8009eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009eb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009eb8:	4641      	mov	r1, r8
 8009eba:	1851      	adds	r1, r2, r1
 8009ebc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009ebe:	4649      	mov	r1, r9
 8009ec0:	414b      	adcs	r3, r1
 8009ec2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ec4:	f04f 0200 	mov.w	r2, #0
 8009ec8:	f04f 0300 	mov.w	r3, #0
 8009ecc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009ed0:	4659      	mov	r1, fp
 8009ed2:	00cb      	lsls	r3, r1, #3
 8009ed4:	4651      	mov	r1, sl
 8009ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009eda:	4651      	mov	r1, sl
 8009edc:	00ca      	lsls	r2, r1, #3
 8009ede:	4610      	mov	r0, r2
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	4642      	mov	r2, r8
 8009ee6:	189b      	adds	r3, r3, r2
 8009ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009eec:	464b      	mov	r3, r9
 8009eee:	460a      	mov	r2, r1
 8009ef0:	eb42 0303 	adc.w	r3, r2, r3
 8009ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009f04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009f08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	18db      	adds	r3, r3, r3
 8009f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f12:	4613      	mov	r3, r2
 8009f14:	eb42 0303 	adc.w	r3, r2, r3
 8009f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009f22:	f7f6 fe61 	bl	8000be8 <__aeabi_uldivmod>
 8009f26:	4602      	mov	r2, r0
 8009f28:	460b      	mov	r3, r1
 8009f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f60 <UART_SetConfig+0x2d4>)
 8009f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f30:	095b      	lsrs	r3, r3, #5
 8009f32:	2164      	movs	r1, #100	@ 0x64
 8009f34:	fb01 f303 	mul.w	r3, r1, r3
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	00db      	lsls	r3, r3, #3
 8009f3c:	3332      	adds	r3, #50	@ 0x32
 8009f3e:	4a08      	ldr	r2, [pc, #32]	@ (8009f60 <UART_SetConfig+0x2d4>)
 8009f40:	fba2 2303 	umull	r2, r3, r2, r3
 8009f44:	095b      	lsrs	r3, r3, #5
 8009f46:	f003 0207 	and.w	r2, r3, #7
 8009f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4422      	add	r2, r4
 8009f52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009f54:	e106      	b.n	800a164 <UART_SetConfig+0x4d8>
 8009f56:	bf00      	nop
 8009f58:	40011000 	.word	0x40011000
 8009f5c:	40011400 	.word	0x40011400
 8009f60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009f6e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009f72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009f76:	4642      	mov	r2, r8
 8009f78:	464b      	mov	r3, r9
 8009f7a:	1891      	adds	r1, r2, r2
 8009f7c:	6239      	str	r1, [r7, #32]
 8009f7e:	415b      	adcs	r3, r3
 8009f80:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009f86:	4641      	mov	r1, r8
 8009f88:	1854      	adds	r4, r2, r1
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	eb43 0501 	adc.w	r5, r3, r1
 8009f90:	f04f 0200 	mov.w	r2, #0
 8009f94:	f04f 0300 	mov.w	r3, #0
 8009f98:	00eb      	lsls	r3, r5, #3
 8009f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f9e:	00e2      	lsls	r2, r4, #3
 8009fa0:	4614      	mov	r4, r2
 8009fa2:	461d      	mov	r5, r3
 8009fa4:	4643      	mov	r3, r8
 8009fa6:	18e3      	adds	r3, r4, r3
 8009fa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009fac:	464b      	mov	r3, r9
 8009fae:	eb45 0303 	adc.w	r3, r5, r3
 8009fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fc2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009fc6:	f04f 0200 	mov.w	r2, #0
 8009fca:	f04f 0300 	mov.w	r3, #0
 8009fce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	008b      	lsls	r3, r1, #2
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009fdc:	4621      	mov	r1, r4
 8009fde:	008a      	lsls	r2, r1, #2
 8009fe0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009fe4:	f7f6 fe00 	bl	8000be8 <__aeabi_uldivmod>
 8009fe8:	4602      	mov	r2, r0
 8009fea:	460b      	mov	r3, r1
 8009fec:	4b60      	ldr	r3, [pc, #384]	@ (800a170 <UART_SetConfig+0x4e4>)
 8009fee:	fba3 2302 	umull	r2, r3, r3, r2
 8009ff2:	095b      	lsrs	r3, r3, #5
 8009ff4:	011c      	lsls	r4, r3, #4
 8009ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a000:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a004:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a008:	4642      	mov	r2, r8
 800a00a:	464b      	mov	r3, r9
 800a00c:	1891      	adds	r1, r2, r2
 800a00e:	61b9      	str	r1, [r7, #24]
 800a010:	415b      	adcs	r3, r3
 800a012:	61fb      	str	r3, [r7, #28]
 800a014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a018:	4641      	mov	r1, r8
 800a01a:	1851      	adds	r1, r2, r1
 800a01c:	6139      	str	r1, [r7, #16]
 800a01e:	4649      	mov	r1, r9
 800a020:	414b      	adcs	r3, r1
 800a022:	617b      	str	r3, [r7, #20]
 800a024:	f04f 0200 	mov.w	r2, #0
 800a028:	f04f 0300 	mov.w	r3, #0
 800a02c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a030:	4659      	mov	r1, fp
 800a032:	00cb      	lsls	r3, r1, #3
 800a034:	4651      	mov	r1, sl
 800a036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a03a:	4651      	mov	r1, sl
 800a03c:	00ca      	lsls	r2, r1, #3
 800a03e:	4610      	mov	r0, r2
 800a040:	4619      	mov	r1, r3
 800a042:	4603      	mov	r3, r0
 800a044:	4642      	mov	r2, r8
 800a046:	189b      	adds	r3, r3, r2
 800a048:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a04c:	464b      	mov	r3, r9
 800a04e:	460a      	mov	r2, r1
 800a050:	eb42 0303 	adc.w	r3, r2, r3
 800a054:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a062:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a064:	f04f 0200 	mov.w	r2, #0
 800a068:	f04f 0300 	mov.w	r3, #0
 800a06c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a070:	4649      	mov	r1, r9
 800a072:	008b      	lsls	r3, r1, #2
 800a074:	4641      	mov	r1, r8
 800a076:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a07a:	4641      	mov	r1, r8
 800a07c:	008a      	lsls	r2, r1, #2
 800a07e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a082:	f7f6 fdb1 	bl	8000be8 <__aeabi_uldivmod>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4611      	mov	r1, r2
 800a08c:	4b38      	ldr	r3, [pc, #224]	@ (800a170 <UART_SetConfig+0x4e4>)
 800a08e:	fba3 2301 	umull	r2, r3, r3, r1
 800a092:	095b      	lsrs	r3, r3, #5
 800a094:	2264      	movs	r2, #100	@ 0x64
 800a096:	fb02 f303 	mul.w	r3, r2, r3
 800a09a:	1acb      	subs	r3, r1, r3
 800a09c:	011b      	lsls	r3, r3, #4
 800a09e:	3332      	adds	r3, #50	@ 0x32
 800a0a0:	4a33      	ldr	r2, [pc, #204]	@ (800a170 <UART_SetConfig+0x4e4>)
 800a0a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a6:	095b      	lsrs	r3, r3, #5
 800a0a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a0ac:	441c      	add	r4, r3
 800a0ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a0b6:	677a      	str	r2, [r7, #116]	@ 0x74
 800a0b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a0bc:	4642      	mov	r2, r8
 800a0be:	464b      	mov	r3, r9
 800a0c0:	1891      	adds	r1, r2, r2
 800a0c2:	60b9      	str	r1, [r7, #8]
 800a0c4:	415b      	adcs	r3, r3
 800a0c6:	60fb      	str	r3, [r7, #12]
 800a0c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a0cc:	4641      	mov	r1, r8
 800a0ce:	1851      	adds	r1, r2, r1
 800a0d0:	6039      	str	r1, [r7, #0]
 800a0d2:	4649      	mov	r1, r9
 800a0d4:	414b      	adcs	r3, r1
 800a0d6:	607b      	str	r3, [r7, #4]
 800a0d8:	f04f 0200 	mov.w	r2, #0
 800a0dc:	f04f 0300 	mov.w	r3, #0
 800a0e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a0e4:	4659      	mov	r1, fp
 800a0e6:	00cb      	lsls	r3, r1, #3
 800a0e8:	4651      	mov	r1, sl
 800a0ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a0ee:	4651      	mov	r1, sl
 800a0f0:	00ca      	lsls	r2, r1, #3
 800a0f2:	4610      	mov	r0, r2
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	4642      	mov	r2, r8
 800a0fa:	189b      	adds	r3, r3, r2
 800a0fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0fe:	464b      	mov	r3, r9
 800a100:	460a      	mov	r2, r1
 800a102:	eb42 0303 	adc.w	r3, r2, r3
 800a106:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	663b      	str	r3, [r7, #96]	@ 0x60
 800a112:	667a      	str	r2, [r7, #100]	@ 0x64
 800a114:	f04f 0200 	mov.w	r2, #0
 800a118:	f04f 0300 	mov.w	r3, #0
 800a11c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a120:	4649      	mov	r1, r9
 800a122:	008b      	lsls	r3, r1, #2
 800a124:	4641      	mov	r1, r8
 800a126:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a12a:	4641      	mov	r1, r8
 800a12c:	008a      	lsls	r2, r1, #2
 800a12e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a132:	f7f6 fd59 	bl	8000be8 <__aeabi_uldivmod>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	4b0d      	ldr	r3, [pc, #52]	@ (800a170 <UART_SetConfig+0x4e4>)
 800a13c:	fba3 1302 	umull	r1, r3, r3, r2
 800a140:	095b      	lsrs	r3, r3, #5
 800a142:	2164      	movs	r1, #100	@ 0x64
 800a144:	fb01 f303 	mul.w	r3, r1, r3
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	011b      	lsls	r3, r3, #4
 800a14c:	3332      	adds	r3, #50	@ 0x32
 800a14e:	4a08      	ldr	r2, [pc, #32]	@ (800a170 <UART_SetConfig+0x4e4>)
 800a150:	fba2 2303 	umull	r2, r3, r2, r3
 800a154:	095b      	lsrs	r3, r3, #5
 800a156:	f003 020f 	and.w	r2, r3, #15
 800a15a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4422      	add	r2, r4
 800a162:	609a      	str	r2, [r3, #8]
}
 800a164:	bf00      	nop
 800a166:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a16a:	46bd      	mov	sp, r7
 800a16c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a170:	51eb851f 	.word	0x51eb851f

0800a174 <__cvt>:
 800a174:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a178:	ec57 6b10 	vmov	r6, r7, d0
 800a17c:	2f00      	cmp	r7, #0
 800a17e:	460c      	mov	r4, r1
 800a180:	4619      	mov	r1, r3
 800a182:	463b      	mov	r3, r7
 800a184:	bfbb      	ittet	lt
 800a186:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a18a:	461f      	movlt	r7, r3
 800a18c:	2300      	movge	r3, #0
 800a18e:	232d      	movlt	r3, #45	@ 0x2d
 800a190:	700b      	strb	r3, [r1, #0]
 800a192:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a194:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a198:	4691      	mov	r9, r2
 800a19a:	f023 0820 	bic.w	r8, r3, #32
 800a19e:	bfbc      	itt	lt
 800a1a0:	4632      	movlt	r2, r6
 800a1a2:	4616      	movlt	r6, r2
 800a1a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a1a8:	d005      	beq.n	800a1b6 <__cvt+0x42>
 800a1aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a1ae:	d100      	bne.n	800a1b2 <__cvt+0x3e>
 800a1b0:	3401      	adds	r4, #1
 800a1b2:	2102      	movs	r1, #2
 800a1b4:	e000      	b.n	800a1b8 <__cvt+0x44>
 800a1b6:	2103      	movs	r1, #3
 800a1b8:	ab03      	add	r3, sp, #12
 800a1ba:	9301      	str	r3, [sp, #4]
 800a1bc:	ab02      	add	r3, sp, #8
 800a1be:	9300      	str	r3, [sp, #0]
 800a1c0:	ec47 6b10 	vmov	d0, r6, r7
 800a1c4:	4653      	mov	r3, sl
 800a1c6:	4622      	mov	r2, r4
 800a1c8:	f000 ffaa 	bl	800b120 <_dtoa_r>
 800a1cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a1d0:	4605      	mov	r5, r0
 800a1d2:	d119      	bne.n	800a208 <__cvt+0x94>
 800a1d4:	f019 0f01 	tst.w	r9, #1
 800a1d8:	d00e      	beq.n	800a1f8 <__cvt+0x84>
 800a1da:	eb00 0904 	add.w	r9, r0, r4
 800a1de:	2200      	movs	r2, #0
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	4639      	mov	r1, r7
 800a1e6:	f7f6 fc8f 	bl	8000b08 <__aeabi_dcmpeq>
 800a1ea:	b108      	cbz	r0, 800a1f0 <__cvt+0x7c>
 800a1ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800a1f0:	2230      	movs	r2, #48	@ 0x30
 800a1f2:	9b03      	ldr	r3, [sp, #12]
 800a1f4:	454b      	cmp	r3, r9
 800a1f6:	d31e      	bcc.n	800a236 <__cvt+0xc2>
 800a1f8:	9b03      	ldr	r3, [sp, #12]
 800a1fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1fc:	1b5b      	subs	r3, r3, r5
 800a1fe:	4628      	mov	r0, r5
 800a200:	6013      	str	r3, [r2, #0]
 800a202:	b004      	add	sp, #16
 800a204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a208:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a20c:	eb00 0904 	add.w	r9, r0, r4
 800a210:	d1e5      	bne.n	800a1de <__cvt+0x6a>
 800a212:	7803      	ldrb	r3, [r0, #0]
 800a214:	2b30      	cmp	r3, #48	@ 0x30
 800a216:	d10a      	bne.n	800a22e <__cvt+0xba>
 800a218:	2200      	movs	r2, #0
 800a21a:	2300      	movs	r3, #0
 800a21c:	4630      	mov	r0, r6
 800a21e:	4639      	mov	r1, r7
 800a220:	f7f6 fc72 	bl	8000b08 <__aeabi_dcmpeq>
 800a224:	b918      	cbnz	r0, 800a22e <__cvt+0xba>
 800a226:	f1c4 0401 	rsb	r4, r4, #1
 800a22a:	f8ca 4000 	str.w	r4, [sl]
 800a22e:	f8da 3000 	ldr.w	r3, [sl]
 800a232:	4499      	add	r9, r3
 800a234:	e7d3      	b.n	800a1de <__cvt+0x6a>
 800a236:	1c59      	adds	r1, r3, #1
 800a238:	9103      	str	r1, [sp, #12]
 800a23a:	701a      	strb	r2, [r3, #0]
 800a23c:	e7d9      	b.n	800a1f2 <__cvt+0x7e>

0800a23e <__exponent>:
 800a23e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a240:	2900      	cmp	r1, #0
 800a242:	bfba      	itte	lt
 800a244:	4249      	neglt	r1, r1
 800a246:	232d      	movlt	r3, #45	@ 0x2d
 800a248:	232b      	movge	r3, #43	@ 0x2b
 800a24a:	2909      	cmp	r1, #9
 800a24c:	7002      	strb	r2, [r0, #0]
 800a24e:	7043      	strb	r3, [r0, #1]
 800a250:	dd29      	ble.n	800a2a6 <__exponent+0x68>
 800a252:	f10d 0307 	add.w	r3, sp, #7
 800a256:	461d      	mov	r5, r3
 800a258:	270a      	movs	r7, #10
 800a25a:	461a      	mov	r2, r3
 800a25c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a260:	fb07 1416 	mls	r4, r7, r6, r1
 800a264:	3430      	adds	r4, #48	@ 0x30
 800a266:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a26a:	460c      	mov	r4, r1
 800a26c:	2c63      	cmp	r4, #99	@ 0x63
 800a26e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a272:	4631      	mov	r1, r6
 800a274:	dcf1      	bgt.n	800a25a <__exponent+0x1c>
 800a276:	3130      	adds	r1, #48	@ 0x30
 800a278:	1e94      	subs	r4, r2, #2
 800a27a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a27e:	1c41      	adds	r1, r0, #1
 800a280:	4623      	mov	r3, r4
 800a282:	42ab      	cmp	r3, r5
 800a284:	d30a      	bcc.n	800a29c <__exponent+0x5e>
 800a286:	f10d 0309 	add.w	r3, sp, #9
 800a28a:	1a9b      	subs	r3, r3, r2
 800a28c:	42ac      	cmp	r4, r5
 800a28e:	bf88      	it	hi
 800a290:	2300      	movhi	r3, #0
 800a292:	3302      	adds	r3, #2
 800a294:	4403      	add	r3, r0
 800a296:	1a18      	subs	r0, r3, r0
 800a298:	b003      	add	sp, #12
 800a29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a29c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a2a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a2a4:	e7ed      	b.n	800a282 <__exponent+0x44>
 800a2a6:	2330      	movs	r3, #48	@ 0x30
 800a2a8:	3130      	adds	r1, #48	@ 0x30
 800a2aa:	7083      	strb	r3, [r0, #2]
 800a2ac:	70c1      	strb	r1, [r0, #3]
 800a2ae:	1d03      	adds	r3, r0, #4
 800a2b0:	e7f1      	b.n	800a296 <__exponent+0x58>
	...

0800a2b4 <_printf_float>:
 800a2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b8:	b08d      	sub	sp, #52	@ 0x34
 800a2ba:	460c      	mov	r4, r1
 800a2bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a2c0:	4616      	mov	r6, r2
 800a2c2:	461f      	mov	r7, r3
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	f000 fe1d 	bl	800af04 <_localeconv_r>
 800a2ca:	6803      	ldr	r3, [r0, #0]
 800a2cc:	9304      	str	r3, [sp, #16]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7f5 ffee 	bl	80002b0 <strlen>
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2d8:	f8d8 3000 	ldr.w	r3, [r8]
 800a2dc:	9005      	str	r0, [sp, #20]
 800a2de:	3307      	adds	r3, #7
 800a2e0:	f023 0307 	bic.w	r3, r3, #7
 800a2e4:	f103 0208 	add.w	r2, r3, #8
 800a2e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a2ec:	f8d4 b000 	ldr.w	fp, [r4]
 800a2f0:	f8c8 2000 	str.w	r2, [r8]
 800a2f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a2fc:	9307      	str	r3, [sp, #28]
 800a2fe:	f8cd 8018 	str.w	r8, [sp, #24]
 800a302:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a306:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a30a:	4b9c      	ldr	r3, [pc, #624]	@ (800a57c <_printf_float+0x2c8>)
 800a30c:	f04f 32ff 	mov.w	r2, #4294967295
 800a310:	f7f6 fc2c 	bl	8000b6c <__aeabi_dcmpun>
 800a314:	bb70      	cbnz	r0, 800a374 <_printf_float+0xc0>
 800a316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a31a:	4b98      	ldr	r3, [pc, #608]	@ (800a57c <_printf_float+0x2c8>)
 800a31c:	f04f 32ff 	mov.w	r2, #4294967295
 800a320:	f7f6 fc06 	bl	8000b30 <__aeabi_dcmple>
 800a324:	bb30      	cbnz	r0, 800a374 <_printf_float+0xc0>
 800a326:	2200      	movs	r2, #0
 800a328:	2300      	movs	r3, #0
 800a32a:	4640      	mov	r0, r8
 800a32c:	4649      	mov	r1, r9
 800a32e:	f7f6 fbf5 	bl	8000b1c <__aeabi_dcmplt>
 800a332:	b110      	cbz	r0, 800a33a <_printf_float+0x86>
 800a334:	232d      	movs	r3, #45	@ 0x2d
 800a336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a33a:	4a91      	ldr	r2, [pc, #580]	@ (800a580 <_printf_float+0x2cc>)
 800a33c:	4b91      	ldr	r3, [pc, #580]	@ (800a584 <_printf_float+0x2d0>)
 800a33e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a342:	bf8c      	ite	hi
 800a344:	4690      	movhi	r8, r2
 800a346:	4698      	movls	r8, r3
 800a348:	2303      	movs	r3, #3
 800a34a:	6123      	str	r3, [r4, #16]
 800a34c:	f02b 0304 	bic.w	r3, fp, #4
 800a350:	6023      	str	r3, [r4, #0]
 800a352:	f04f 0900 	mov.w	r9, #0
 800a356:	9700      	str	r7, [sp, #0]
 800a358:	4633      	mov	r3, r6
 800a35a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a35c:	4621      	mov	r1, r4
 800a35e:	4628      	mov	r0, r5
 800a360:	f000 f9d2 	bl	800a708 <_printf_common>
 800a364:	3001      	adds	r0, #1
 800a366:	f040 808d 	bne.w	800a484 <_printf_float+0x1d0>
 800a36a:	f04f 30ff 	mov.w	r0, #4294967295
 800a36e:	b00d      	add	sp, #52	@ 0x34
 800a370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a374:	4642      	mov	r2, r8
 800a376:	464b      	mov	r3, r9
 800a378:	4640      	mov	r0, r8
 800a37a:	4649      	mov	r1, r9
 800a37c:	f7f6 fbf6 	bl	8000b6c <__aeabi_dcmpun>
 800a380:	b140      	cbz	r0, 800a394 <_printf_float+0xe0>
 800a382:	464b      	mov	r3, r9
 800a384:	2b00      	cmp	r3, #0
 800a386:	bfbc      	itt	lt
 800a388:	232d      	movlt	r3, #45	@ 0x2d
 800a38a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a38e:	4a7e      	ldr	r2, [pc, #504]	@ (800a588 <_printf_float+0x2d4>)
 800a390:	4b7e      	ldr	r3, [pc, #504]	@ (800a58c <_printf_float+0x2d8>)
 800a392:	e7d4      	b.n	800a33e <_printf_float+0x8a>
 800a394:	6863      	ldr	r3, [r4, #4]
 800a396:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a39a:	9206      	str	r2, [sp, #24]
 800a39c:	1c5a      	adds	r2, r3, #1
 800a39e:	d13b      	bne.n	800a418 <_printf_float+0x164>
 800a3a0:	2306      	movs	r3, #6
 800a3a2:	6063      	str	r3, [r4, #4]
 800a3a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6022      	str	r2, [r4, #0]
 800a3ac:	9303      	str	r3, [sp, #12]
 800a3ae:	ab0a      	add	r3, sp, #40	@ 0x28
 800a3b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a3b4:	ab09      	add	r3, sp, #36	@ 0x24
 800a3b6:	9300      	str	r3, [sp, #0]
 800a3b8:	6861      	ldr	r1, [r4, #4]
 800a3ba:	ec49 8b10 	vmov	d0, r8, r9
 800a3be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	f7ff fed6 	bl	800a174 <__cvt>
 800a3c8:	9b06      	ldr	r3, [sp, #24]
 800a3ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3cc:	2b47      	cmp	r3, #71	@ 0x47
 800a3ce:	4680      	mov	r8, r0
 800a3d0:	d129      	bne.n	800a426 <_printf_float+0x172>
 800a3d2:	1cc8      	adds	r0, r1, #3
 800a3d4:	db02      	blt.n	800a3dc <_printf_float+0x128>
 800a3d6:	6863      	ldr	r3, [r4, #4]
 800a3d8:	4299      	cmp	r1, r3
 800a3da:	dd41      	ble.n	800a460 <_printf_float+0x1ac>
 800a3dc:	f1aa 0a02 	sub.w	sl, sl, #2
 800a3e0:	fa5f fa8a 	uxtb.w	sl, sl
 800a3e4:	3901      	subs	r1, #1
 800a3e6:	4652      	mov	r2, sl
 800a3e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a3ec:	9109      	str	r1, [sp, #36]	@ 0x24
 800a3ee:	f7ff ff26 	bl	800a23e <__exponent>
 800a3f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3f4:	1813      	adds	r3, r2, r0
 800a3f6:	2a01      	cmp	r2, #1
 800a3f8:	4681      	mov	r9, r0
 800a3fa:	6123      	str	r3, [r4, #16]
 800a3fc:	dc02      	bgt.n	800a404 <_printf_float+0x150>
 800a3fe:	6822      	ldr	r2, [r4, #0]
 800a400:	07d2      	lsls	r2, r2, #31
 800a402:	d501      	bpl.n	800a408 <_printf_float+0x154>
 800a404:	3301      	adds	r3, #1
 800a406:	6123      	str	r3, [r4, #16]
 800a408:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d0a2      	beq.n	800a356 <_printf_float+0xa2>
 800a410:	232d      	movs	r3, #45	@ 0x2d
 800a412:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a416:	e79e      	b.n	800a356 <_printf_float+0xa2>
 800a418:	9a06      	ldr	r2, [sp, #24]
 800a41a:	2a47      	cmp	r2, #71	@ 0x47
 800a41c:	d1c2      	bne.n	800a3a4 <_printf_float+0xf0>
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d1c0      	bne.n	800a3a4 <_printf_float+0xf0>
 800a422:	2301      	movs	r3, #1
 800a424:	e7bd      	b.n	800a3a2 <_printf_float+0xee>
 800a426:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a42a:	d9db      	bls.n	800a3e4 <_printf_float+0x130>
 800a42c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a430:	d118      	bne.n	800a464 <_printf_float+0x1b0>
 800a432:	2900      	cmp	r1, #0
 800a434:	6863      	ldr	r3, [r4, #4]
 800a436:	dd0b      	ble.n	800a450 <_printf_float+0x19c>
 800a438:	6121      	str	r1, [r4, #16]
 800a43a:	b913      	cbnz	r3, 800a442 <_printf_float+0x18e>
 800a43c:	6822      	ldr	r2, [r4, #0]
 800a43e:	07d0      	lsls	r0, r2, #31
 800a440:	d502      	bpl.n	800a448 <_printf_float+0x194>
 800a442:	3301      	adds	r3, #1
 800a444:	440b      	add	r3, r1
 800a446:	6123      	str	r3, [r4, #16]
 800a448:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a44a:	f04f 0900 	mov.w	r9, #0
 800a44e:	e7db      	b.n	800a408 <_printf_float+0x154>
 800a450:	b913      	cbnz	r3, 800a458 <_printf_float+0x1a4>
 800a452:	6822      	ldr	r2, [r4, #0]
 800a454:	07d2      	lsls	r2, r2, #31
 800a456:	d501      	bpl.n	800a45c <_printf_float+0x1a8>
 800a458:	3302      	adds	r3, #2
 800a45a:	e7f4      	b.n	800a446 <_printf_float+0x192>
 800a45c:	2301      	movs	r3, #1
 800a45e:	e7f2      	b.n	800a446 <_printf_float+0x192>
 800a460:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a466:	4299      	cmp	r1, r3
 800a468:	db05      	blt.n	800a476 <_printf_float+0x1c2>
 800a46a:	6823      	ldr	r3, [r4, #0]
 800a46c:	6121      	str	r1, [r4, #16]
 800a46e:	07d8      	lsls	r0, r3, #31
 800a470:	d5ea      	bpl.n	800a448 <_printf_float+0x194>
 800a472:	1c4b      	adds	r3, r1, #1
 800a474:	e7e7      	b.n	800a446 <_printf_float+0x192>
 800a476:	2900      	cmp	r1, #0
 800a478:	bfd4      	ite	le
 800a47a:	f1c1 0202 	rsble	r2, r1, #2
 800a47e:	2201      	movgt	r2, #1
 800a480:	4413      	add	r3, r2
 800a482:	e7e0      	b.n	800a446 <_printf_float+0x192>
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	055a      	lsls	r2, r3, #21
 800a488:	d407      	bmi.n	800a49a <_printf_float+0x1e6>
 800a48a:	6923      	ldr	r3, [r4, #16]
 800a48c:	4642      	mov	r2, r8
 800a48e:	4631      	mov	r1, r6
 800a490:	4628      	mov	r0, r5
 800a492:	47b8      	blx	r7
 800a494:	3001      	adds	r0, #1
 800a496:	d12b      	bne.n	800a4f0 <_printf_float+0x23c>
 800a498:	e767      	b.n	800a36a <_printf_float+0xb6>
 800a49a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a49e:	f240 80dd 	bls.w	800a65c <_printf_float+0x3a8>
 800a4a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	f7f6 fb2d 	bl	8000b08 <__aeabi_dcmpeq>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	d033      	beq.n	800a51a <_printf_float+0x266>
 800a4b2:	4a37      	ldr	r2, [pc, #220]	@ (800a590 <_printf_float+0x2dc>)
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	4631      	mov	r1, r6
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	47b8      	blx	r7
 800a4bc:	3001      	adds	r0, #1
 800a4be:	f43f af54 	beq.w	800a36a <_printf_float+0xb6>
 800a4c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a4c6:	4543      	cmp	r3, r8
 800a4c8:	db02      	blt.n	800a4d0 <_printf_float+0x21c>
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	07d8      	lsls	r0, r3, #31
 800a4ce:	d50f      	bpl.n	800a4f0 <_printf_float+0x23c>
 800a4d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4d4:	4631      	mov	r1, r6
 800a4d6:	4628      	mov	r0, r5
 800a4d8:	47b8      	blx	r7
 800a4da:	3001      	adds	r0, #1
 800a4dc:	f43f af45 	beq.w	800a36a <_printf_float+0xb6>
 800a4e0:	f04f 0900 	mov.w	r9, #0
 800a4e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800a4e8:	f104 0a1a 	add.w	sl, r4, #26
 800a4ec:	45c8      	cmp	r8, r9
 800a4ee:	dc09      	bgt.n	800a504 <_printf_float+0x250>
 800a4f0:	6823      	ldr	r3, [r4, #0]
 800a4f2:	079b      	lsls	r3, r3, #30
 800a4f4:	f100 8103 	bmi.w	800a6fe <_printf_float+0x44a>
 800a4f8:	68e0      	ldr	r0, [r4, #12]
 800a4fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4fc:	4298      	cmp	r0, r3
 800a4fe:	bfb8      	it	lt
 800a500:	4618      	movlt	r0, r3
 800a502:	e734      	b.n	800a36e <_printf_float+0xba>
 800a504:	2301      	movs	r3, #1
 800a506:	4652      	mov	r2, sl
 800a508:	4631      	mov	r1, r6
 800a50a:	4628      	mov	r0, r5
 800a50c:	47b8      	blx	r7
 800a50e:	3001      	adds	r0, #1
 800a510:	f43f af2b 	beq.w	800a36a <_printf_float+0xb6>
 800a514:	f109 0901 	add.w	r9, r9, #1
 800a518:	e7e8      	b.n	800a4ec <_printf_float+0x238>
 800a51a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	dc39      	bgt.n	800a594 <_printf_float+0x2e0>
 800a520:	4a1b      	ldr	r2, [pc, #108]	@ (800a590 <_printf_float+0x2dc>)
 800a522:	2301      	movs	r3, #1
 800a524:	4631      	mov	r1, r6
 800a526:	4628      	mov	r0, r5
 800a528:	47b8      	blx	r7
 800a52a:	3001      	adds	r0, #1
 800a52c:	f43f af1d 	beq.w	800a36a <_printf_float+0xb6>
 800a530:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a534:	ea59 0303 	orrs.w	r3, r9, r3
 800a538:	d102      	bne.n	800a540 <_printf_float+0x28c>
 800a53a:	6823      	ldr	r3, [r4, #0]
 800a53c:	07d9      	lsls	r1, r3, #31
 800a53e:	d5d7      	bpl.n	800a4f0 <_printf_float+0x23c>
 800a540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a544:	4631      	mov	r1, r6
 800a546:	4628      	mov	r0, r5
 800a548:	47b8      	blx	r7
 800a54a:	3001      	adds	r0, #1
 800a54c:	f43f af0d 	beq.w	800a36a <_printf_float+0xb6>
 800a550:	f04f 0a00 	mov.w	sl, #0
 800a554:	f104 0b1a 	add.w	fp, r4, #26
 800a558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a55a:	425b      	negs	r3, r3
 800a55c:	4553      	cmp	r3, sl
 800a55e:	dc01      	bgt.n	800a564 <_printf_float+0x2b0>
 800a560:	464b      	mov	r3, r9
 800a562:	e793      	b.n	800a48c <_printf_float+0x1d8>
 800a564:	2301      	movs	r3, #1
 800a566:	465a      	mov	r2, fp
 800a568:	4631      	mov	r1, r6
 800a56a:	4628      	mov	r0, r5
 800a56c:	47b8      	blx	r7
 800a56e:	3001      	adds	r0, #1
 800a570:	f43f aefb 	beq.w	800a36a <_printf_float+0xb6>
 800a574:	f10a 0a01 	add.w	sl, sl, #1
 800a578:	e7ee      	b.n	800a558 <_printf_float+0x2a4>
 800a57a:	bf00      	nop
 800a57c:	7fefffff 	.word	0x7fefffff
 800a580:	0800d2d4 	.word	0x0800d2d4
 800a584:	0800d2d0 	.word	0x0800d2d0
 800a588:	0800d2dc 	.word	0x0800d2dc
 800a58c:	0800d2d8 	.word	0x0800d2d8
 800a590:	0800d2e0 	.word	0x0800d2e0
 800a594:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a596:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a59a:	4553      	cmp	r3, sl
 800a59c:	bfa8      	it	ge
 800a59e:	4653      	movge	r3, sl
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	4699      	mov	r9, r3
 800a5a4:	dc36      	bgt.n	800a614 <_printf_float+0x360>
 800a5a6:	f04f 0b00 	mov.w	fp, #0
 800a5aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5ae:	f104 021a 	add.w	r2, r4, #26
 800a5b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5b4:	9306      	str	r3, [sp, #24]
 800a5b6:	eba3 0309 	sub.w	r3, r3, r9
 800a5ba:	455b      	cmp	r3, fp
 800a5bc:	dc31      	bgt.n	800a622 <_printf_float+0x36e>
 800a5be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5c0:	459a      	cmp	sl, r3
 800a5c2:	dc3a      	bgt.n	800a63a <_printf_float+0x386>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	07da      	lsls	r2, r3, #31
 800a5c8:	d437      	bmi.n	800a63a <_printf_float+0x386>
 800a5ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5cc:	ebaa 0903 	sub.w	r9, sl, r3
 800a5d0:	9b06      	ldr	r3, [sp, #24]
 800a5d2:	ebaa 0303 	sub.w	r3, sl, r3
 800a5d6:	4599      	cmp	r9, r3
 800a5d8:	bfa8      	it	ge
 800a5da:	4699      	movge	r9, r3
 800a5dc:	f1b9 0f00 	cmp.w	r9, #0
 800a5e0:	dc33      	bgt.n	800a64a <_printf_float+0x396>
 800a5e2:	f04f 0800 	mov.w	r8, #0
 800a5e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5ea:	f104 0b1a 	add.w	fp, r4, #26
 800a5ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a5f4:	eba3 0309 	sub.w	r3, r3, r9
 800a5f8:	4543      	cmp	r3, r8
 800a5fa:	f77f af79 	ble.w	800a4f0 <_printf_float+0x23c>
 800a5fe:	2301      	movs	r3, #1
 800a600:	465a      	mov	r2, fp
 800a602:	4631      	mov	r1, r6
 800a604:	4628      	mov	r0, r5
 800a606:	47b8      	blx	r7
 800a608:	3001      	adds	r0, #1
 800a60a:	f43f aeae 	beq.w	800a36a <_printf_float+0xb6>
 800a60e:	f108 0801 	add.w	r8, r8, #1
 800a612:	e7ec      	b.n	800a5ee <_printf_float+0x33a>
 800a614:	4642      	mov	r2, r8
 800a616:	4631      	mov	r1, r6
 800a618:	4628      	mov	r0, r5
 800a61a:	47b8      	blx	r7
 800a61c:	3001      	adds	r0, #1
 800a61e:	d1c2      	bne.n	800a5a6 <_printf_float+0x2f2>
 800a620:	e6a3      	b.n	800a36a <_printf_float+0xb6>
 800a622:	2301      	movs	r3, #1
 800a624:	4631      	mov	r1, r6
 800a626:	4628      	mov	r0, r5
 800a628:	9206      	str	r2, [sp, #24]
 800a62a:	47b8      	blx	r7
 800a62c:	3001      	adds	r0, #1
 800a62e:	f43f ae9c 	beq.w	800a36a <_printf_float+0xb6>
 800a632:	9a06      	ldr	r2, [sp, #24]
 800a634:	f10b 0b01 	add.w	fp, fp, #1
 800a638:	e7bb      	b.n	800a5b2 <_printf_float+0x2fe>
 800a63a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a63e:	4631      	mov	r1, r6
 800a640:	4628      	mov	r0, r5
 800a642:	47b8      	blx	r7
 800a644:	3001      	adds	r0, #1
 800a646:	d1c0      	bne.n	800a5ca <_printf_float+0x316>
 800a648:	e68f      	b.n	800a36a <_printf_float+0xb6>
 800a64a:	9a06      	ldr	r2, [sp, #24]
 800a64c:	464b      	mov	r3, r9
 800a64e:	4442      	add	r2, r8
 800a650:	4631      	mov	r1, r6
 800a652:	4628      	mov	r0, r5
 800a654:	47b8      	blx	r7
 800a656:	3001      	adds	r0, #1
 800a658:	d1c3      	bne.n	800a5e2 <_printf_float+0x32e>
 800a65a:	e686      	b.n	800a36a <_printf_float+0xb6>
 800a65c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a660:	f1ba 0f01 	cmp.w	sl, #1
 800a664:	dc01      	bgt.n	800a66a <_printf_float+0x3b6>
 800a666:	07db      	lsls	r3, r3, #31
 800a668:	d536      	bpl.n	800a6d8 <_printf_float+0x424>
 800a66a:	2301      	movs	r3, #1
 800a66c:	4642      	mov	r2, r8
 800a66e:	4631      	mov	r1, r6
 800a670:	4628      	mov	r0, r5
 800a672:	47b8      	blx	r7
 800a674:	3001      	adds	r0, #1
 800a676:	f43f ae78 	beq.w	800a36a <_printf_float+0xb6>
 800a67a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a67e:	4631      	mov	r1, r6
 800a680:	4628      	mov	r0, r5
 800a682:	47b8      	blx	r7
 800a684:	3001      	adds	r0, #1
 800a686:	f43f ae70 	beq.w	800a36a <_printf_float+0xb6>
 800a68a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a68e:	2200      	movs	r2, #0
 800a690:	2300      	movs	r3, #0
 800a692:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a696:	f7f6 fa37 	bl	8000b08 <__aeabi_dcmpeq>
 800a69a:	b9c0      	cbnz	r0, 800a6ce <_printf_float+0x41a>
 800a69c:	4653      	mov	r3, sl
 800a69e:	f108 0201 	add.w	r2, r8, #1
 800a6a2:	4631      	mov	r1, r6
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	47b8      	blx	r7
 800a6a8:	3001      	adds	r0, #1
 800a6aa:	d10c      	bne.n	800a6c6 <_printf_float+0x412>
 800a6ac:	e65d      	b.n	800a36a <_printf_float+0xb6>
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	465a      	mov	r2, fp
 800a6b2:	4631      	mov	r1, r6
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	47b8      	blx	r7
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	f43f ae56 	beq.w	800a36a <_printf_float+0xb6>
 800a6be:	f108 0801 	add.w	r8, r8, #1
 800a6c2:	45d0      	cmp	r8, sl
 800a6c4:	dbf3      	blt.n	800a6ae <_printf_float+0x3fa>
 800a6c6:	464b      	mov	r3, r9
 800a6c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a6cc:	e6df      	b.n	800a48e <_printf_float+0x1da>
 800a6ce:	f04f 0800 	mov.w	r8, #0
 800a6d2:	f104 0b1a 	add.w	fp, r4, #26
 800a6d6:	e7f4      	b.n	800a6c2 <_printf_float+0x40e>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	4642      	mov	r2, r8
 800a6dc:	e7e1      	b.n	800a6a2 <_printf_float+0x3ee>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	464a      	mov	r2, r9
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	47b8      	blx	r7
 800a6e8:	3001      	adds	r0, #1
 800a6ea:	f43f ae3e 	beq.w	800a36a <_printf_float+0xb6>
 800a6ee:	f108 0801 	add.w	r8, r8, #1
 800a6f2:	68e3      	ldr	r3, [r4, #12]
 800a6f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a6f6:	1a5b      	subs	r3, r3, r1
 800a6f8:	4543      	cmp	r3, r8
 800a6fa:	dcf0      	bgt.n	800a6de <_printf_float+0x42a>
 800a6fc:	e6fc      	b.n	800a4f8 <_printf_float+0x244>
 800a6fe:	f04f 0800 	mov.w	r8, #0
 800a702:	f104 0919 	add.w	r9, r4, #25
 800a706:	e7f4      	b.n	800a6f2 <_printf_float+0x43e>

0800a708 <_printf_common>:
 800a708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a70c:	4616      	mov	r6, r2
 800a70e:	4698      	mov	r8, r3
 800a710:	688a      	ldr	r2, [r1, #8]
 800a712:	690b      	ldr	r3, [r1, #16]
 800a714:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a718:	4293      	cmp	r3, r2
 800a71a:	bfb8      	it	lt
 800a71c:	4613      	movlt	r3, r2
 800a71e:	6033      	str	r3, [r6, #0]
 800a720:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a724:	4607      	mov	r7, r0
 800a726:	460c      	mov	r4, r1
 800a728:	b10a      	cbz	r2, 800a72e <_printf_common+0x26>
 800a72a:	3301      	adds	r3, #1
 800a72c:	6033      	str	r3, [r6, #0]
 800a72e:	6823      	ldr	r3, [r4, #0]
 800a730:	0699      	lsls	r1, r3, #26
 800a732:	bf42      	ittt	mi
 800a734:	6833      	ldrmi	r3, [r6, #0]
 800a736:	3302      	addmi	r3, #2
 800a738:	6033      	strmi	r3, [r6, #0]
 800a73a:	6825      	ldr	r5, [r4, #0]
 800a73c:	f015 0506 	ands.w	r5, r5, #6
 800a740:	d106      	bne.n	800a750 <_printf_common+0x48>
 800a742:	f104 0a19 	add.w	sl, r4, #25
 800a746:	68e3      	ldr	r3, [r4, #12]
 800a748:	6832      	ldr	r2, [r6, #0]
 800a74a:	1a9b      	subs	r3, r3, r2
 800a74c:	42ab      	cmp	r3, r5
 800a74e:	dc26      	bgt.n	800a79e <_printf_common+0x96>
 800a750:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a754:	6822      	ldr	r2, [r4, #0]
 800a756:	3b00      	subs	r3, #0
 800a758:	bf18      	it	ne
 800a75a:	2301      	movne	r3, #1
 800a75c:	0692      	lsls	r2, r2, #26
 800a75e:	d42b      	bmi.n	800a7b8 <_printf_common+0xb0>
 800a760:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a764:	4641      	mov	r1, r8
 800a766:	4638      	mov	r0, r7
 800a768:	47c8      	blx	r9
 800a76a:	3001      	adds	r0, #1
 800a76c:	d01e      	beq.n	800a7ac <_printf_common+0xa4>
 800a76e:	6823      	ldr	r3, [r4, #0]
 800a770:	6922      	ldr	r2, [r4, #16]
 800a772:	f003 0306 	and.w	r3, r3, #6
 800a776:	2b04      	cmp	r3, #4
 800a778:	bf02      	ittt	eq
 800a77a:	68e5      	ldreq	r5, [r4, #12]
 800a77c:	6833      	ldreq	r3, [r6, #0]
 800a77e:	1aed      	subeq	r5, r5, r3
 800a780:	68a3      	ldr	r3, [r4, #8]
 800a782:	bf0c      	ite	eq
 800a784:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a788:	2500      	movne	r5, #0
 800a78a:	4293      	cmp	r3, r2
 800a78c:	bfc4      	itt	gt
 800a78e:	1a9b      	subgt	r3, r3, r2
 800a790:	18ed      	addgt	r5, r5, r3
 800a792:	2600      	movs	r6, #0
 800a794:	341a      	adds	r4, #26
 800a796:	42b5      	cmp	r5, r6
 800a798:	d11a      	bne.n	800a7d0 <_printf_common+0xc8>
 800a79a:	2000      	movs	r0, #0
 800a79c:	e008      	b.n	800a7b0 <_printf_common+0xa8>
 800a79e:	2301      	movs	r3, #1
 800a7a0:	4652      	mov	r2, sl
 800a7a2:	4641      	mov	r1, r8
 800a7a4:	4638      	mov	r0, r7
 800a7a6:	47c8      	blx	r9
 800a7a8:	3001      	adds	r0, #1
 800a7aa:	d103      	bne.n	800a7b4 <_printf_common+0xac>
 800a7ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7b4:	3501      	adds	r5, #1
 800a7b6:	e7c6      	b.n	800a746 <_printf_common+0x3e>
 800a7b8:	18e1      	adds	r1, r4, r3
 800a7ba:	1c5a      	adds	r2, r3, #1
 800a7bc:	2030      	movs	r0, #48	@ 0x30
 800a7be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7c2:	4422      	add	r2, r4
 800a7c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7cc:	3302      	adds	r3, #2
 800a7ce:	e7c7      	b.n	800a760 <_printf_common+0x58>
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	4622      	mov	r2, r4
 800a7d4:	4641      	mov	r1, r8
 800a7d6:	4638      	mov	r0, r7
 800a7d8:	47c8      	blx	r9
 800a7da:	3001      	adds	r0, #1
 800a7dc:	d0e6      	beq.n	800a7ac <_printf_common+0xa4>
 800a7de:	3601      	adds	r6, #1
 800a7e0:	e7d9      	b.n	800a796 <_printf_common+0x8e>
	...

0800a7e4 <_printf_i>:
 800a7e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e8:	7e0f      	ldrb	r7, [r1, #24]
 800a7ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a7ec:	2f78      	cmp	r7, #120	@ 0x78
 800a7ee:	4691      	mov	r9, r2
 800a7f0:	4680      	mov	r8, r0
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	469a      	mov	sl, r3
 800a7f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7fa:	d807      	bhi.n	800a80c <_printf_i+0x28>
 800a7fc:	2f62      	cmp	r7, #98	@ 0x62
 800a7fe:	d80a      	bhi.n	800a816 <_printf_i+0x32>
 800a800:	2f00      	cmp	r7, #0
 800a802:	f000 80d1 	beq.w	800a9a8 <_printf_i+0x1c4>
 800a806:	2f58      	cmp	r7, #88	@ 0x58
 800a808:	f000 80b8 	beq.w	800a97c <_printf_i+0x198>
 800a80c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a810:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a814:	e03a      	b.n	800a88c <_printf_i+0xa8>
 800a816:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a81a:	2b15      	cmp	r3, #21
 800a81c:	d8f6      	bhi.n	800a80c <_printf_i+0x28>
 800a81e:	a101      	add	r1, pc, #4	@ (adr r1, 800a824 <_printf_i+0x40>)
 800a820:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a824:	0800a87d 	.word	0x0800a87d
 800a828:	0800a891 	.word	0x0800a891
 800a82c:	0800a80d 	.word	0x0800a80d
 800a830:	0800a80d 	.word	0x0800a80d
 800a834:	0800a80d 	.word	0x0800a80d
 800a838:	0800a80d 	.word	0x0800a80d
 800a83c:	0800a891 	.word	0x0800a891
 800a840:	0800a80d 	.word	0x0800a80d
 800a844:	0800a80d 	.word	0x0800a80d
 800a848:	0800a80d 	.word	0x0800a80d
 800a84c:	0800a80d 	.word	0x0800a80d
 800a850:	0800a98f 	.word	0x0800a98f
 800a854:	0800a8bb 	.word	0x0800a8bb
 800a858:	0800a949 	.word	0x0800a949
 800a85c:	0800a80d 	.word	0x0800a80d
 800a860:	0800a80d 	.word	0x0800a80d
 800a864:	0800a9b1 	.word	0x0800a9b1
 800a868:	0800a80d 	.word	0x0800a80d
 800a86c:	0800a8bb 	.word	0x0800a8bb
 800a870:	0800a80d 	.word	0x0800a80d
 800a874:	0800a80d 	.word	0x0800a80d
 800a878:	0800a951 	.word	0x0800a951
 800a87c:	6833      	ldr	r3, [r6, #0]
 800a87e:	1d1a      	adds	r2, r3, #4
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	6032      	str	r2, [r6, #0]
 800a884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a88c:	2301      	movs	r3, #1
 800a88e:	e09c      	b.n	800a9ca <_printf_i+0x1e6>
 800a890:	6833      	ldr	r3, [r6, #0]
 800a892:	6820      	ldr	r0, [r4, #0]
 800a894:	1d19      	adds	r1, r3, #4
 800a896:	6031      	str	r1, [r6, #0]
 800a898:	0606      	lsls	r6, r0, #24
 800a89a:	d501      	bpl.n	800a8a0 <_printf_i+0xbc>
 800a89c:	681d      	ldr	r5, [r3, #0]
 800a89e:	e003      	b.n	800a8a8 <_printf_i+0xc4>
 800a8a0:	0645      	lsls	r5, r0, #25
 800a8a2:	d5fb      	bpl.n	800a89c <_printf_i+0xb8>
 800a8a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8a8:	2d00      	cmp	r5, #0
 800a8aa:	da03      	bge.n	800a8b4 <_printf_i+0xd0>
 800a8ac:	232d      	movs	r3, #45	@ 0x2d
 800a8ae:	426d      	negs	r5, r5
 800a8b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8b4:	4858      	ldr	r0, [pc, #352]	@ (800aa18 <_printf_i+0x234>)
 800a8b6:	230a      	movs	r3, #10
 800a8b8:	e011      	b.n	800a8de <_printf_i+0xfa>
 800a8ba:	6821      	ldr	r1, [r4, #0]
 800a8bc:	6833      	ldr	r3, [r6, #0]
 800a8be:	0608      	lsls	r0, r1, #24
 800a8c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8c4:	d402      	bmi.n	800a8cc <_printf_i+0xe8>
 800a8c6:	0649      	lsls	r1, r1, #25
 800a8c8:	bf48      	it	mi
 800a8ca:	b2ad      	uxthmi	r5, r5
 800a8cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8ce:	4852      	ldr	r0, [pc, #328]	@ (800aa18 <_printf_i+0x234>)
 800a8d0:	6033      	str	r3, [r6, #0]
 800a8d2:	bf14      	ite	ne
 800a8d4:	230a      	movne	r3, #10
 800a8d6:	2308      	moveq	r3, #8
 800a8d8:	2100      	movs	r1, #0
 800a8da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8de:	6866      	ldr	r6, [r4, #4]
 800a8e0:	60a6      	str	r6, [r4, #8]
 800a8e2:	2e00      	cmp	r6, #0
 800a8e4:	db05      	blt.n	800a8f2 <_printf_i+0x10e>
 800a8e6:	6821      	ldr	r1, [r4, #0]
 800a8e8:	432e      	orrs	r6, r5
 800a8ea:	f021 0104 	bic.w	r1, r1, #4
 800a8ee:	6021      	str	r1, [r4, #0]
 800a8f0:	d04b      	beq.n	800a98a <_printf_i+0x1a6>
 800a8f2:	4616      	mov	r6, r2
 800a8f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8f8:	fb03 5711 	mls	r7, r3, r1, r5
 800a8fc:	5dc7      	ldrb	r7, [r0, r7]
 800a8fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a902:	462f      	mov	r7, r5
 800a904:	42bb      	cmp	r3, r7
 800a906:	460d      	mov	r5, r1
 800a908:	d9f4      	bls.n	800a8f4 <_printf_i+0x110>
 800a90a:	2b08      	cmp	r3, #8
 800a90c:	d10b      	bne.n	800a926 <_printf_i+0x142>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	07df      	lsls	r7, r3, #31
 800a912:	d508      	bpl.n	800a926 <_printf_i+0x142>
 800a914:	6923      	ldr	r3, [r4, #16]
 800a916:	6861      	ldr	r1, [r4, #4]
 800a918:	4299      	cmp	r1, r3
 800a91a:	bfde      	ittt	le
 800a91c:	2330      	movle	r3, #48	@ 0x30
 800a91e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a922:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a926:	1b92      	subs	r2, r2, r6
 800a928:	6122      	str	r2, [r4, #16]
 800a92a:	f8cd a000 	str.w	sl, [sp]
 800a92e:	464b      	mov	r3, r9
 800a930:	aa03      	add	r2, sp, #12
 800a932:	4621      	mov	r1, r4
 800a934:	4640      	mov	r0, r8
 800a936:	f7ff fee7 	bl	800a708 <_printf_common>
 800a93a:	3001      	adds	r0, #1
 800a93c:	d14a      	bne.n	800a9d4 <_printf_i+0x1f0>
 800a93e:	f04f 30ff 	mov.w	r0, #4294967295
 800a942:	b004      	add	sp, #16
 800a944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a948:	6823      	ldr	r3, [r4, #0]
 800a94a:	f043 0320 	orr.w	r3, r3, #32
 800a94e:	6023      	str	r3, [r4, #0]
 800a950:	4832      	ldr	r0, [pc, #200]	@ (800aa1c <_printf_i+0x238>)
 800a952:	2778      	movs	r7, #120	@ 0x78
 800a954:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	6831      	ldr	r1, [r6, #0]
 800a95c:	061f      	lsls	r7, r3, #24
 800a95e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a962:	d402      	bmi.n	800a96a <_printf_i+0x186>
 800a964:	065f      	lsls	r7, r3, #25
 800a966:	bf48      	it	mi
 800a968:	b2ad      	uxthmi	r5, r5
 800a96a:	6031      	str	r1, [r6, #0]
 800a96c:	07d9      	lsls	r1, r3, #31
 800a96e:	bf44      	itt	mi
 800a970:	f043 0320 	orrmi.w	r3, r3, #32
 800a974:	6023      	strmi	r3, [r4, #0]
 800a976:	b11d      	cbz	r5, 800a980 <_printf_i+0x19c>
 800a978:	2310      	movs	r3, #16
 800a97a:	e7ad      	b.n	800a8d8 <_printf_i+0xf4>
 800a97c:	4826      	ldr	r0, [pc, #152]	@ (800aa18 <_printf_i+0x234>)
 800a97e:	e7e9      	b.n	800a954 <_printf_i+0x170>
 800a980:	6823      	ldr	r3, [r4, #0]
 800a982:	f023 0320 	bic.w	r3, r3, #32
 800a986:	6023      	str	r3, [r4, #0]
 800a988:	e7f6      	b.n	800a978 <_printf_i+0x194>
 800a98a:	4616      	mov	r6, r2
 800a98c:	e7bd      	b.n	800a90a <_printf_i+0x126>
 800a98e:	6833      	ldr	r3, [r6, #0]
 800a990:	6825      	ldr	r5, [r4, #0]
 800a992:	6961      	ldr	r1, [r4, #20]
 800a994:	1d18      	adds	r0, r3, #4
 800a996:	6030      	str	r0, [r6, #0]
 800a998:	062e      	lsls	r6, r5, #24
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	d501      	bpl.n	800a9a2 <_printf_i+0x1be>
 800a99e:	6019      	str	r1, [r3, #0]
 800a9a0:	e002      	b.n	800a9a8 <_printf_i+0x1c4>
 800a9a2:	0668      	lsls	r0, r5, #25
 800a9a4:	d5fb      	bpl.n	800a99e <_printf_i+0x1ba>
 800a9a6:	8019      	strh	r1, [r3, #0]
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	6123      	str	r3, [r4, #16]
 800a9ac:	4616      	mov	r6, r2
 800a9ae:	e7bc      	b.n	800a92a <_printf_i+0x146>
 800a9b0:	6833      	ldr	r3, [r6, #0]
 800a9b2:	1d1a      	adds	r2, r3, #4
 800a9b4:	6032      	str	r2, [r6, #0]
 800a9b6:	681e      	ldr	r6, [r3, #0]
 800a9b8:	6862      	ldr	r2, [r4, #4]
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	4630      	mov	r0, r6
 800a9be:	f7f5 fc27 	bl	8000210 <memchr>
 800a9c2:	b108      	cbz	r0, 800a9c8 <_printf_i+0x1e4>
 800a9c4:	1b80      	subs	r0, r0, r6
 800a9c6:	6060      	str	r0, [r4, #4]
 800a9c8:	6863      	ldr	r3, [r4, #4]
 800a9ca:	6123      	str	r3, [r4, #16]
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9d2:	e7aa      	b.n	800a92a <_printf_i+0x146>
 800a9d4:	6923      	ldr	r3, [r4, #16]
 800a9d6:	4632      	mov	r2, r6
 800a9d8:	4649      	mov	r1, r9
 800a9da:	4640      	mov	r0, r8
 800a9dc:	47d0      	blx	sl
 800a9de:	3001      	adds	r0, #1
 800a9e0:	d0ad      	beq.n	800a93e <_printf_i+0x15a>
 800a9e2:	6823      	ldr	r3, [r4, #0]
 800a9e4:	079b      	lsls	r3, r3, #30
 800a9e6:	d413      	bmi.n	800aa10 <_printf_i+0x22c>
 800a9e8:	68e0      	ldr	r0, [r4, #12]
 800a9ea:	9b03      	ldr	r3, [sp, #12]
 800a9ec:	4298      	cmp	r0, r3
 800a9ee:	bfb8      	it	lt
 800a9f0:	4618      	movlt	r0, r3
 800a9f2:	e7a6      	b.n	800a942 <_printf_i+0x15e>
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	4632      	mov	r2, r6
 800a9f8:	4649      	mov	r1, r9
 800a9fa:	4640      	mov	r0, r8
 800a9fc:	47d0      	blx	sl
 800a9fe:	3001      	adds	r0, #1
 800aa00:	d09d      	beq.n	800a93e <_printf_i+0x15a>
 800aa02:	3501      	adds	r5, #1
 800aa04:	68e3      	ldr	r3, [r4, #12]
 800aa06:	9903      	ldr	r1, [sp, #12]
 800aa08:	1a5b      	subs	r3, r3, r1
 800aa0a:	42ab      	cmp	r3, r5
 800aa0c:	dcf2      	bgt.n	800a9f4 <_printf_i+0x210>
 800aa0e:	e7eb      	b.n	800a9e8 <_printf_i+0x204>
 800aa10:	2500      	movs	r5, #0
 800aa12:	f104 0619 	add.w	r6, r4, #25
 800aa16:	e7f5      	b.n	800aa04 <_printf_i+0x220>
 800aa18:	0800d2e2 	.word	0x0800d2e2
 800aa1c:	0800d2f3 	.word	0x0800d2f3

0800aa20 <std>:
 800aa20:	2300      	movs	r3, #0
 800aa22:	b510      	push	{r4, lr}
 800aa24:	4604      	mov	r4, r0
 800aa26:	e9c0 3300 	strd	r3, r3, [r0]
 800aa2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa2e:	6083      	str	r3, [r0, #8]
 800aa30:	8181      	strh	r1, [r0, #12]
 800aa32:	6643      	str	r3, [r0, #100]	@ 0x64
 800aa34:	81c2      	strh	r2, [r0, #14]
 800aa36:	6183      	str	r3, [r0, #24]
 800aa38:	4619      	mov	r1, r3
 800aa3a:	2208      	movs	r2, #8
 800aa3c:	305c      	adds	r0, #92	@ 0x5c
 800aa3e:	f000 fa2f 	bl	800aea0 <memset>
 800aa42:	4b0d      	ldr	r3, [pc, #52]	@ (800aa78 <std+0x58>)
 800aa44:	6263      	str	r3, [r4, #36]	@ 0x24
 800aa46:	4b0d      	ldr	r3, [pc, #52]	@ (800aa7c <std+0x5c>)
 800aa48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aa4a:	4b0d      	ldr	r3, [pc, #52]	@ (800aa80 <std+0x60>)
 800aa4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aa4e:	4b0d      	ldr	r3, [pc, #52]	@ (800aa84 <std+0x64>)
 800aa50:	6323      	str	r3, [r4, #48]	@ 0x30
 800aa52:	4b0d      	ldr	r3, [pc, #52]	@ (800aa88 <std+0x68>)
 800aa54:	6224      	str	r4, [r4, #32]
 800aa56:	429c      	cmp	r4, r3
 800aa58:	d006      	beq.n	800aa68 <std+0x48>
 800aa5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aa5e:	4294      	cmp	r4, r2
 800aa60:	d002      	beq.n	800aa68 <std+0x48>
 800aa62:	33d0      	adds	r3, #208	@ 0xd0
 800aa64:	429c      	cmp	r4, r3
 800aa66:	d105      	bne.n	800aa74 <std+0x54>
 800aa68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aa6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa70:	f000 babc 	b.w	800afec <__retarget_lock_init_recursive>
 800aa74:	bd10      	pop	{r4, pc}
 800aa76:	bf00      	nop
 800aa78:	0800acf1 	.word	0x0800acf1
 800aa7c:	0800ad13 	.word	0x0800ad13
 800aa80:	0800ad4b 	.word	0x0800ad4b
 800aa84:	0800ad6f 	.word	0x0800ad6f
 800aa88:	2000065c 	.word	0x2000065c

0800aa8c <stdio_exit_handler>:
 800aa8c:	4a02      	ldr	r2, [pc, #8]	@ (800aa98 <stdio_exit_handler+0xc>)
 800aa8e:	4903      	ldr	r1, [pc, #12]	@ (800aa9c <stdio_exit_handler+0x10>)
 800aa90:	4803      	ldr	r0, [pc, #12]	@ (800aaa0 <stdio_exit_handler+0x14>)
 800aa92:	f000 b869 	b.w	800ab68 <_fwalk_sglue>
 800aa96:	bf00      	nop
 800aa98:	2000001c 	.word	0x2000001c
 800aa9c:	0800cbf1 	.word	0x0800cbf1
 800aaa0:	2000002c 	.word	0x2000002c

0800aaa4 <cleanup_stdio>:
 800aaa4:	6841      	ldr	r1, [r0, #4]
 800aaa6:	4b0c      	ldr	r3, [pc, #48]	@ (800aad8 <cleanup_stdio+0x34>)
 800aaa8:	4299      	cmp	r1, r3
 800aaaa:	b510      	push	{r4, lr}
 800aaac:	4604      	mov	r4, r0
 800aaae:	d001      	beq.n	800aab4 <cleanup_stdio+0x10>
 800aab0:	f002 f89e 	bl	800cbf0 <_fflush_r>
 800aab4:	68a1      	ldr	r1, [r4, #8]
 800aab6:	4b09      	ldr	r3, [pc, #36]	@ (800aadc <cleanup_stdio+0x38>)
 800aab8:	4299      	cmp	r1, r3
 800aaba:	d002      	beq.n	800aac2 <cleanup_stdio+0x1e>
 800aabc:	4620      	mov	r0, r4
 800aabe:	f002 f897 	bl	800cbf0 <_fflush_r>
 800aac2:	68e1      	ldr	r1, [r4, #12]
 800aac4:	4b06      	ldr	r3, [pc, #24]	@ (800aae0 <cleanup_stdio+0x3c>)
 800aac6:	4299      	cmp	r1, r3
 800aac8:	d004      	beq.n	800aad4 <cleanup_stdio+0x30>
 800aaca:	4620      	mov	r0, r4
 800aacc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aad0:	f002 b88e 	b.w	800cbf0 <_fflush_r>
 800aad4:	bd10      	pop	{r4, pc}
 800aad6:	bf00      	nop
 800aad8:	2000065c 	.word	0x2000065c
 800aadc:	200006c4 	.word	0x200006c4
 800aae0:	2000072c 	.word	0x2000072c

0800aae4 <global_stdio_init.part.0>:
 800aae4:	b510      	push	{r4, lr}
 800aae6:	4b0b      	ldr	r3, [pc, #44]	@ (800ab14 <global_stdio_init.part.0+0x30>)
 800aae8:	4c0b      	ldr	r4, [pc, #44]	@ (800ab18 <global_stdio_init.part.0+0x34>)
 800aaea:	4a0c      	ldr	r2, [pc, #48]	@ (800ab1c <global_stdio_init.part.0+0x38>)
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	4620      	mov	r0, r4
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	2104      	movs	r1, #4
 800aaf4:	f7ff ff94 	bl	800aa20 <std>
 800aaf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aafc:	2201      	movs	r2, #1
 800aafe:	2109      	movs	r1, #9
 800ab00:	f7ff ff8e 	bl	800aa20 <std>
 800ab04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ab08:	2202      	movs	r2, #2
 800ab0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab0e:	2112      	movs	r1, #18
 800ab10:	f7ff bf86 	b.w	800aa20 <std>
 800ab14:	20000794 	.word	0x20000794
 800ab18:	2000065c 	.word	0x2000065c
 800ab1c:	0800aa8d 	.word	0x0800aa8d

0800ab20 <__sfp_lock_acquire>:
 800ab20:	4801      	ldr	r0, [pc, #4]	@ (800ab28 <__sfp_lock_acquire+0x8>)
 800ab22:	f000 ba64 	b.w	800afee <__retarget_lock_acquire_recursive>
 800ab26:	bf00      	nop
 800ab28:	2000079d 	.word	0x2000079d

0800ab2c <__sfp_lock_release>:
 800ab2c:	4801      	ldr	r0, [pc, #4]	@ (800ab34 <__sfp_lock_release+0x8>)
 800ab2e:	f000 ba5f 	b.w	800aff0 <__retarget_lock_release_recursive>
 800ab32:	bf00      	nop
 800ab34:	2000079d 	.word	0x2000079d

0800ab38 <__sinit>:
 800ab38:	b510      	push	{r4, lr}
 800ab3a:	4604      	mov	r4, r0
 800ab3c:	f7ff fff0 	bl	800ab20 <__sfp_lock_acquire>
 800ab40:	6a23      	ldr	r3, [r4, #32]
 800ab42:	b11b      	cbz	r3, 800ab4c <__sinit+0x14>
 800ab44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab48:	f7ff bff0 	b.w	800ab2c <__sfp_lock_release>
 800ab4c:	4b04      	ldr	r3, [pc, #16]	@ (800ab60 <__sinit+0x28>)
 800ab4e:	6223      	str	r3, [r4, #32]
 800ab50:	4b04      	ldr	r3, [pc, #16]	@ (800ab64 <__sinit+0x2c>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1f5      	bne.n	800ab44 <__sinit+0xc>
 800ab58:	f7ff ffc4 	bl	800aae4 <global_stdio_init.part.0>
 800ab5c:	e7f2      	b.n	800ab44 <__sinit+0xc>
 800ab5e:	bf00      	nop
 800ab60:	0800aaa5 	.word	0x0800aaa5
 800ab64:	20000794 	.word	0x20000794

0800ab68 <_fwalk_sglue>:
 800ab68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab6c:	4607      	mov	r7, r0
 800ab6e:	4688      	mov	r8, r1
 800ab70:	4614      	mov	r4, r2
 800ab72:	2600      	movs	r6, #0
 800ab74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab78:	f1b9 0901 	subs.w	r9, r9, #1
 800ab7c:	d505      	bpl.n	800ab8a <_fwalk_sglue+0x22>
 800ab7e:	6824      	ldr	r4, [r4, #0]
 800ab80:	2c00      	cmp	r4, #0
 800ab82:	d1f7      	bne.n	800ab74 <_fwalk_sglue+0xc>
 800ab84:	4630      	mov	r0, r6
 800ab86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab8a:	89ab      	ldrh	r3, [r5, #12]
 800ab8c:	2b01      	cmp	r3, #1
 800ab8e:	d907      	bls.n	800aba0 <_fwalk_sglue+0x38>
 800ab90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab94:	3301      	adds	r3, #1
 800ab96:	d003      	beq.n	800aba0 <_fwalk_sglue+0x38>
 800ab98:	4629      	mov	r1, r5
 800ab9a:	4638      	mov	r0, r7
 800ab9c:	47c0      	blx	r8
 800ab9e:	4306      	orrs	r6, r0
 800aba0:	3568      	adds	r5, #104	@ 0x68
 800aba2:	e7e9      	b.n	800ab78 <_fwalk_sglue+0x10>

0800aba4 <iprintf>:
 800aba4:	b40f      	push	{r0, r1, r2, r3}
 800aba6:	b507      	push	{r0, r1, r2, lr}
 800aba8:	4906      	ldr	r1, [pc, #24]	@ (800abc4 <iprintf+0x20>)
 800abaa:	ab04      	add	r3, sp, #16
 800abac:	6808      	ldr	r0, [r1, #0]
 800abae:	f853 2b04 	ldr.w	r2, [r3], #4
 800abb2:	6881      	ldr	r1, [r0, #8]
 800abb4:	9301      	str	r3, [sp, #4]
 800abb6:	f001 fe7f 	bl	800c8b8 <_vfiprintf_r>
 800abba:	b003      	add	sp, #12
 800abbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800abc0:	b004      	add	sp, #16
 800abc2:	4770      	bx	lr
 800abc4:	20000028 	.word	0x20000028

0800abc8 <_puts_r>:
 800abc8:	6a03      	ldr	r3, [r0, #32]
 800abca:	b570      	push	{r4, r5, r6, lr}
 800abcc:	6884      	ldr	r4, [r0, #8]
 800abce:	4605      	mov	r5, r0
 800abd0:	460e      	mov	r6, r1
 800abd2:	b90b      	cbnz	r3, 800abd8 <_puts_r+0x10>
 800abd4:	f7ff ffb0 	bl	800ab38 <__sinit>
 800abd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800abda:	07db      	lsls	r3, r3, #31
 800abdc:	d405      	bmi.n	800abea <_puts_r+0x22>
 800abde:	89a3      	ldrh	r3, [r4, #12]
 800abe0:	0598      	lsls	r0, r3, #22
 800abe2:	d402      	bmi.n	800abea <_puts_r+0x22>
 800abe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800abe6:	f000 fa02 	bl	800afee <__retarget_lock_acquire_recursive>
 800abea:	89a3      	ldrh	r3, [r4, #12]
 800abec:	0719      	lsls	r1, r3, #28
 800abee:	d502      	bpl.n	800abf6 <_puts_r+0x2e>
 800abf0:	6923      	ldr	r3, [r4, #16]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d135      	bne.n	800ac62 <_puts_r+0x9a>
 800abf6:	4621      	mov	r1, r4
 800abf8:	4628      	mov	r0, r5
 800abfa:	f000 f8fb 	bl	800adf4 <__swsetup_r>
 800abfe:	b380      	cbz	r0, 800ac62 <_puts_r+0x9a>
 800ac00:	f04f 35ff 	mov.w	r5, #4294967295
 800ac04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ac06:	07da      	lsls	r2, r3, #31
 800ac08:	d405      	bmi.n	800ac16 <_puts_r+0x4e>
 800ac0a:	89a3      	ldrh	r3, [r4, #12]
 800ac0c:	059b      	lsls	r3, r3, #22
 800ac0e:	d402      	bmi.n	800ac16 <_puts_r+0x4e>
 800ac10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac12:	f000 f9ed 	bl	800aff0 <__retarget_lock_release_recursive>
 800ac16:	4628      	mov	r0, r5
 800ac18:	bd70      	pop	{r4, r5, r6, pc}
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	da04      	bge.n	800ac28 <_puts_r+0x60>
 800ac1e:	69a2      	ldr	r2, [r4, #24]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	dc17      	bgt.n	800ac54 <_puts_r+0x8c>
 800ac24:	290a      	cmp	r1, #10
 800ac26:	d015      	beq.n	800ac54 <_puts_r+0x8c>
 800ac28:	6823      	ldr	r3, [r4, #0]
 800ac2a:	1c5a      	adds	r2, r3, #1
 800ac2c:	6022      	str	r2, [r4, #0]
 800ac2e:	7019      	strb	r1, [r3, #0]
 800ac30:	68a3      	ldr	r3, [r4, #8]
 800ac32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ac36:	3b01      	subs	r3, #1
 800ac38:	60a3      	str	r3, [r4, #8]
 800ac3a:	2900      	cmp	r1, #0
 800ac3c:	d1ed      	bne.n	800ac1a <_puts_r+0x52>
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	da11      	bge.n	800ac66 <_puts_r+0x9e>
 800ac42:	4622      	mov	r2, r4
 800ac44:	210a      	movs	r1, #10
 800ac46:	4628      	mov	r0, r5
 800ac48:	f000 f895 	bl	800ad76 <__swbuf_r>
 800ac4c:	3001      	adds	r0, #1
 800ac4e:	d0d7      	beq.n	800ac00 <_puts_r+0x38>
 800ac50:	250a      	movs	r5, #10
 800ac52:	e7d7      	b.n	800ac04 <_puts_r+0x3c>
 800ac54:	4622      	mov	r2, r4
 800ac56:	4628      	mov	r0, r5
 800ac58:	f000 f88d 	bl	800ad76 <__swbuf_r>
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	d1e7      	bne.n	800ac30 <_puts_r+0x68>
 800ac60:	e7ce      	b.n	800ac00 <_puts_r+0x38>
 800ac62:	3e01      	subs	r6, #1
 800ac64:	e7e4      	b.n	800ac30 <_puts_r+0x68>
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	6022      	str	r2, [r4, #0]
 800ac6c:	220a      	movs	r2, #10
 800ac6e:	701a      	strb	r2, [r3, #0]
 800ac70:	e7ee      	b.n	800ac50 <_puts_r+0x88>
	...

0800ac74 <puts>:
 800ac74:	4b02      	ldr	r3, [pc, #8]	@ (800ac80 <puts+0xc>)
 800ac76:	4601      	mov	r1, r0
 800ac78:	6818      	ldr	r0, [r3, #0]
 800ac7a:	f7ff bfa5 	b.w	800abc8 <_puts_r>
 800ac7e:	bf00      	nop
 800ac80:	20000028 	.word	0x20000028

0800ac84 <sniprintf>:
 800ac84:	b40c      	push	{r2, r3}
 800ac86:	b530      	push	{r4, r5, lr}
 800ac88:	4b18      	ldr	r3, [pc, #96]	@ (800acec <sniprintf+0x68>)
 800ac8a:	1e0c      	subs	r4, r1, #0
 800ac8c:	681d      	ldr	r5, [r3, #0]
 800ac8e:	b09d      	sub	sp, #116	@ 0x74
 800ac90:	da08      	bge.n	800aca4 <sniprintf+0x20>
 800ac92:	238b      	movs	r3, #139	@ 0x8b
 800ac94:	602b      	str	r3, [r5, #0]
 800ac96:	f04f 30ff 	mov.w	r0, #4294967295
 800ac9a:	b01d      	add	sp, #116	@ 0x74
 800ac9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aca0:	b002      	add	sp, #8
 800aca2:	4770      	bx	lr
 800aca4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aca8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800acac:	f04f 0300 	mov.w	r3, #0
 800acb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800acb2:	bf14      	ite	ne
 800acb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800acb8:	4623      	moveq	r3, r4
 800acba:	9304      	str	r3, [sp, #16]
 800acbc:	9307      	str	r3, [sp, #28]
 800acbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800acc2:	9002      	str	r0, [sp, #8]
 800acc4:	9006      	str	r0, [sp, #24]
 800acc6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800acca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800accc:	ab21      	add	r3, sp, #132	@ 0x84
 800acce:	a902      	add	r1, sp, #8
 800acd0:	4628      	mov	r0, r5
 800acd2:	9301      	str	r3, [sp, #4]
 800acd4:	f001 fcca 	bl	800c66c <_svfiprintf_r>
 800acd8:	1c43      	adds	r3, r0, #1
 800acda:	bfbc      	itt	lt
 800acdc:	238b      	movlt	r3, #139	@ 0x8b
 800acde:	602b      	strlt	r3, [r5, #0]
 800ace0:	2c00      	cmp	r4, #0
 800ace2:	d0da      	beq.n	800ac9a <sniprintf+0x16>
 800ace4:	9b02      	ldr	r3, [sp, #8]
 800ace6:	2200      	movs	r2, #0
 800ace8:	701a      	strb	r2, [r3, #0]
 800acea:	e7d6      	b.n	800ac9a <sniprintf+0x16>
 800acec:	20000028 	.word	0x20000028

0800acf0 <__sread>:
 800acf0:	b510      	push	{r4, lr}
 800acf2:	460c      	mov	r4, r1
 800acf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acf8:	f000 f92a 	bl	800af50 <_read_r>
 800acfc:	2800      	cmp	r0, #0
 800acfe:	bfab      	itete	ge
 800ad00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad02:	89a3      	ldrhlt	r3, [r4, #12]
 800ad04:	181b      	addge	r3, r3, r0
 800ad06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad0a:	bfac      	ite	ge
 800ad0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad0e:	81a3      	strhlt	r3, [r4, #12]
 800ad10:	bd10      	pop	{r4, pc}

0800ad12 <__swrite>:
 800ad12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad16:	461f      	mov	r7, r3
 800ad18:	898b      	ldrh	r3, [r1, #12]
 800ad1a:	05db      	lsls	r3, r3, #23
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	460c      	mov	r4, r1
 800ad20:	4616      	mov	r6, r2
 800ad22:	d505      	bpl.n	800ad30 <__swrite+0x1e>
 800ad24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad28:	2302      	movs	r3, #2
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f000 f8fe 	bl	800af2c <_lseek_r>
 800ad30:	89a3      	ldrh	r3, [r4, #12]
 800ad32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad3a:	81a3      	strh	r3, [r4, #12]
 800ad3c:	4632      	mov	r2, r6
 800ad3e:	463b      	mov	r3, r7
 800ad40:	4628      	mov	r0, r5
 800ad42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad46:	f000 b915 	b.w	800af74 <_write_r>

0800ad4a <__sseek>:
 800ad4a:	b510      	push	{r4, lr}
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad52:	f000 f8eb 	bl	800af2c <_lseek_r>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	89a3      	ldrh	r3, [r4, #12]
 800ad5a:	bf15      	itete	ne
 800ad5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad66:	81a3      	strheq	r3, [r4, #12]
 800ad68:	bf18      	it	ne
 800ad6a:	81a3      	strhne	r3, [r4, #12]
 800ad6c:	bd10      	pop	{r4, pc}

0800ad6e <__sclose>:
 800ad6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad72:	f000 b8cb 	b.w	800af0c <_close_r>

0800ad76 <__swbuf_r>:
 800ad76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad78:	460e      	mov	r6, r1
 800ad7a:	4614      	mov	r4, r2
 800ad7c:	4605      	mov	r5, r0
 800ad7e:	b118      	cbz	r0, 800ad88 <__swbuf_r+0x12>
 800ad80:	6a03      	ldr	r3, [r0, #32]
 800ad82:	b90b      	cbnz	r3, 800ad88 <__swbuf_r+0x12>
 800ad84:	f7ff fed8 	bl	800ab38 <__sinit>
 800ad88:	69a3      	ldr	r3, [r4, #24]
 800ad8a:	60a3      	str	r3, [r4, #8]
 800ad8c:	89a3      	ldrh	r3, [r4, #12]
 800ad8e:	071a      	lsls	r2, r3, #28
 800ad90:	d501      	bpl.n	800ad96 <__swbuf_r+0x20>
 800ad92:	6923      	ldr	r3, [r4, #16]
 800ad94:	b943      	cbnz	r3, 800ada8 <__swbuf_r+0x32>
 800ad96:	4621      	mov	r1, r4
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f000 f82b 	bl	800adf4 <__swsetup_r>
 800ad9e:	b118      	cbz	r0, 800ada8 <__swbuf_r+0x32>
 800ada0:	f04f 37ff 	mov.w	r7, #4294967295
 800ada4:	4638      	mov	r0, r7
 800ada6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	6922      	ldr	r2, [r4, #16]
 800adac:	1a98      	subs	r0, r3, r2
 800adae:	6963      	ldr	r3, [r4, #20]
 800adb0:	b2f6      	uxtb	r6, r6
 800adb2:	4283      	cmp	r3, r0
 800adb4:	4637      	mov	r7, r6
 800adb6:	dc05      	bgt.n	800adc4 <__swbuf_r+0x4e>
 800adb8:	4621      	mov	r1, r4
 800adba:	4628      	mov	r0, r5
 800adbc:	f001 ff18 	bl	800cbf0 <_fflush_r>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d1ed      	bne.n	800ada0 <__swbuf_r+0x2a>
 800adc4:	68a3      	ldr	r3, [r4, #8]
 800adc6:	3b01      	subs	r3, #1
 800adc8:	60a3      	str	r3, [r4, #8]
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	1c5a      	adds	r2, r3, #1
 800adce:	6022      	str	r2, [r4, #0]
 800add0:	701e      	strb	r6, [r3, #0]
 800add2:	6962      	ldr	r2, [r4, #20]
 800add4:	1c43      	adds	r3, r0, #1
 800add6:	429a      	cmp	r2, r3
 800add8:	d004      	beq.n	800ade4 <__swbuf_r+0x6e>
 800adda:	89a3      	ldrh	r3, [r4, #12]
 800addc:	07db      	lsls	r3, r3, #31
 800adde:	d5e1      	bpl.n	800ada4 <__swbuf_r+0x2e>
 800ade0:	2e0a      	cmp	r6, #10
 800ade2:	d1df      	bne.n	800ada4 <__swbuf_r+0x2e>
 800ade4:	4621      	mov	r1, r4
 800ade6:	4628      	mov	r0, r5
 800ade8:	f001 ff02 	bl	800cbf0 <_fflush_r>
 800adec:	2800      	cmp	r0, #0
 800adee:	d0d9      	beq.n	800ada4 <__swbuf_r+0x2e>
 800adf0:	e7d6      	b.n	800ada0 <__swbuf_r+0x2a>
	...

0800adf4 <__swsetup_r>:
 800adf4:	b538      	push	{r3, r4, r5, lr}
 800adf6:	4b29      	ldr	r3, [pc, #164]	@ (800ae9c <__swsetup_r+0xa8>)
 800adf8:	4605      	mov	r5, r0
 800adfa:	6818      	ldr	r0, [r3, #0]
 800adfc:	460c      	mov	r4, r1
 800adfe:	b118      	cbz	r0, 800ae08 <__swsetup_r+0x14>
 800ae00:	6a03      	ldr	r3, [r0, #32]
 800ae02:	b90b      	cbnz	r3, 800ae08 <__swsetup_r+0x14>
 800ae04:	f7ff fe98 	bl	800ab38 <__sinit>
 800ae08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae0c:	0719      	lsls	r1, r3, #28
 800ae0e:	d422      	bmi.n	800ae56 <__swsetup_r+0x62>
 800ae10:	06da      	lsls	r2, r3, #27
 800ae12:	d407      	bmi.n	800ae24 <__swsetup_r+0x30>
 800ae14:	2209      	movs	r2, #9
 800ae16:	602a      	str	r2, [r5, #0]
 800ae18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae1c:	81a3      	strh	r3, [r4, #12]
 800ae1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae22:	e033      	b.n	800ae8c <__swsetup_r+0x98>
 800ae24:	0758      	lsls	r0, r3, #29
 800ae26:	d512      	bpl.n	800ae4e <__swsetup_r+0x5a>
 800ae28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae2a:	b141      	cbz	r1, 800ae3e <__swsetup_r+0x4a>
 800ae2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae30:	4299      	cmp	r1, r3
 800ae32:	d002      	beq.n	800ae3a <__swsetup_r+0x46>
 800ae34:	4628      	mov	r0, r5
 800ae36:	f000 ff43 	bl	800bcc0 <_free_r>
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae3e:	89a3      	ldrh	r3, [r4, #12]
 800ae40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae44:	81a3      	strh	r3, [r4, #12]
 800ae46:	2300      	movs	r3, #0
 800ae48:	6063      	str	r3, [r4, #4]
 800ae4a:	6923      	ldr	r3, [r4, #16]
 800ae4c:	6023      	str	r3, [r4, #0]
 800ae4e:	89a3      	ldrh	r3, [r4, #12]
 800ae50:	f043 0308 	orr.w	r3, r3, #8
 800ae54:	81a3      	strh	r3, [r4, #12]
 800ae56:	6923      	ldr	r3, [r4, #16]
 800ae58:	b94b      	cbnz	r3, 800ae6e <__swsetup_r+0x7a>
 800ae5a:	89a3      	ldrh	r3, [r4, #12]
 800ae5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae64:	d003      	beq.n	800ae6e <__swsetup_r+0x7a>
 800ae66:	4621      	mov	r1, r4
 800ae68:	4628      	mov	r0, r5
 800ae6a:	f001 ff0f 	bl	800cc8c <__smakebuf_r>
 800ae6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae72:	f013 0201 	ands.w	r2, r3, #1
 800ae76:	d00a      	beq.n	800ae8e <__swsetup_r+0x9a>
 800ae78:	2200      	movs	r2, #0
 800ae7a:	60a2      	str	r2, [r4, #8]
 800ae7c:	6962      	ldr	r2, [r4, #20]
 800ae7e:	4252      	negs	r2, r2
 800ae80:	61a2      	str	r2, [r4, #24]
 800ae82:	6922      	ldr	r2, [r4, #16]
 800ae84:	b942      	cbnz	r2, 800ae98 <__swsetup_r+0xa4>
 800ae86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ae8a:	d1c5      	bne.n	800ae18 <__swsetup_r+0x24>
 800ae8c:	bd38      	pop	{r3, r4, r5, pc}
 800ae8e:	0799      	lsls	r1, r3, #30
 800ae90:	bf58      	it	pl
 800ae92:	6962      	ldrpl	r2, [r4, #20]
 800ae94:	60a2      	str	r2, [r4, #8]
 800ae96:	e7f4      	b.n	800ae82 <__swsetup_r+0x8e>
 800ae98:	2000      	movs	r0, #0
 800ae9a:	e7f7      	b.n	800ae8c <__swsetup_r+0x98>
 800ae9c:	20000028 	.word	0x20000028

0800aea0 <memset>:
 800aea0:	4402      	add	r2, r0
 800aea2:	4603      	mov	r3, r0
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d100      	bne.n	800aeaa <memset+0xa>
 800aea8:	4770      	bx	lr
 800aeaa:	f803 1b01 	strb.w	r1, [r3], #1
 800aeae:	e7f9      	b.n	800aea4 <memset+0x4>

0800aeb0 <strncpy>:
 800aeb0:	b510      	push	{r4, lr}
 800aeb2:	3901      	subs	r1, #1
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	b132      	cbz	r2, 800aec6 <strncpy+0x16>
 800aeb8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aebc:	f803 4b01 	strb.w	r4, [r3], #1
 800aec0:	3a01      	subs	r2, #1
 800aec2:	2c00      	cmp	r4, #0
 800aec4:	d1f7      	bne.n	800aeb6 <strncpy+0x6>
 800aec6:	441a      	add	r2, r3
 800aec8:	2100      	movs	r1, #0
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d100      	bne.n	800aed0 <strncpy+0x20>
 800aece:	bd10      	pop	{r4, pc}
 800aed0:	f803 1b01 	strb.w	r1, [r3], #1
 800aed4:	e7f9      	b.n	800aeca <strncpy+0x1a>

0800aed6 <strstr>:
 800aed6:	780a      	ldrb	r2, [r1, #0]
 800aed8:	b570      	push	{r4, r5, r6, lr}
 800aeda:	b96a      	cbnz	r2, 800aef8 <strstr+0x22>
 800aedc:	bd70      	pop	{r4, r5, r6, pc}
 800aede:	429a      	cmp	r2, r3
 800aee0:	d109      	bne.n	800aef6 <strstr+0x20>
 800aee2:	460c      	mov	r4, r1
 800aee4:	4605      	mov	r5, r0
 800aee6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d0f6      	beq.n	800aedc <strstr+0x6>
 800aeee:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800aef2:	429e      	cmp	r6, r3
 800aef4:	d0f7      	beq.n	800aee6 <strstr+0x10>
 800aef6:	3001      	adds	r0, #1
 800aef8:	7803      	ldrb	r3, [r0, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d1ef      	bne.n	800aede <strstr+0x8>
 800aefe:	4618      	mov	r0, r3
 800af00:	e7ec      	b.n	800aedc <strstr+0x6>
	...

0800af04 <_localeconv_r>:
 800af04:	4800      	ldr	r0, [pc, #0]	@ (800af08 <_localeconv_r+0x4>)
 800af06:	4770      	bx	lr
 800af08:	20000168 	.word	0x20000168

0800af0c <_close_r>:
 800af0c:	b538      	push	{r3, r4, r5, lr}
 800af0e:	4d06      	ldr	r5, [pc, #24]	@ (800af28 <_close_r+0x1c>)
 800af10:	2300      	movs	r3, #0
 800af12:	4604      	mov	r4, r0
 800af14:	4608      	mov	r0, r1
 800af16:	602b      	str	r3, [r5, #0]
 800af18:	f7f8 f8be 	bl	8003098 <_close>
 800af1c:	1c43      	adds	r3, r0, #1
 800af1e:	d102      	bne.n	800af26 <_close_r+0x1a>
 800af20:	682b      	ldr	r3, [r5, #0]
 800af22:	b103      	cbz	r3, 800af26 <_close_r+0x1a>
 800af24:	6023      	str	r3, [r4, #0]
 800af26:	bd38      	pop	{r3, r4, r5, pc}
 800af28:	20000798 	.word	0x20000798

0800af2c <_lseek_r>:
 800af2c:	b538      	push	{r3, r4, r5, lr}
 800af2e:	4d07      	ldr	r5, [pc, #28]	@ (800af4c <_lseek_r+0x20>)
 800af30:	4604      	mov	r4, r0
 800af32:	4608      	mov	r0, r1
 800af34:	4611      	mov	r1, r2
 800af36:	2200      	movs	r2, #0
 800af38:	602a      	str	r2, [r5, #0]
 800af3a:	461a      	mov	r2, r3
 800af3c:	f7f8 f8d3 	bl	80030e6 <_lseek>
 800af40:	1c43      	adds	r3, r0, #1
 800af42:	d102      	bne.n	800af4a <_lseek_r+0x1e>
 800af44:	682b      	ldr	r3, [r5, #0]
 800af46:	b103      	cbz	r3, 800af4a <_lseek_r+0x1e>
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	bd38      	pop	{r3, r4, r5, pc}
 800af4c:	20000798 	.word	0x20000798

0800af50 <_read_r>:
 800af50:	b538      	push	{r3, r4, r5, lr}
 800af52:	4d07      	ldr	r5, [pc, #28]	@ (800af70 <_read_r+0x20>)
 800af54:	4604      	mov	r4, r0
 800af56:	4608      	mov	r0, r1
 800af58:	4611      	mov	r1, r2
 800af5a:	2200      	movs	r2, #0
 800af5c:	602a      	str	r2, [r5, #0]
 800af5e:	461a      	mov	r2, r3
 800af60:	f7f8 f87d 	bl	800305e <_read>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d102      	bne.n	800af6e <_read_r+0x1e>
 800af68:	682b      	ldr	r3, [r5, #0]
 800af6a:	b103      	cbz	r3, 800af6e <_read_r+0x1e>
 800af6c:	6023      	str	r3, [r4, #0]
 800af6e:	bd38      	pop	{r3, r4, r5, pc}
 800af70:	20000798 	.word	0x20000798

0800af74 <_write_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	4d07      	ldr	r5, [pc, #28]	@ (800af94 <_write_r+0x20>)
 800af78:	4604      	mov	r4, r0
 800af7a:	4608      	mov	r0, r1
 800af7c:	4611      	mov	r1, r2
 800af7e:	2200      	movs	r2, #0
 800af80:	602a      	str	r2, [r5, #0]
 800af82:	461a      	mov	r2, r3
 800af84:	f7f7 fd3e 	bl	8002a04 <_write>
 800af88:	1c43      	adds	r3, r0, #1
 800af8a:	d102      	bne.n	800af92 <_write_r+0x1e>
 800af8c:	682b      	ldr	r3, [r5, #0]
 800af8e:	b103      	cbz	r3, 800af92 <_write_r+0x1e>
 800af90:	6023      	str	r3, [r4, #0]
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	20000798 	.word	0x20000798

0800af98 <__errno>:
 800af98:	4b01      	ldr	r3, [pc, #4]	@ (800afa0 <__errno+0x8>)
 800af9a:	6818      	ldr	r0, [r3, #0]
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	20000028 	.word	0x20000028

0800afa4 <__libc_init_array>:
 800afa4:	b570      	push	{r4, r5, r6, lr}
 800afa6:	4d0d      	ldr	r5, [pc, #52]	@ (800afdc <__libc_init_array+0x38>)
 800afa8:	4c0d      	ldr	r4, [pc, #52]	@ (800afe0 <__libc_init_array+0x3c>)
 800afaa:	1b64      	subs	r4, r4, r5
 800afac:	10a4      	asrs	r4, r4, #2
 800afae:	2600      	movs	r6, #0
 800afb0:	42a6      	cmp	r6, r4
 800afb2:	d109      	bne.n	800afc8 <__libc_init_array+0x24>
 800afb4:	4d0b      	ldr	r5, [pc, #44]	@ (800afe4 <__libc_init_array+0x40>)
 800afb6:	4c0c      	ldr	r4, [pc, #48]	@ (800afe8 <__libc_init_array+0x44>)
 800afb8:	f001 ffd6 	bl	800cf68 <_init>
 800afbc:	1b64      	subs	r4, r4, r5
 800afbe:	10a4      	asrs	r4, r4, #2
 800afc0:	2600      	movs	r6, #0
 800afc2:	42a6      	cmp	r6, r4
 800afc4:	d105      	bne.n	800afd2 <__libc_init_array+0x2e>
 800afc6:	bd70      	pop	{r4, r5, r6, pc}
 800afc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800afcc:	4798      	blx	r3
 800afce:	3601      	adds	r6, #1
 800afd0:	e7ee      	b.n	800afb0 <__libc_init_array+0xc>
 800afd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800afd6:	4798      	blx	r3
 800afd8:	3601      	adds	r6, #1
 800afda:	e7f2      	b.n	800afc2 <__libc_init_array+0x1e>
 800afdc:	0800d64c 	.word	0x0800d64c
 800afe0:	0800d64c 	.word	0x0800d64c
 800afe4:	0800d64c 	.word	0x0800d64c
 800afe8:	0800d650 	.word	0x0800d650

0800afec <__retarget_lock_init_recursive>:
 800afec:	4770      	bx	lr

0800afee <__retarget_lock_acquire_recursive>:
 800afee:	4770      	bx	lr

0800aff0 <__retarget_lock_release_recursive>:
 800aff0:	4770      	bx	lr

0800aff2 <memcpy>:
 800aff2:	440a      	add	r2, r1
 800aff4:	4291      	cmp	r1, r2
 800aff6:	f100 33ff 	add.w	r3, r0, #4294967295
 800affa:	d100      	bne.n	800affe <memcpy+0xc>
 800affc:	4770      	bx	lr
 800affe:	b510      	push	{r4, lr}
 800b000:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b004:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b008:	4291      	cmp	r1, r2
 800b00a:	d1f9      	bne.n	800b000 <memcpy+0xe>
 800b00c:	bd10      	pop	{r4, pc}

0800b00e <quorem>:
 800b00e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b012:	6903      	ldr	r3, [r0, #16]
 800b014:	690c      	ldr	r4, [r1, #16]
 800b016:	42a3      	cmp	r3, r4
 800b018:	4607      	mov	r7, r0
 800b01a:	db7e      	blt.n	800b11a <quorem+0x10c>
 800b01c:	3c01      	subs	r4, #1
 800b01e:	f101 0814 	add.w	r8, r1, #20
 800b022:	00a3      	lsls	r3, r4, #2
 800b024:	f100 0514 	add.w	r5, r0, #20
 800b028:	9300      	str	r3, [sp, #0]
 800b02a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b02e:	9301      	str	r3, [sp, #4]
 800b030:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b034:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b038:	3301      	adds	r3, #1
 800b03a:	429a      	cmp	r2, r3
 800b03c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b040:	fbb2 f6f3 	udiv	r6, r2, r3
 800b044:	d32e      	bcc.n	800b0a4 <quorem+0x96>
 800b046:	f04f 0a00 	mov.w	sl, #0
 800b04a:	46c4      	mov	ip, r8
 800b04c:	46ae      	mov	lr, r5
 800b04e:	46d3      	mov	fp, sl
 800b050:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b054:	b298      	uxth	r0, r3
 800b056:	fb06 a000 	mla	r0, r6, r0, sl
 800b05a:	0c02      	lsrs	r2, r0, #16
 800b05c:	0c1b      	lsrs	r3, r3, #16
 800b05e:	fb06 2303 	mla	r3, r6, r3, r2
 800b062:	f8de 2000 	ldr.w	r2, [lr]
 800b066:	b280      	uxth	r0, r0
 800b068:	b292      	uxth	r2, r2
 800b06a:	1a12      	subs	r2, r2, r0
 800b06c:	445a      	add	r2, fp
 800b06e:	f8de 0000 	ldr.w	r0, [lr]
 800b072:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b076:	b29b      	uxth	r3, r3
 800b078:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b07c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b080:	b292      	uxth	r2, r2
 800b082:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b086:	45e1      	cmp	r9, ip
 800b088:	f84e 2b04 	str.w	r2, [lr], #4
 800b08c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b090:	d2de      	bcs.n	800b050 <quorem+0x42>
 800b092:	9b00      	ldr	r3, [sp, #0]
 800b094:	58eb      	ldr	r3, [r5, r3]
 800b096:	b92b      	cbnz	r3, 800b0a4 <quorem+0x96>
 800b098:	9b01      	ldr	r3, [sp, #4]
 800b09a:	3b04      	subs	r3, #4
 800b09c:	429d      	cmp	r5, r3
 800b09e:	461a      	mov	r2, r3
 800b0a0:	d32f      	bcc.n	800b102 <quorem+0xf4>
 800b0a2:	613c      	str	r4, [r7, #16]
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	f001 f97d 	bl	800c3a4 <__mcmp>
 800b0aa:	2800      	cmp	r0, #0
 800b0ac:	db25      	blt.n	800b0fa <quorem+0xec>
 800b0ae:	4629      	mov	r1, r5
 800b0b0:	2000      	movs	r0, #0
 800b0b2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b0b6:	f8d1 c000 	ldr.w	ip, [r1]
 800b0ba:	fa1f fe82 	uxth.w	lr, r2
 800b0be:	fa1f f38c 	uxth.w	r3, ip
 800b0c2:	eba3 030e 	sub.w	r3, r3, lr
 800b0c6:	4403      	add	r3, r0
 800b0c8:	0c12      	lsrs	r2, r2, #16
 800b0ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b0ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0d8:	45c1      	cmp	r9, r8
 800b0da:	f841 3b04 	str.w	r3, [r1], #4
 800b0de:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b0e2:	d2e6      	bcs.n	800b0b2 <quorem+0xa4>
 800b0e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0ec:	b922      	cbnz	r2, 800b0f8 <quorem+0xea>
 800b0ee:	3b04      	subs	r3, #4
 800b0f0:	429d      	cmp	r5, r3
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	d30b      	bcc.n	800b10e <quorem+0x100>
 800b0f6:	613c      	str	r4, [r7, #16]
 800b0f8:	3601      	adds	r6, #1
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	b003      	add	sp, #12
 800b0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b102:	6812      	ldr	r2, [r2, #0]
 800b104:	3b04      	subs	r3, #4
 800b106:	2a00      	cmp	r2, #0
 800b108:	d1cb      	bne.n	800b0a2 <quorem+0x94>
 800b10a:	3c01      	subs	r4, #1
 800b10c:	e7c6      	b.n	800b09c <quorem+0x8e>
 800b10e:	6812      	ldr	r2, [r2, #0]
 800b110:	3b04      	subs	r3, #4
 800b112:	2a00      	cmp	r2, #0
 800b114:	d1ef      	bne.n	800b0f6 <quorem+0xe8>
 800b116:	3c01      	subs	r4, #1
 800b118:	e7ea      	b.n	800b0f0 <quorem+0xe2>
 800b11a:	2000      	movs	r0, #0
 800b11c:	e7ee      	b.n	800b0fc <quorem+0xee>
	...

0800b120 <_dtoa_r>:
 800b120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b124:	69c7      	ldr	r7, [r0, #28]
 800b126:	b097      	sub	sp, #92	@ 0x5c
 800b128:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b12c:	ec55 4b10 	vmov	r4, r5, d0
 800b130:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b132:	9107      	str	r1, [sp, #28]
 800b134:	4681      	mov	r9, r0
 800b136:	920c      	str	r2, [sp, #48]	@ 0x30
 800b138:	9311      	str	r3, [sp, #68]	@ 0x44
 800b13a:	b97f      	cbnz	r7, 800b15c <_dtoa_r+0x3c>
 800b13c:	2010      	movs	r0, #16
 800b13e:	f000 fe09 	bl	800bd54 <malloc>
 800b142:	4602      	mov	r2, r0
 800b144:	f8c9 001c 	str.w	r0, [r9, #28]
 800b148:	b920      	cbnz	r0, 800b154 <_dtoa_r+0x34>
 800b14a:	4ba9      	ldr	r3, [pc, #676]	@ (800b3f0 <_dtoa_r+0x2d0>)
 800b14c:	21ef      	movs	r1, #239	@ 0xef
 800b14e:	48a9      	ldr	r0, [pc, #676]	@ (800b3f4 <_dtoa_r+0x2d4>)
 800b150:	f001 fe24 	bl	800cd9c <__assert_func>
 800b154:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b158:	6007      	str	r7, [r0, #0]
 800b15a:	60c7      	str	r7, [r0, #12]
 800b15c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b160:	6819      	ldr	r1, [r3, #0]
 800b162:	b159      	cbz	r1, 800b17c <_dtoa_r+0x5c>
 800b164:	685a      	ldr	r2, [r3, #4]
 800b166:	604a      	str	r2, [r1, #4]
 800b168:	2301      	movs	r3, #1
 800b16a:	4093      	lsls	r3, r2
 800b16c:	608b      	str	r3, [r1, #8]
 800b16e:	4648      	mov	r0, r9
 800b170:	f000 fee6 	bl	800bf40 <_Bfree>
 800b174:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b178:	2200      	movs	r2, #0
 800b17a:	601a      	str	r2, [r3, #0]
 800b17c:	1e2b      	subs	r3, r5, #0
 800b17e:	bfb9      	ittee	lt
 800b180:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b184:	9305      	strlt	r3, [sp, #20]
 800b186:	2300      	movge	r3, #0
 800b188:	6033      	strge	r3, [r6, #0]
 800b18a:	9f05      	ldr	r7, [sp, #20]
 800b18c:	4b9a      	ldr	r3, [pc, #616]	@ (800b3f8 <_dtoa_r+0x2d8>)
 800b18e:	bfbc      	itt	lt
 800b190:	2201      	movlt	r2, #1
 800b192:	6032      	strlt	r2, [r6, #0]
 800b194:	43bb      	bics	r3, r7
 800b196:	d112      	bne.n	800b1be <_dtoa_r+0x9e>
 800b198:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b19a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b19e:	6013      	str	r3, [r2, #0]
 800b1a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1a4:	4323      	orrs	r3, r4
 800b1a6:	f000 855a 	beq.w	800bc5e <_dtoa_r+0xb3e>
 800b1aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b40c <_dtoa_r+0x2ec>
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f000 855c 	beq.w	800bc6e <_dtoa_r+0xb4e>
 800b1b6:	f10a 0303 	add.w	r3, sl, #3
 800b1ba:	f000 bd56 	b.w	800bc6a <_dtoa_r+0xb4a>
 800b1be:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	ec51 0b17 	vmov	r0, r1, d7
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b1ce:	f7f5 fc9b 	bl	8000b08 <__aeabi_dcmpeq>
 800b1d2:	4680      	mov	r8, r0
 800b1d4:	b158      	cbz	r0, 800b1ee <_dtoa_r+0xce>
 800b1d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b1d8:	2301      	movs	r3, #1
 800b1da:	6013      	str	r3, [r2, #0]
 800b1dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1de:	b113      	cbz	r3, 800b1e6 <_dtoa_r+0xc6>
 800b1e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b1e2:	4b86      	ldr	r3, [pc, #536]	@ (800b3fc <_dtoa_r+0x2dc>)
 800b1e4:	6013      	str	r3, [r2, #0]
 800b1e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b410 <_dtoa_r+0x2f0>
 800b1ea:	f000 bd40 	b.w	800bc6e <_dtoa_r+0xb4e>
 800b1ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b1f2:	aa14      	add	r2, sp, #80	@ 0x50
 800b1f4:	a915      	add	r1, sp, #84	@ 0x54
 800b1f6:	4648      	mov	r0, r9
 800b1f8:	f001 f984 	bl	800c504 <__d2b>
 800b1fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b200:	9002      	str	r0, [sp, #8]
 800b202:	2e00      	cmp	r6, #0
 800b204:	d078      	beq.n	800b2f8 <_dtoa_r+0x1d8>
 800b206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b208:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b20c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b210:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b214:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b218:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b21c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b220:	4619      	mov	r1, r3
 800b222:	2200      	movs	r2, #0
 800b224:	4b76      	ldr	r3, [pc, #472]	@ (800b400 <_dtoa_r+0x2e0>)
 800b226:	f7f5 f84f 	bl	80002c8 <__aeabi_dsub>
 800b22a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b3d8 <_dtoa_r+0x2b8>)
 800b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b230:	f7f5 fa02 	bl	8000638 <__aeabi_dmul>
 800b234:	a36a      	add	r3, pc, #424	@ (adr r3, 800b3e0 <_dtoa_r+0x2c0>)
 800b236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23a:	f7f5 f847 	bl	80002cc <__adddf3>
 800b23e:	4604      	mov	r4, r0
 800b240:	4630      	mov	r0, r6
 800b242:	460d      	mov	r5, r1
 800b244:	f7f5 f98e 	bl	8000564 <__aeabi_i2d>
 800b248:	a367      	add	r3, pc, #412	@ (adr r3, 800b3e8 <_dtoa_r+0x2c8>)
 800b24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24e:	f7f5 f9f3 	bl	8000638 <__aeabi_dmul>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4620      	mov	r0, r4
 800b258:	4629      	mov	r1, r5
 800b25a:	f7f5 f837 	bl	80002cc <__adddf3>
 800b25e:	4604      	mov	r4, r0
 800b260:	460d      	mov	r5, r1
 800b262:	f7f5 fc99 	bl	8000b98 <__aeabi_d2iz>
 800b266:	2200      	movs	r2, #0
 800b268:	4607      	mov	r7, r0
 800b26a:	2300      	movs	r3, #0
 800b26c:	4620      	mov	r0, r4
 800b26e:	4629      	mov	r1, r5
 800b270:	f7f5 fc54 	bl	8000b1c <__aeabi_dcmplt>
 800b274:	b140      	cbz	r0, 800b288 <_dtoa_r+0x168>
 800b276:	4638      	mov	r0, r7
 800b278:	f7f5 f974 	bl	8000564 <__aeabi_i2d>
 800b27c:	4622      	mov	r2, r4
 800b27e:	462b      	mov	r3, r5
 800b280:	f7f5 fc42 	bl	8000b08 <__aeabi_dcmpeq>
 800b284:	b900      	cbnz	r0, 800b288 <_dtoa_r+0x168>
 800b286:	3f01      	subs	r7, #1
 800b288:	2f16      	cmp	r7, #22
 800b28a:	d852      	bhi.n	800b332 <_dtoa_r+0x212>
 800b28c:	4b5d      	ldr	r3, [pc, #372]	@ (800b404 <_dtoa_r+0x2e4>)
 800b28e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b296:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b29a:	f7f5 fc3f 	bl	8000b1c <__aeabi_dcmplt>
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	d049      	beq.n	800b336 <_dtoa_r+0x216>
 800b2a2:	3f01      	subs	r7, #1
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b2aa:	1b9b      	subs	r3, r3, r6
 800b2ac:	1e5a      	subs	r2, r3, #1
 800b2ae:	bf45      	ittet	mi
 800b2b0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b2b4:	9300      	strmi	r3, [sp, #0]
 800b2b6:	2300      	movpl	r3, #0
 800b2b8:	2300      	movmi	r3, #0
 800b2ba:	9206      	str	r2, [sp, #24]
 800b2bc:	bf54      	ite	pl
 800b2be:	9300      	strpl	r3, [sp, #0]
 800b2c0:	9306      	strmi	r3, [sp, #24]
 800b2c2:	2f00      	cmp	r7, #0
 800b2c4:	db39      	blt.n	800b33a <_dtoa_r+0x21a>
 800b2c6:	9b06      	ldr	r3, [sp, #24]
 800b2c8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b2ca:	443b      	add	r3, r7
 800b2cc:	9306      	str	r3, [sp, #24]
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	9308      	str	r3, [sp, #32]
 800b2d2:	9b07      	ldr	r3, [sp, #28]
 800b2d4:	2b09      	cmp	r3, #9
 800b2d6:	d863      	bhi.n	800b3a0 <_dtoa_r+0x280>
 800b2d8:	2b05      	cmp	r3, #5
 800b2da:	bfc4      	itt	gt
 800b2dc:	3b04      	subgt	r3, #4
 800b2de:	9307      	strgt	r3, [sp, #28]
 800b2e0:	9b07      	ldr	r3, [sp, #28]
 800b2e2:	f1a3 0302 	sub.w	r3, r3, #2
 800b2e6:	bfcc      	ite	gt
 800b2e8:	2400      	movgt	r4, #0
 800b2ea:	2401      	movle	r4, #1
 800b2ec:	2b03      	cmp	r3, #3
 800b2ee:	d863      	bhi.n	800b3b8 <_dtoa_r+0x298>
 800b2f0:	e8df f003 	tbb	[pc, r3]
 800b2f4:	2b375452 	.word	0x2b375452
 800b2f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b2fc:	441e      	add	r6, r3
 800b2fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b302:	2b20      	cmp	r3, #32
 800b304:	bfc1      	itttt	gt
 800b306:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b30a:	409f      	lslgt	r7, r3
 800b30c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b310:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b314:	bfd6      	itet	le
 800b316:	f1c3 0320 	rsble	r3, r3, #32
 800b31a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b31e:	fa04 f003 	lslle.w	r0, r4, r3
 800b322:	f7f5 f90f 	bl	8000544 <__aeabi_ui2d>
 800b326:	2201      	movs	r2, #1
 800b328:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b32c:	3e01      	subs	r6, #1
 800b32e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b330:	e776      	b.n	800b220 <_dtoa_r+0x100>
 800b332:	2301      	movs	r3, #1
 800b334:	e7b7      	b.n	800b2a6 <_dtoa_r+0x186>
 800b336:	9010      	str	r0, [sp, #64]	@ 0x40
 800b338:	e7b6      	b.n	800b2a8 <_dtoa_r+0x188>
 800b33a:	9b00      	ldr	r3, [sp, #0]
 800b33c:	1bdb      	subs	r3, r3, r7
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	427b      	negs	r3, r7
 800b342:	9308      	str	r3, [sp, #32]
 800b344:	2300      	movs	r3, #0
 800b346:	930d      	str	r3, [sp, #52]	@ 0x34
 800b348:	e7c3      	b.n	800b2d2 <_dtoa_r+0x1b2>
 800b34a:	2301      	movs	r3, #1
 800b34c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b34e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b350:	eb07 0b03 	add.w	fp, r7, r3
 800b354:	f10b 0301 	add.w	r3, fp, #1
 800b358:	2b01      	cmp	r3, #1
 800b35a:	9303      	str	r3, [sp, #12]
 800b35c:	bfb8      	it	lt
 800b35e:	2301      	movlt	r3, #1
 800b360:	e006      	b.n	800b370 <_dtoa_r+0x250>
 800b362:	2301      	movs	r3, #1
 800b364:	9309      	str	r3, [sp, #36]	@ 0x24
 800b366:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b368:	2b00      	cmp	r3, #0
 800b36a:	dd28      	ble.n	800b3be <_dtoa_r+0x29e>
 800b36c:	469b      	mov	fp, r3
 800b36e:	9303      	str	r3, [sp, #12]
 800b370:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b374:	2100      	movs	r1, #0
 800b376:	2204      	movs	r2, #4
 800b378:	f102 0514 	add.w	r5, r2, #20
 800b37c:	429d      	cmp	r5, r3
 800b37e:	d926      	bls.n	800b3ce <_dtoa_r+0x2ae>
 800b380:	6041      	str	r1, [r0, #4]
 800b382:	4648      	mov	r0, r9
 800b384:	f000 fd9c 	bl	800bec0 <_Balloc>
 800b388:	4682      	mov	sl, r0
 800b38a:	2800      	cmp	r0, #0
 800b38c:	d142      	bne.n	800b414 <_dtoa_r+0x2f4>
 800b38e:	4b1e      	ldr	r3, [pc, #120]	@ (800b408 <_dtoa_r+0x2e8>)
 800b390:	4602      	mov	r2, r0
 800b392:	f240 11af 	movw	r1, #431	@ 0x1af
 800b396:	e6da      	b.n	800b14e <_dtoa_r+0x2e>
 800b398:	2300      	movs	r3, #0
 800b39a:	e7e3      	b.n	800b364 <_dtoa_r+0x244>
 800b39c:	2300      	movs	r3, #0
 800b39e:	e7d5      	b.n	800b34c <_dtoa_r+0x22c>
 800b3a0:	2401      	movs	r4, #1
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	9307      	str	r3, [sp, #28]
 800b3a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b3a8:	f04f 3bff 	mov.w	fp, #4294967295
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800b3b2:	2312      	movs	r3, #18
 800b3b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b3b6:	e7db      	b.n	800b370 <_dtoa_r+0x250>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3bc:	e7f4      	b.n	800b3a8 <_dtoa_r+0x288>
 800b3be:	f04f 0b01 	mov.w	fp, #1
 800b3c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b3c6:	465b      	mov	r3, fp
 800b3c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b3cc:	e7d0      	b.n	800b370 <_dtoa_r+0x250>
 800b3ce:	3101      	adds	r1, #1
 800b3d0:	0052      	lsls	r2, r2, #1
 800b3d2:	e7d1      	b.n	800b378 <_dtoa_r+0x258>
 800b3d4:	f3af 8000 	nop.w
 800b3d8:	636f4361 	.word	0x636f4361
 800b3dc:	3fd287a7 	.word	0x3fd287a7
 800b3e0:	8b60c8b3 	.word	0x8b60c8b3
 800b3e4:	3fc68a28 	.word	0x3fc68a28
 800b3e8:	509f79fb 	.word	0x509f79fb
 800b3ec:	3fd34413 	.word	0x3fd34413
 800b3f0:	0800d311 	.word	0x0800d311
 800b3f4:	0800d328 	.word	0x0800d328
 800b3f8:	7ff00000 	.word	0x7ff00000
 800b3fc:	0800d2e1 	.word	0x0800d2e1
 800b400:	3ff80000 	.word	0x3ff80000
 800b404:	0800d478 	.word	0x0800d478
 800b408:	0800d380 	.word	0x0800d380
 800b40c:	0800d30d 	.word	0x0800d30d
 800b410:	0800d2e0 	.word	0x0800d2e0
 800b414:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b418:	6018      	str	r0, [r3, #0]
 800b41a:	9b03      	ldr	r3, [sp, #12]
 800b41c:	2b0e      	cmp	r3, #14
 800b41e:	f200 80a1 	bhi.w	800b564 <_dtoa_r+0x444>
 800b422:	2c00      	cmp	r4, #0
 800b424:	f000 809e 	beq.w	800b564 <_dtoa_r+0x444>
 800b428:	2f00      	cmp	r7, #0
 800b42a:	dd33      	ble.n	800b494 <_dtoa_r+0x374>
 800b42c:	4b9c      	ldr	r3, [pc, #624]	@ (800b6a0 <_dtoa_r+0x580>)
 800b42e:	f007 020f 	and.w	r2, r7, #15
 800b432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b436:	ed93 7b00 	vldr	d7, [r3]
 800b43a:	05f8      	lsls	r0, r7, #23
 800b43c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b440:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b444:	d516      	bpl.n	800b474 <_dtoa_r+0x354>
 800b446:	4b97      	ldr	r3, [pc, #604]	@ (800b6a4 <_dtoa_r+0x584>)
 800b448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b44c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b450:	f7f5 fa1c 	bl	800088c <__aeabi_ddiv>
 800b454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b458:	f004 040f 	and.w	r4, r4, #15
 800b45c:	2603      	movs	r6, #3
 800b45e:	4d91      	ldr	r5, [pc, #580]	@ (800b6a4 <_dtoa_r+0x584>)
 800b460:	b954      	cbnz	r4, 800b478 <_dtoa_r+0x358>
 800b462:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b466:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b46a:	f7f5 fa0f 	bl	800088c <__aeabi_ddiv>
 800b46e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b472:	e028      	b.n	800b4c6 <_dtoa_r+0x3a6>
 800b474:	2602      	movs	r6, #2
 800b476:	e7f2      	b.n	800b45e <_dtoa_r+0x33e>
 800b478:	07e1      	lsls	r1, r4, #31
 800b47a:	d508      	bpl.n	800b48e <_dtoa_r+0x36e>
 800b47c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b480:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b484:	f7f5 f8d8 	bl	8000638 <__aeabi_dmul>
 800b488:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b48c:	3601      	adds	r6, #1
 800b48e:	1064      	asrs	r4, r4, #1
 800b490:	3508      	adds	r5, #8
 800b492:	e7e5      	b.n	800b460 <_dtoa_r+0x340>
 800b494:	f000 80af 	beq.w	800b5f6 <_dtoa_r+0x4d6>
 800b498:	427c      	negs	r4, r7
 800b49a:	4b81      	ldr	r3, [pc, #516]	@ (800b6a0 <_dtoa_r+0x580>)
 800b49c:	4d81      	ldr	r5, [pc, #516]	@ (800b6a4 <_dtoa_r+0x584>)
 800b49e:	f004 020f 	and.w	r2, r4, #15
 800b4a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4ae:	f7f5 f8c3 	bl	8000638 <__aeabi_dmul>
 800b4b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4b6:	1124      	asrs	r4, r4, #4
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	2602      	movs	r6, #2
 800b4bc:	2c00      	cmp	r4, #0
 800b4be:	f040 808f 	bne.w	800b5e0 <_dtoa_r+0x4c0>
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1d3      	bne.n	800b46e <_dtoa_r+0x34e>
 800b4c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b4c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	f000 8094 	beq.w	800b5fa <_dtoa_r+0x4da>
 800b4d2:	4b75      	ldr	r3, [pc, #468]	@ (800b6a8 <_dtoa_r+0x588>)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	4629      	mov	r1, r5
 800b4da:	f7f5 fb1f 	bl	8000b1c <__aeabi_dcmplt>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	f000 808b 	beq.w	800b5fa <_dtoa_r+0x4da>
 800b4e4:	9b03      	ldr	r3, [sp, #12]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	f000 8087 	beq.w	800b5fa <_dtoa_r+0x4da>
 800b4ec:	f1bb 0f00 	cmp.w	fp, #0
 800b4f0:	dd34      	ble.n	800b55c <_dtoa_r+0x43c>
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	4b6d      	ldr	r3, [pc, #436]	@ (800b6ac <_dtoa_r+0x58c>)
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	f7f5 f89d 	bl	8000638 <__aeabi_dmul>
 800b4fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b502:	f107 38ff 	add.w	r8, r7, #4294967295
 800b506:	3601      	adds	r6, #1
 800b508:	465c      	mov	r4, fp
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7f5 f82a 	bl	8000564 <__aeabi_i2d>
 800b510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b514:	f7f5 f890 	bl	8000638 <__aeabi_dmul>
 800b518:	4b65      	ldr	r3, [pc, #404]	@ (800b6b0 <_dtoa_r+0x590>)
 800b51a:	2200      	movs	r2, #0
 800b51c:	f7f4 fed6 	bl	80002cc <__adddf3>
 800b520:	4605      	mov	r5, r0
 800b522:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b526:	2c00      	cmp	r4, #0
 800b528:	d16a      	bne.n	800b600 <_dtoa_r+0x4e0>
 800b52a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b52e:	4b61      	ldr	r3, [pc, #388]	@ (800b6b4 <_dtoa_r+0x594>)
 800b530:	2200      	movs	r2, #0
 800b532:	f7f4 fec9 	bl	80002c8 <__aeabi_dsub>
 800b536:	4602      	mov	r2, r0
 800b538:	460b      	mov	r3, r1
 800b53a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b53e:	462a      	mov	r2, r5
 800b540:	4633      	mov	r3, r6
 800b542:	f7f5 fb09 	bl	8000b58 <__aeabi_dcmpgt>
 800b546:	2800      	cmp	r0, #0
 800b548:	f040 8298 	bne.w	800ba7c <_dtoa_r+0x95c>
 800b54c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b550:	462a      	mov	r2, r5
 800b552:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b556:	f7f5 fae1 	bl	8000b1c <__aeabi_dcmplt>
 800b55a:	bb38      	cbnz	r0, 800b5ac <_dtoa_r+0x48c>
 800b55c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b560:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b564:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b566:	2b00      	cmp	r3, #0
 800b568:	f2c0 8157 	blt.w	800b81a <_dtoa_r+0x6fa>
 800b56c:	2f0e      	cmp	r7, #14
 800b56e:	f300 8154 	bgt.w	800b81a <_dtoa_r+0x6fa>
 800b572:	4b4b      	ldr	r3, [pc, #300]	@ (800b6a0 <_dtoa_r+0x580>)
 800b574:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b578:	ed93 7b00 	vldr	d7, [r3]
 800b57c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b57e:	2b00      	cmp	r3, #0
 800b580:	ed8d 7b00 	vstr	d7, [sp]
 800b584:	f280 80e5 	bge.w	800b752 <_dtoa_r+0x632>
 800b588:	9b03      	ldr	r3, [sp, #12]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	f300 80e1 	bgt.w	800b752 <_dtoa_r+0x632>
 800b590:	d10c      	bne.n	800b5ac <_dtoa_r+0x48c>
 800b592:	4b48      	ldr	r3, [pc, #288]	@ (800b6b4 <_dtoa_r+0x594>)
 800b594:	2200      	movs	r2, #0
 800b596:	ec51 0b17 	vmov	r0, r1, d7
 800b59a:	f7f5 f84d 	bl	8000638 <__aeabi_dmul>
 800b59e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5a2:	f7f5 facf 	bl	8000b44 <__aeabi_dcmpge>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	f000 8266 	beq.w	800ba78 <_dtoa_r+0x958>
 800b5ac:	2400      	movs	r4, #0
 800b5ae:	4625      	mov	r5, r4
 800b5b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5b2:	4656      	mov	r6, sl
 800b5b4:	ea6f 0803 	mvn.w	r8, r3
 800b5b8:	2700      	movs	r7, #0
 800b5ba:	4621      	mov	r1, r4
 800b5bc:	4648      	mov	r0, r9
 800b5be:	f000 fcbf 	bl	800bf40 <_Bfree>
 800b5c2:	2d00      	cmp	r5, #0
 800b5c4:	f000 80bd 	beq.w	800b742 <_dtoa_r+0x622>
 800b5c8:	b12f      	cbz	r7, 800b5d6 <_dtoa_r+0x4b6>
 800b5ca:	42af      	cmp	r7, r5
 800b5cc:	d003      	beq.n	800b5d6 <_dtoa_r+0x4b6>
 800b5ce:	4639      	mov	r1, r7
 800b5d0:	4648      	mov	r0, r9
 800b5d2:	f000 fcb5 	bl	800bf40 <_Bfree>
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f000 fcb1 	bl	800bf40 <_Bfree>
 800b5de:	e0b0      	b.n	800b742 <_dtoa_r+0x622>
 800b5e0:	07e2      	lsls	r2, r4, #31
 800b5e2:	d505      	bpl.n	800b5f0 <_dtoa_r+0x4d0>
 800b5e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5e8:	f7f5 f826 	bl	8000638 <__aeabi_dmul>
 800b5ec:	3601      	adds	r6, #1
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	1064      	asrs	r4, r4, #1
 800b5f2:	3508      	adds	r5, #8
 800b5f4:	e762      	b.n	800b4bc <_dtoa_r+0x39c>
 800b5f6:	2602      	movs	r6, #2
 800b5f8:	e765      	b.n	800b4c6 <_dtoa_r+0x3a6>
 800b5fa:	9c03      	ldr	r4, [sp, #12]
 800b5fc:	46b8      	mov	r8, r7
 800b5fe:	e784      	b.n	800b50a <_dtoa_r+0x3ea>
 800b600:	4b27      	ldr	r3, [pc, #156]	@ (800b6a0 <_dtoa_r+0x580>)
 800b602:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b604:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b608:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b60c:	4454      	add	r4, sl
 800b60e:	2900      	cmp	r1, #0
 800b610:	d054      	beq.n	800b6bc <_dtoa_r+0x59c>
 800b612:	4929      	ldr	r1, [pc, #164]	@ (800b6b8 <_dtoa_r+0x598>)
 800b614:	2000      	movs	r0, #0
 800b616:	f7f5 f939 	bl	800088c <__aeabi_ddiv>
 800b61a:	4633      	mov	r3, r6
 800b61c:	462a      	mov	r2, r5
 800b61e:	f7f4 fe53 	bl	80002c8 <__aeabi_dsub>
 800b622:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b626:	4656      	mov	r6, sl
 800b628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b62c:	f7f5 fab4 	bl	8000b98 <__aeabi_d2iz>
 800b630:	4605      	mov	r5, r0
 800b632:	f7f4 ff97 	bl	8000564 <__aeabi_i2d>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b63e:	f7f4 fe43 	bl	80002c8 <__aeabi_dsub>
 800b642:	3530      	adds	r5, #48	@ 0x30
 800b644:	4602      	mov	r2, r0
 800b646:	460b      	mov	r3, r1
 800b648:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b64c:	f806 5b01 	strb.w	r5, [r6], #1
 800b650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b654:	f7f5 fa62 	bl	8000b1c <__aeabi_dcmplt>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d172      	bne.n	800b742 <_dtoa_r+0x622>
 800b65c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b660:	4911      	ldr	r1, [pc, #68]	@ (800b6a8 <_dtoa_r+0x588>)
 800b662:	2000      	movs	r0, #0
 800b664:	f7f4 fe30 	bl	80002c8 <__aeabi_dsub>
 800b668:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b66c:	f7f5 fa56 	bl	8000b1c <__aeabi_dcmplt>
 800b670:	2800      	cmp	r0, #0
 800b672:	f040 80b4 	bne.w	800b7de <_dtoa_r+0x6be>
 800b676:	42a6      	cmp	r6, r4
 800b678:	f43f af70 	beq.w	800b55c <_dtoa_r+0x43c>
 800b67c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b680:	4b0a      	ldr	r3, [pc, #40]	@ (800b6ac <_dtoa_r+0x58c>)
 800b682:	2200      	movs	r2, #0
 800b684:	f7f4 ffd8 	bl	8000638 <__aeabi_dmul>
 800b688:	4b08      	ldr	r3, [pc, #32]	@ (800b6ac <_dtoa_r+0x58c>)
 800b68a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b68e:	2200      	movs	r2, #0
 800b690:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b694:	f7f4 ffd0 	bl	8000638 <__aeabi_dmul>
 800b698:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b69c:	e7c4      	b.n	800b628 <_dtoa_r+0x508>
 800b69e:	bf00      	nop
 800b6a0:	0800d478 	.word	0x0800d478
 800b6a4:	0800d450 	.word	0x0800d450
 800b6a8:	3ff00000 	.word	0x3ff00000
 800b6ac:	40240000 	.word	0x40240000
 800b6b0:	401c0000 	.word	0x401c0000
 800b6b4:	40140000 	.word	0x40140000
 800b6b8:	3fe00000 	.word	0x3fe00000
 800b6bc:	4631      	mov	r1, r6
 800b6be:	4628      	mov	r0, r5
 800b6c0:	f7f4 ffba 	bl	8000638 <__aeabi_dmul>
 800b6c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b6ca:	4656      	mov	r6, sl
 800b6cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6d0:	f7f5 fa62 	bl	8000b98 <__aeabi_d2iz>
 800b6d4:	4605      	mov	r5, r0
 800b6d6:	f7f4 ff45 	bl	8000564 <__aeabi_i2d>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	460b      	mov	r3, r1
 800b6de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6e2:	f7f4 fdf1 	bl	80002c8 <__aeabi_dsub>
 800b6e6:	3530      	adds	r5, #48	@ 0x30
 800b6e8:	f806 5b01 	strb.w	r5, [r6], #1
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	460b      	mov	r3, r1
 800b6f0:	42a6      	cmp	r6, r4
 800b6f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6f6:	f04f 0200 	mov.w	r2, #0
 800b6fa:	d124      	bne.n	800b746 <_dtoa_r+0x626>
 800b6fc:	4baf      	ldr	r3, [pc, #700]	@ (800b9bc <_dtoa_r+0x89c>)
 800b6fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b702:	f7f4 fde3 	bl	80002cc <__adddf3>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b70e:	f7f5 fa23 	bl	8000b58 <__aeabi_dcmpgt>
 800b712:	2800      	cmp	r0, #0
 800b714:	d163      	bne.n	800b7de <_dtoa_r+0x6be>
 800b716:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b71a:	49a8      	ldr	r1, [pc, #672]	@ (800b9bc <_dtoa_r+0x89c>)
 800b71c:	2000      	movs	r0, #0
 800b71e:	f7f4 fdd3 	bl	80002c8 <__aeabi_dsub>
 800b722:	4602      	mov	r2, r0
 800b724:	460b      	mov	r3, r1
 800b726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b72a:	f7f5 f9f7 	bl	8000b1c <__aeabi_dcmplt>
 800b72e:	2800      	cmp	r0, #0
 800b730:	f43f af14 	beq.w	800b55c <_dtoa_r+0x43c>
 800b734:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b736:	1e73      	subs	r3, r6, #1
 800b738:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b73a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b73e:	2b30      	cmp	r3, #48	@ 0x30
 800b740:	d0f8      	beq.n	800b734 <_dtoa_r+0x614>
 800b742:	4647      	mov	r7, r8
 800b744:	e03b      	b.n	800b7be <_dtoa_r+0x69e>
 800b746:	4b9e      	ldr	r3, [pc, #632]	@ (800b9c0 <_dtoa_r+0x8a0>)
 800b748:	f7f4 ff76 	bl	8000638 <__aeabi_dmul>
 800b74c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b750:	e7bc      	b.n	800b6cc <_dtoa_r+0x5ac>
 800b752:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b756:	4656      	mov	r6, sl
 800b758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b75c:	4620      	mov	r0, r4
 800b75e:	4629      	mov	r1, r5
 800b760:	f7f5 f894 	bl	800088c <__aeabi_ddiv>
 800b764:	f7f5 fa18 	bl	8000b98 <__aeabi_d2iz>
 800b768:	4680      	mov	r8, r0
 800b76a:	f7f4 fefb 	bl	8000564 <__aeabi_i2d>
 800b76e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b772:	f7f4 ff61 	bl	8000638 <__aeabi_dmul>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	4620      	mov	r0, r4
 800b77c:	4629      	mov	r1, r5
 800b77e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b782:	f7f4 fda1 	bl	80002c8 <__aeabi_dsub>
 800b786:	f806 4b01 	strb.w	r4, [r6], #1
 800b78a:	9d03      	ldr	r5, [sp, #12]
 800b78c:	eba6 040a 	sub.w	r4, r6, sl
 800b790:	42a5      	cmp	r5, r4
 800b792:	4602      	mov	r2, r0
 800b794:	460b      	mov	r3, r1
 800b796:	d133      	bne.n	800b800 <_dtoa_r+0x6e0>
 800b798:	f7f4 fd98 	bl	80002cc <__adddf3>
 800b79c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a0:	4604      	mov	r4, r0
 800b7a2:	460d      	mov	r5, r1
 800b7a4:	f7f5 f9d8 	bl	8000b58 <__aeabi_dcmpgt>
 800b7a8:	b9c0      	cbnz	r0, 800b7dc <_dtoa_r+0x6bc>
 800b7aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	4629      	mov	r1, r5
 800b7b2:	f7f5 f9a9 	bl	8000b08 <__aeabi_dcmpeq>
 800b7b6:	b110      	cbz	r0, 800b7be <_dtoa_r+0x69e>
 800b7b8:	f018 0f01 	tst.w	r8, #1
 800b7bc:	d10e      	bne.n	800b7dc <_dtoa_r+0x6bc>
 800b7be:	9902      	ldr	r1, [sp, #8]
 800b7c0:	4648      	mov	r0, r9
 800b7c2:	f000 fbbd 	bl	800bf40 <_Bfree>
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	7033      	strb	r3, [r6, #0]
 800b7ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b7cc:	3701      	adds	r7, #1
 800b7ce:	601f      	str	r7, [r3, #0]
 800b7d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	f000 824b 	beq.w	800bc6e <_dtoa_r+0xb4e>
 800b7d8:	601e      	str	r6, [r3, #0]
 800b7da:	e248      	b.n	800bc6e <_dtoa_r+0xb4e>
 800b7dc:	46b8      	mov	r8, r7
 800b7de:	4633      	mov	r3, r6
 800b7e0:	461e      	mov	r6, r3
 800b7e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7e6:	2a39      	cmp	r2, #57	@ 0x39
 800b7e8:	d106      	bne.n	800b7f8 <_dtoa_r+0x6d8>
 800b7ea:	459a      	cmp	sl, r3
 800b7ec:	d1f8      	bne.n	800b7e0 <_dtoa_r+0x6c0>
 800b7ee:	2230      	movs	r2, #48	@ 0x30
 800b7f0:	f108 0801 	add.w	r8, r8, #1
 800b7f4:	f88a 2000 	strb.w	r2, [sl]
 800b7f8:	781a      	ldrb	r2, [r3, #0]
 800b7fa:	3201      	adds	r2, #1
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	e7a0      	b.n	800b742 <_dtoa_r+0x622>
 800b800:	4b6f      	ldr	r3, [pc, #444]	@ (800b9c0 <_dtoa_r+0x8a0>)
 800b802:	2200      	movs	r2, #0
 800b804:	f7f4 ff18 	bl	8000638 <__aeabi_dmul>
 800b808:	2200      	movs	r2, #0
 800b80a:	2300      	movs	r3, #0
 800b80c:	4604      	mov	r4, r0
 800b80e:	460d      	mov	r5, r1
 800b810:	f7f5 f97a 	bl	8000b08 <__aeabi_dcmpeq>
 800b814:	2800      	cmp	r0, #0
 800b816:	d09f      	beq.n	800b758 <_dtoa_r+0x638>
 800b818:	e7d1      	b.n	800b7be <_dtoa_r+0x69e>
 800b81a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b81c:	2a00      	cmp	r2, #0
 800b81e:	f000 80ea 	beq.w	800b9f6 <_dtoa_r+0x8d6>
 800b822:	9a07      	ldr	r2, [sp, #28]
 800b824:	2a01      	cmp	r2, #1
 800b826:	f300 80cd 	bgt.w	800b9c4 <_dtoa_r+0x8a4>
 800b82a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b82c:	2a00      	cmp	r2, #0
 800b82e:	f000 80c1 	beq.w	800b9b4 <_dtoa_r+0x894>
 800b832:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b836:	9c08      	ldr	r4, [sp, #32]
 800b838:	9e00      	ldr	r6, [sp, #0]
 800b83a:	9a00      	ldr	r2, [sp, #0]
 800b83c:	441a      	add	r2, r3
 800b83e:	9200      	str	r2, [sp, #0]
 800b840:	9a06      	ldr	r2, [sp, #24]
 800b842:	2101      	movs	r1, #1
 800b844:	441a      	add	r2, r3
 800b846:	4648      	mov	r0, r9
 800b848:	9206      	str	r2, [sp, #24]
 800b84a:	f000 fc2d 	bl	800c0a8 <__i2b>
 800b84e:	4605      	mov	r5, r0
 800b850:	b166      	cbz	r6, 800b86c <_dtoa_r+0x74c>
 800b852:	9b06      	ldr	r3, [sp, #24]
 800b854:	2b00      	cmp	r3, #0
 800b856:	dd09      	ble.n	800b86c <_dtoa_r+0x74c>
 800b858:	42b3      	cmp	r3, r6
 800b85a:	9a00      	ldr	r2, [sp, #0]
 800b85c:	bfa8      	it	ge
 800b85e:	4633      	movge	r3, r6
 800b860:	1ad2      	subs	r2, r2, r3
 800b862:	9200      	str	r2, [sp, #0]
 800b864:	9a06      	ldr	r2, [sp, #24]
 800b866:	1af6      	subs	r6, r6, r3
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	9306      	str	r3, [sp, #24]
 800b86c:	9b08      	ldr	r3, [sp, #32]
 800b86e:	b30b      	cbz	r3, 800b8b4 <_dtoa_r+0x794>
 800b870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b872:	2b00      	cmp	r3, #0
 800b874:	f000 80c6 	beq.w	800ba04 <_dtoa_r+0x8e4>
 800b878:	2c00      	cmp	r4, #0
 800b87a:	f000 80c0 	beq.w	800b9fe <_dtoa_r+0x8de>
 800b87e:	4629      	mov	r1, r5
 800b880:	4622      	mov	r2, r4
 800b882:	4648      	mov	r0, r9
 800b884:	f000 fcc8 	bl	800c218 <__pow5mult>
 800b888:	9a02      	ldr	r2, [sp, #8]
 800b88a:	4601      	mov	r1, r0
 800b88c:	4605      	mov	r5, r0
 800b88e:	4648      	mov	r0, r9
 800b890:	f000 fc20 	bl	800c0d4 <__multiply>
 800b894:	9902      	ldr	r1, [sp, #8]
 800b896:	4680      	mov	r8, r0
 800b898:	4648      	mov	r0, r9
 800b89a:	f000 fb51 	bl	800bf40 <_Bfree>
 800b89e:	9b08      	ldr	r3, [sp, #32]
 800b8a0:	1b1b      	subs	r3, r3, r4
 800b8a2:	9308      	str	r3, [sp, #32]
 800b8a4:	f000 80b1 	beq.w	800ba0a <_dtoa_r+0x8ea>
 800b8a8:	9a08      	ldr	r2, [sp, #32]
 800b8aa:	4641      	mov	r1, r8
 800b8ac:	4648      	mov	r0, r9
 800b8ae:	f000 fcb3 	bl	800c218 <__pow5mult>
 800b8b2:	9002      	str	r0, [sp, #8]
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	4648      	mov	r0, r9
 800b8b8:	f000 fbf6 	bl	800c0a8 <__i2b>
 800b8bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8be:	4604      	mov	r4, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	f000 81d8 	beq.w	800bc76 <_dtoa_r+0xb56>
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	4601      	mov	r1, r0
 800b8ca:	4648      	mov	r0, r9
 800b8cc:	f000 fca4 	bl	800c218 <__pow5mult>
 800b8d0:	9b07      	ldr	r3, [sp, #28]
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	4604      	mov	r4, r0
 800b8d6:	f300 809f 	bgt.w	800ba18 <_dtoa_r+0x8f8>
 800b8da:	9b04      	ldr	r3, [sp, #16]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f040 8097 	bne.w	800ba10 <_dtoa_r+0x8f0>
 800b8e2:	9b05      	ldr	r3, [sp, #20]
 800b8e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f040 8093 	bne.w	800ba14 <_dtoa_r+0x8f4>
 800b8ee:	9b05      	ldr	r3, [sp, #20]
 800b8f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8f4:	0d1b      	lsrs	r3, r3, #20
 800b8f6:	051b      	lsls	r3, r3, #20
 800b8f8:	b133      	cbz	r3, 800b908 <_dtoa_r+0x7e8>
 800b8fa:	9b00      	ldr	r3, [sp, #0]
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	9300      	str	r3, [sp, #0]
 800b900:	9b06      	ldr	r3, [sp, #24]
 800b902:	3301      	adds	r3, #1
 800b904:	9306      	str	r3, [sp, #24]
 800b906:	2301      	movs	r3, #1
 800b908:	9308      	str	r3, [sp, #32]
 800b90a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f000 81b8 	beq.w	800bc82 <_dtoa_r+0xb62>
 800b912:	6923      	ldr	r3, [r4, #16]
 800b914:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b918:	6918      	ldr	r0, [r3, #16]
 800b91a:	f000 fb79 	bl	800c010 <__hi0bits>
 800b91e:	f1c0 0020 	rsb	r0, r0, #32
 800b922:	9b06      	ldr	r3, [sp, #24]
 800b924:	4418      	add	r0, r3
 800b926:	f010 001f 	ands.w	r0, r0, #31
 800b92a:	f000 8082 	beq.w	800ba32 <_dtoa_r+0x912>
 800b92e:	f1c0 0320 	rsb	r3, r0, #32
 800b932:	2b04      	cmp	r3, #4
 800b934:	dd73      	ble.n	800ba1e <_dtoa_r+0x8fe>
 800b936:	9b00      	ldr	r3, [sp, #0]
 800b938:	f1c0 001c 	rsb	r0, r0, #28
 800b93c:	4403      	add	r3, r0
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	9b06      	ldr	r3, [sp, #24]
 800b942:	4403      	add	r3, r0
 800b944:	4406      	add	r6, r0
 800b946:	9306      	str	r3, [sp, #24]
 800b948:	9b00      	ldr	r3, [sp, #0]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	dd05      	ble.n	800b95a <_dtoa_r+0x83a>
 800b94e:	9902      	ldr	r1, [sp, #8]
 800b950:	461a      	mov	r2, r3
 800b952:	4648      	mov	r0, r9
 800b954:	f000 fcba 	bl	800c2cc <__lshift>
 800b958:	9002      	str	r0, [sp, #8]
 800b95a:	9b06      	ldr	r3, [sp, #24]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	dd05      	ble.n	800b96c <_dtoa_r+0x84c>
 800b960:	4621      	mov	r1, r4
 800b962:	461a      	mov	r2, r3
 800b964:	4648      	mov	r0, r9
 800b966:	f000 fcb1 	bl	800c2cc <__lshift>
 800b96a:	4604      	mov	r4, r0
 800b96c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d061      	beq.n	800ba36 <_dtoa_r+0x916>
 800b972:	9802      	ldr	r0, [sp, #8]
 800b974:	4621      	mov	r1, r4
 800b976:	f000 fd15 	bl	800c3a4 <__mcmp>
 800b97a:	2800      	cmp	r0, #0
 800b97c:	da5b      	bge.n	800ba36 <_dtoa_r+0x916>
 800b97e:	2300      	movs	r3, #0
 800b980:	9902      	ldr	r1, [sp, #8]
 800b982:	220a      	movs	r2, #10
 800b984:	4648      	mov	r0, r9
 800b986:	f000 fafd 	bl	800bf84 <__multadd>
 800b98a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b98c:	9002      	str	r0, [sp, #8]
 800b98e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 8177 	beq.w	800bc86 <_dtoa_r+0xb66>
 800b998:	4629      	mov	r1, r5
 800b99a:	2300      	movs	r3, #0
 800b99c:	220a      	movs	r2, #10
 800b99e:	4648      	mov	r0, r9
 800b9a0:	f000 faf0 	bl	800bf84 <__multadd>
 800b9a4:	f1bb 0f00 	cmp.w	fp, #0
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	dc6f      	bgt.n	800ba8c <_dtoa_r+0x96c>
 800b9ac:	9b07      	ldr	r3, [sp, #28]
 800b9ae:	2b02      	cmp	r3, #2
 800b9b0:	dc49      	bgt.n	800ba46 <_dtoa_r+0x926>
 800b9b2:	e06b      	b.n	800ba8c <_dtoa_r+0x96c>
 800b9b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b9ba:	e73c      	b.n	800b836 <_dtoa_r+0x716>
 800b9bc:	3fe00000 	.word	0x3fe00000
 800b9c0:	40240000 	.word	0x40240000
 800b9c4:	9b03      	ldr	r3, [sp, #12]
 800b9c6:	1e5c      	subs	r4, r3, #1
 800b9c8:	9b08      	ldr	r3, [sp, #32]
 800b9ca:	42a3      	cmp	r3, r4
 800b9cc:	db09      	blt.n	800b9e2 <_dtoa_r+0x8c2>
 800b9ce:	1b1c      	subs	r4, r3, r4
 800b9d0:	9b03      	ldr	r3, [sp, #12]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	f6bf af30 	bge.w	800b838 <_dtoa_r+0x718>
 800b9d8:	9b00      	ldr	r3, [sp, #0]
 800b9da:	9a03      	ldr	r2, [sp, #12]
 800b9dc:	1a9e      	subs	r6, r3, r2
 800b9de:	2300      	movs	r3, #0
 800b9e0:	e72b      	b.n	800b83a <_dtoa_r+0x71a>
 800b9e2:	9b08      	ldr	r3, [sp, #32]
 800b9e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b9e6:	9408      	str	r4, [sp, #32]
 800b9e8:	1ae3      	subs	r3, r4, r3
 800b9ea:	441a      	add	r2, r3
 800b9ec:	9e00      	ldr	r6, [sp, #0]
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b9f2:	2400      	movs	r4, #0
 800b9f4:	e721      	b.n	800b83a <_dtoa_r+0x71a>
 800b9f6:	9c08      	ldr	r4, [sp, #32]
 800b9f8:	9e00      	ldr	r6, [sp, #0]
 800b9fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b9fc:	e728      	b.n	800b850 <_dtoa_r+0x730>
 800b9fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba02:	e751      	b.n	800b8a8 <_dtoa_r+0x788>
 800ba04:	9a08      	ldr	r2, [sp, #32]
 800ba06:	9902      	ldr	r1, [sp, #8]
 800ba08:	e750      	b.n	800b8ac <_dtoa_r+0x78c>
 800ba0a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ba0e:	e751      	b.n	800b8b4 <_dtoa_r+0x794>
 800ba10:	2300      	movs	r3, #0
 800ba12:	e779      	b.n	800b908 <_dtoa_r+0x7e8>
 800ba14:	9b04      	ldr	r3, [sp, #16]
 800ba16:	e777      	b.n	800b908 <_dtoa_r+0x7e8>
 800ba18:	2300      	movs	r3, #0
 800ba1a:	9308      	str	r3, [sp, #32]
 800ba1c:	e779      	b.n	800b912 <_dtoa_r+0x7f2>
 800ba1e:	d093      	beq.n	800b948 <_dtoa_r+0x828>
 800ba20:	9a00      	ldr	r2, [sp, #0]
 800ba22:	331c      	adds	r3, #28
 800ba24:	441a      	add	r2, r3
 800ba26:	9200      	str	r2, [sp, #0]
 800ba28:	9a06      	ldr	r2, [sp, #24]
 800ba2a:	441a      	add	r2, r3
 800ba2c:	441e      	add	r6, r3
 800ba2e:	9206      	str	r2, [sp, #24]
 800ba30:	e78a      	b.n	800b948 <_dtoa_r+0x828>
 800ba32:	4603      	mov	r3, r0
 800ba34:	e7f4      	b.n	800ba20 <_dtoa_r+0x900>
 800ba36:	9b03      	ldr	r3, [sp, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	46b8      	mov	r8, r7
 800ba3c:	dc20      	bgt.n	800ba80 <_dtoa_r+0x960>
 800ba3e:	469b      	mov	fp, r3
 800ba40:	9b07      	ldr	r3, [sp, #28]
 800ba42:	2b02      	cmp	r3, #2
 800ba44:	dd1e      	ble.n	800ba84 <_dtoa_r+0x964>
 800ba46:	f1bb 0f00 	cmp.w	fp, #0
 800ba4a:	f47f adb1 	bne.w	800b5b0 <_dtoa_r+0x490>
 800ba4e:	4621      	mov	r1, r4
 800ba50:	465b      	mov	r3, fp
 800ba52:	2205      	movs	r2, #5
 800ba54:	4648      	mov	r0, r9
 800ba56:	f000 fa95 	bl	800bf84 <__multadd>
 800ba5a:	4601      	mov	r1, r0
 800ba5c:	4604      	mov	r4, r0
 800ba5e:	9802      	ldr	r0, [sp, #8]
 800ba60:	f000 fca0 	bl	800c3a4 <__mcmp>
 800ba64:	2800      	cmp	r0, #0
 800ba66:	f77f ada3 	ble.w	800b5b0 <_dtoa_r+0x490>
 800ba6a:	4656      	mov	r6, sl
 800ba6c:	2331      	movs	r3, #49	@ 0x31
 800ba6e:	f806 3b01 	strb.w	r3, [r6], #1
 800ba72:	f108 0801 	add.w	r8, r8, #1
 800ba76:	e59f      	b.n	800b5b8 <_dtoa_r+0x498>
 800ba78:	9c03      	ldr	r4, [sp, #12]
 800ba7a:	46b8      	mov	r8, r7
 800ba7c:	4625      	mov	r5, r4
 800ba7e:	e7f4      	b.n	800ba6a <_dtoa_r+0x94a>
 800ba80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ba84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f000 8101 	beq.w	800bc8e <_dtoa_r+0xb6e>
 800ba8c:	2e00      	cmp	r6, #0
 800ba8e:	dd05      	ble.n	800ba9c <_dtoa_r+0x97c>
 800ba90:	4629      	mov	r1, r5
 800ba92:	4632      	mov	r2, r6
 800ba94:	4648      	mov	r0, r9
 800ba96:	f000 fc19 	bl	800c2cc <__lshift>
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	9b08      	ldr	r3, [sp, #32]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d05c      	beq.n	800bb5c <_dtoa_r+0xa3c>
 800baa2:	6869      	ldr	r1, [r5, #4]
 800baa4:	4648      	mov	r0, r9
 800baa6:	f000 fa0b 	bl	800bec0 <_Balloc>
 800baaa:	4606      	mov	r6, r0
 800baac:	b928      	cbnz	r0, 800baba <_dtoa_r+0x99a>
 800baae:	4b82      	ldr	r3, [pc, #520]	@ (800bcb8 <_dtoa_r+0xb98>)
 800bab0:	4602      	mov	r2, r0
 800bab2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bab6:	f7ff bb4a 	b.w	800b14e <_dtoa_r+0x2e>
 800baba:	692a      	ldr	r2, [r5, #16]
 800babc:	3202      	adds	r2, #2
 800babe:	0092      	lsls	r2, r2, #2
 800bac0:	f105 010c 	add.w	r1, r5, #12
 800bac4:	300c      	adds	r0, #12
 800bac6:	f7ff fa94 	bl	800aff2 <memcpy>
 800baca:	2201      	movs	r2, #1
 800bacc:	4631      	mov	r1, r6
 800bace:	4648      	mov	r0, r9
 800bad0:	f000 fbfc 	bl	800c2cc <__lshift>
 800bad4:	f10a 0301 	add.w	r3, sl, #1
 800bad8:	9300      	str	r3, [sp, #0]
 800bada:	eb0a 030b 	add.w	r3, sl, fp
 800bade:	9308      	str	r3, [sp, #32]
 800bae0:	9b04      	ldr	r3, [sp, #16]
 800bae2:	f003 0301 	and.w	r3, r3, #1
 800bae6:	462f      	mov	r7, r5
 800bae8:	9306      	str	r3, [sp, #24]
 800baea:	4605      	mov	r5, r0
 800baec:	9b00      	ldr	r3, [sp, #0]
 800baee:	9802      	ldr	r0, [sp, #8]
 800baf0:	4621      	mov	r1, r4
 800baf2:	f103 3bff 	add.w	fp, r3, #4294967295
 800baf6:	f7ff fa8a 	bl	800b00e <quorem>
 800bafa:	4603      	mov	r3, r0
 800bafc:	3330      	adds	r3, #48	@ 0x30
 800bafe:	9003      	str	r0, [sp, #12]
 800bb00:	4639      	mov	r1, r7
 800bb02:	9802      	ldr	r0, [sp, #8]
 800bb04:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb06:	f000 fc4d 	bl	800c3a4 <__mcmp>
 800bb0a:	462a      	mov	r2, r5
 800bb0c:	9004      	str	r0, [sp, #16]
 800bb0e:	4621      	mov	r1, r4
 800bb10:	4648      	mov	r0, r9
 800bb12:	f000 fc63 	bl	800c3dc <__mdiff>
 800bb16:	68c2      	ldr	r2, [r0, #12]
 800bb18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	bb02      	cbnz	r2, 800bb60 <_dtoa_r+0xa40>
 800bb1e:	4601      	mov	r1, r0
 800bb20:	9802      	ldr	r0, [sp, #8]
 800bb22:	f000 fc3f 	bl	800c3a4 <__mcmp>
 800bb26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb28:	4602      	mov	r2, r0
 800bb2a:	4631      	mov	r1, r6
 800bb2c:	4648      	mov	r0, r9
 800bb2e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb30:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb32:	f000 fa05 	bl	800bf40 <_Bfree>
 800bb36:	9b07      	ldr	r3, [sp, #28]
 800bb38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb3a:	9e00      	ldr	r6, [sp, #0]
 800bb3c:	ea42 0103 	orr.w	r1, r2, r3
 800bb40:	9b06      	ldr	r3, [sp, #24]
 800bb42:	4319      	orrs	r1, r3
 800bb44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb46:	d10d      	bne.n	800bb64 <_dtoa_r+0xa44>
 800bb48:	2b39      	cmp	r3, #57	@ 0x39
 800bb4a:	d027      	beq.n	800bb9c <_dtoa_r+0xa7c>
 800bb4c:	9a04      	ldr	r2, [sp, #16]
 800bb4e:	2a00      	cmp	r2, #0
 800bb50:	dd01      	ble.n	800bb56 <_dtoa_r+0xa36>
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	3331      	adds	r3, #49	@ 0x31
 800bb56:	f88b 3000 	strb.w	r3, [fp]
 800bb5a:	e52e      	b.n	800b5ba <_dtoa_r+0x49a>
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	e7b9      	b.n	800bad4 <_dtoa_r+0x9b4>
 800bb60:	2201      	movs	r2, #1
 800bb62:	e7e2      	b.n	800bb2a <_dtoa_r+0xa0a>
 800bb64:	9904      	ldr	r1, [sp, #16]
 800bb66:	2900      	cmp	r1, #0
 800bb68:	db04      	blt.n	800bb74 <_dtoa_r+0xa54>
 800bb6a:	9807      	ldr	r0, [sp, #28]
 800bb6c:	4301      	orrs	r1, r0
 800bb6e:	9806      	ldr	r0, [sp, #24]
 800bb70:	4301      	orrs	r1, r0
 800bb72:	d120      	bne.n	800bbb6 <_dtoa_r+0xa96>
 800bb74:	2a00      	cmp	r2, #0
 800bb76:	ddee      	ble.n	800bb56 <_dtoa_r+0xa36>
 800bb78:	9902      	ldr	r1, [sp, #8]
 800bb7a:	9300      	str	r3, [sp, #0]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	4648      	mov	r0, r9
 800bb80:	f000 fba4 	bl	800c2cc <__lshift>
 800bb84:	4621      	mov	r1, r4
 800bb86:	9002      	str	r0, [sp, #8]
 800bb88:	f000 fc0c 	bl	800c3a4 <__mcmp>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	9b00      	ldr	r3, [sp, #0]
 800bb90:	dc02      	bgt.n	800bb98 <_dtoa_r+0xa78>
 800bb92:	d1e0      	bne.n	800bb56 <_dtoa_r+0xa36>
 800bb94:	07da      	lsls	r2, r3, #31
 800bb96:	d5de      	bpl.n	800bb56 <_dtoa_r+0xa36>
 800bb98:	2b39      	cmp	r3, #57	@ 0x39
 800bb9a:	d1da      	bne.n	800bb52 <_dtoa_r+0xa32>
 800bb9c:	2339      	movs	r3, #57	@ 0x39
 800bb9e:	f88b 3000 	strb.w	r3, [fp]
 800bba2:	4633      	mov	r3, r6
 800bba4:	461e      	mov	r6, r3
 800bba6:	3b01      	subs	r3, #1
 800bba8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bbac:	2a39      	cmp	r2, #57	@ 0x39
 800bbae:	d04e      	beq.n	800bc4e <_dtoa_r+0xb2e>
 800bbb0:	3201      	adds	r2, #1
 800bbb2:	701a      	strb	r2, [r3, #0]
 800bbb4:	e501      	b.n	800b5ba <_dtoa_r+0x49a>
 800bbb6:	2a00      	cmp	r2, #0
 800bbb8:	dd03      	ble.n	800bbc2 <_dtoa_r+0xaa2>
 800bbba:	2b39      	cmp	r3, #57	@ 0x39
 800bbbc:	d0ee      	beq.n	800bb9c <_dtoa_r+0xa7c>
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	e7c9      	b.n	800bb56 <_dtoa_r+0xa36>
 800bbc2:	9a00      	ldr	r2, [sp, #0]
 800bbc4:	9908      	ldr	r1, [sp, #32]
 800bbc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bbca:	428a      	cmp	r2, r1
 800bbcc:	d028      	beq.n	800bc20 <_dtoa_r+0xb00>
 800bbce:	9902      	ldr	r1, [sp, #8]
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	220a      	movs	r2, #10
 800bbd4:	4648      	mov	r0, r9
 800bbd6:	f000 f9d5 	bl	800bf84 <__multadd>
 800bbda:	42af      	cmp	r7, r5
 800bbdc:	9002      	str	r0, [sp, #8]
 800bbde:	f04f 0300 	mov.w	r3, #0
 800bbe2:	f04f 020a 	mov.w	r2, #10
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	4648      	mov	r0, r9
 800bbea:	d107      	bne.n	800bbfc <_dtoa_r+0xadc>
 800bbec:	f000 f9ca 	bl	800bf84 <__multadd>
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	4605      	mov	r5, r0
 800bbf4:	9b00      	ldr	r3, [sp, #0]
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	9300      	str	r3, [sp, #0]
 800bbfa:	e777      	b.n	800baec <_dtoa_r+0x9cc>
 800bbfc:	f000 f9c2 	bl	800bf84 <__multadd>
 800bc00:	4629      	mov	r1, r5
 800bc02:	4607      	mov	r7, r0
 800bc04:	2300      	movs	r3, #0
 800bc06:	220a      	movs	r2, #10
 800bc08:	4648      	mov	r0, r9
 800bc0a:	f000 f9bb 	bl	800bf84 <__multadd>
 800bc0e:	4605      	mov	r5, r0
 800bc10:	e7f0      	b.n	800bbf4 <_dtoa_r+0xad4>
 800bc12:	f1bb 0f00 	cmp.w	fp, #0
 800bc16:	bfcc      	ite	gt
 800bc18:	465e      	movgt	r6, fp
 800bc1a:	2601      	movle	r6, #1
 800bc1c:	4456      	add	r6, sl
 800bc1e:	2700      	movs	r7, #0
 800bc20:	9902      	ldr	r1, [sp, #8]
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	2201      	movs	r2, #1
 800bc26:	4648      	mov	r0, r9
 800bc28:	f000 fb50 	bl	800c2cc <__lshift>
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	9002      	str	r0, [sp, #8]
 800bc30:	f000 fbb8 	bl	800c3a4 <__mcmp>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	dcb4      	bgt.n	800bba2 <_dtoa_r+0xa82>
 800bc38:	d102      	bne.n	800bc40 <_dtoa_r+0xb20>
 800bc3a:	9b00      	ldr	r3, [sp, #0]
 800bc3c:	07db      	lsls	r3, r3, #31
 800bc3e:	d4b0      	bmi.n	800bba2 <_dtoa_r+0xa82>
 800bc40:	4633      	mov	r3, r6
 800bc42:	461e      	mov	r6, r3
 800bc44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc48:	2a30      	cmp	r2, #48	@ 0x30
 800bc4a:	d0fa      	beq.n	800bc42 <_dtoa_r+0xb22>
 800bc4c:	e4b5      	b.n	800b5ba <_dtoa_r+0x49a>
 800bc4e:	459a      	cmp	sl, r3
 800bc50:	d1a8      	bne.n	800bba4 <_dtoa_r+0xa84>
 800bc52:	2331      	movs	r3, #49	@ 0x31
 800bc54:	f108 0801 	add.w	r8, r8, #1
 800bc58:	f88a 3000 	strb.w	r3, [sl]
 800bc5c:	e4ad      	b.n	800b5ba <_dtoa_r+0x49a>
 800bc5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bcbc <_dtoa_r+0xb9c>
 800bc64:	b11b      	cbz	r3, 800bc6e <_dtoa_r+0xb4e>
 800bc66:	f10a 0308 	add.w	r3, sl, #8
 800bc6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bc6c:	6013      	str	r3, [r2, #0]
 800bc6e:	4650      	mov	r0, sl
 800bc70:	b017      	add	sp, #92	@ 0x5c
 800bc72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc76:	9b07      	ldr	r3, [sp, #28]
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	f77f ae2e 	ble.w	800b8da <_dtoa_r+0x7ba>
 800bc7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc80:	9308      	str	r3, [sp, #32]
 800bc82:	2001      	movs	r0, #1
 800bc84:	e64d      	b.n	800b922 <_dtoa_r+0x802>
 800bc86:	f1bb 0f00 	cmp.w	fp, #0
 800bc8a:	f77f aed9 	ble.w	800ba40 <_dtoa_r+0x920>
 800bc8e:	4656      	mov	r6, sl
 800bc90:	9802      	ldr	r0, [sp, #8]
 800bc92:	4621      	mov	r1, r4
 800bc94:	f7ff f9bb 	bl	800b00e <quorem>
 800bc98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bc9c:	f806 3b01 	strb.w	r3, [r6], #1
 800bca0:	eba6 020a 	sub.w	r2, r6, sl
 800bca4:	4593      	cmp	fp, r2
 800bca6:	ddb4      	ble.n	800bc12 <_dtoa_r+0xaf2>
 800bca8:	9902      	ldr	r1, [sp, #8]
 800bcaa:	2300      	movs	r3, #0
 800bcac:	220a      	movs	r2, #10
 800bcae:	4648      	mov	r0, r9
 800bcb0:	f000 f968 	bl	800bf84 <__multadd>
 800bcb4:	9002      	str	r0, [sp, #8]
 800bcb6:	e7eb      	b.n	800bc90 <_dtoa_r+0xb70>
 800bcb8:	0800d380 	.word	0x0800d380
 800bcbc:	0800d304 	.word	0x0800d304

0800bcc0 <_free_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	2900      	cmp	r1, #0
 800bcc6:	d041      	beq.n	800bd4c <_free_r+0x8c>
 800bcc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bccc:	1f0c      	subs	r4, r1, #4
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	bfb8      	it	lt
 800bcd2:	18e4      	addlt	r4, r4, r3
 800bcd4:	f000 f8e8 	bl	800bea8 <__malloc_lock>
 800bcd8:	4a1d      	ldr	r2, [pc, #116]	@ (800bd50 <_free_r+0x90>)
 800bcda:	6813      	ldr	r3, [r2, #0]
 800bcdc:	b933      	cbnz	r3, 800bcec <_free_r+0x2c>
 800bcde:	6063      	str	r3, [r4, #4]
 800bce0:	6014      	str	r4, [r2, #0]
 800bce2:	4628      	mov	r0, r5
 800bce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bce8:	f000 b8e4 	b.w	800beb4 <__malloc_unlock>
 800bcec:	42a3      	cmp	r3, r4
 800bcee:	d908      	bls.n	800bd02 <_free_r+0x42>
 800bcf0:	6820      	ldr	r0, [r4, #0]
 800bcf2:	1821      	adds	r1, r4, r0
 800bcf4:	428b      	cmp	r3, r1
 800bcf6:	bf01      	itttt	eq
 800bcf8:	6819      	ldreq	r1, [r3, #0]
 800bcfa:	685b      	ldreq	r3, [r3, #4]
 800bcfc:	1809      	addeq	r1, r1, r0
 800bcfe:	6021      	streq	r1, [r4, #0]
 800bd00:	e7ed      	b.n	800bcde <_free_r+0x1e>
 800bd02:	461a      	mov	r2, r3
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	b10b      	cbz	r3, 800bd0c <_free_r+0x4c>
 800bd08:	42a3      	cmp	r3, r4
 800bd0a:	d9fa      	bls.n	800bd02 <_free_r+0x42>
 800bd0c:	6811      	ldr	r1, [r2, #0]
 800bd0e:	1850      	adds	r0, r2, r1
 800bd10:	42a0      	cmp	r0, r4
 800bd12:	d10b      	bne.n	800bd2c <_free_r+0x6c>
 800bd14:	6820      	ldr	r0, [r4, #0]
 800bd16:	4401      	add	r1, r0
 800bd18:	1850      	adds	r0, r2, r1
 800bd1a:	4283      	cmp	r3, r0
 800bd1c:	6011      	str	r1, [r2, #0]
 800bd1e:	d1e0      	bne.n	800bce2 <_free_r+0x22>
 800bd20:	6818      	ldr	r0, [r3, #0]
 800bd22:	685b      	ldr	r3, [r3, #4]
 800bd24:	6053      	str	r3, [r2, #4]
 800bd26:	4408      	add	r0, r1
 800bd28:	6010      	str	r0, [r2, #0]
 800bd2a:	e7da      	b.n	800bce2 <_free_r+0x22>
 800bd2c:	d902      	bls.n	800bd34 <_free_r+0x74>
 800bd2e:	230c      	movs	r3, #12
 800bd30:	602b      	str	r3, [r5, #0]
 800bd32:	e7d6      	b.n	800bce2 <_free_r+0x22>
 800bd34:	6820      	ldr	r0, [r4, #0]
 800bd36:	1821      	adds	r1, r4, r0
 800bd38:	428b      	cmp	r3, r1
 800bd3a:	bf04      	itt	eq
 800bd3c:	6819      	ldreq	r1, [r3, #0]
 800bd3e:	685b      	ldreq	r3, [r3, #4]
 800bd40:	6063      	str	r3, [r4, #4]
 800bd42:	bf04      	itt	eq
 800bd44:	1809      	addeq	r1, r1, r0
 800bd46:	6021      	streq	r1, [r4, #0]
 800bd48:	6054      	str	r4, [r2, #4]
 800bd4a:	e7ca      	b.n	800bce2 <_free_r+0x22>
 800bd4c:	bd38      	pop	{r3, r4, r5, pc}
 800bd4e:	bf00      	nop
 800bd50:	200007a4 	.word	0x200007a4

0800bd54 <malloc>:
 800bd54:	4b02      	ldr	r3, [pc, #8]	@ (800bd60 <malloc+0xc>)
 800bd56:	4601      	mov	r1, r0
 800bd58:	6818      	ldr	r0, [r3, #0]
 800bd5a:	f000 b825 	b.w	800bda8 <_malloc_r>
 800bd5e:	bf00      	nop
 800bd60:	20000028 	.word	0x20000028

0800bd64 <sbrk_aligned>:
 800bd64:	b570      	push	{r4, r5, r6, lr}
 800bd66:	4e0f      	ldr	r6, [pc, #60]	@ (800bda4 <sbrk_aligned+0x40>)
 800bd68:	460c      	mov	r4, r1
 800bd6a:	6831      	ldr	r1, [r6, #0]
 800bd6c:	4605      	mov	r5, r0
 800bd6e:	b911      	cbnz	r1, 800bd76 <sbrk_aligned+0x12>
 800bd70:	f001 f804 	bl	800cd7c <_sbrk_r>
 800bd74:	6030      	str	r0, [r6, #0]
 800bd76:	4621      	mov	r1, r4
 800bd78:	4628      	mov	r0, r5
 800bd7a:	f000 ffff 	bl	800cd7c <_sbrk_r>
 800bd7e:	1c43      	adds	r3, r0, #1
 800bd80:	d103      	bne.n	800bd8a <sbrk_aligned+0x26>
 800bd82:	f04f 34ff 	mov.w	r4, #4294967295
 800bd86:	4620      	mov	r0, r4
 800bd88:	bd70      	pop	{r4, r5, r6, pc}
 800bd8a:	1cc4      	adds	r4, r0, #3
 800bd8c:	f024 0403 	bic.w	r4, r4, #3
 800bd90:	42a0      	cmp	r0, r4
 800bd92:	d0f8      	beq.n	800bd86 <sbrk_aligned+0x22>
 800bd94:	1a21      	subs	r1, r4, r0
 800bd96:	4628      	mov	r0, r5
 800bd98:	f000 fff0 	bl	800cd7c <_sbrk_r>
 800bd9c:	3001      	adds	r0, #1
 800bd9e:	d1f2      	bne.n	800bd86 <sbrk_aligned+0x22>
 800bda0:	e7ef      	b.n	800bd82 <sbrk_aligned+0x1e>
 800bda2:	bf00      	nop
 800bda4:	200007a0 	.word	0x200007a0

0800bda8 <_malloc_r>:
 800bda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdac:	1ccd      	adds	r5, r1, #3
 800bdae:	f025 0503 	bic.w	r5, r5, #3
 800bdb2:	3508      	adds	r5, #8
 800bdb4:	2d0c      	cmp	r5, #12
 800bdb6:	bf38      	it	cc
 800bdb8:	250c      	movcc	r5, #12
 800bdba:	2d00      	cmp	r5, #0
 800bdbc:	4606      	mov	r6, r0
 800bdbe:	db01      	blt.n	800bdc4 <_malloc_r+0x1c>
 800bdc0:	42a9      	cmp	r1, r5
 800bdc2:	d904      	bls.n	800bdce <_malloc_r+0x26>
 800bdc4:	230c      	movs	r3, #12
 800bdc6:	6033      	str	r3, [r6, #0]
 800bdc8:	2000      	movs	r0, #0
 800bdca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bea4 <_malloc_r+0xfc>
 800bdd2:	f000 f869 	bl	800bea8 <__malloc_lock>
 800bdd6:	f8d8 3000 	ldr.w	r3, [r8]
 800bdda:	461c      	mov	r4, r3
 800bddc:	bb44      	cbnz	r4, 800be30 <_malloc_r+0x88>
 800bdde:	4629      	mov	r1, r5
 800bde0:	4630      	mov	r0, r6
 800bde2:	f7ff ffbf 	bl	800bd64 <sbrk_aligned>
 800bde6:	1c43      	adds	r3, r0, #1
 800bde8:	4604      	mov	r4, r0
 800bdea:	d158      	bne.n	800be9e <_malloc_r+0xf6>
 800bdec:	f8d8 4000 	ldr.w	r4, [r8]
 800bdf0:	4627      	mov	r7, r4
 800bdf2:	2f00      	cmp	r7, #0
 800bdf4:	d143      	bne.n	800be7e <_malloc_r+0xd6>
 800bdf6:	2c00      	cmp	r4, #0
 800bdf8:	d04b      	beq.n	800be92 <_malloc_r+0xea>
 800bdfa:	6823      	ldr	r3, [r4, #0]
 800bdfc:	4639      	mov	r1, r7
 800bdfe:	4630      	mov	r0, r6
 800be00:	eb04 0903 	add.w	r9, r4, r3
 800be04:	f000 ffba 	bl	800cd7c <_sbrk_r>
 800be08:	4581      	cmp	r9, r0
 800be0a:	d142      	bne.n	800be92 <_malloc_r+0xea>
 800be0c:	6821      	ldr	r1, [r4, #0]
 800be0e:	1a6d      	subs	r5, r5, r1
 800be10:	4629      	mov	r1, r5
 800be12:	4630      	mov	r0, r6
 800be14:	f7ff ffa6 	bl	800bd64 <sbrk_aligned>
 800be18:	3001      	adds	r0, #1
 800be1a:	d03a      	beq.n	800be92 <_malloc_r+0xea>
 800be1c:	6823      	ldr	r3, [r4, #0]
 800be1e:	442b      	add	r3, r5
 800be20:	6023      	str	r3, [r4, #0]
 800be22:	f8d8 3000 	ldr.w	r3, [r8]
 800be26:	685a      	ldr	r2, [r3, #4]
 800be28:	bb62      	cbnz	r2, 800be84 <_malloc_r+0xdc>
 800be2a:	f8c8 7000 	str.w	r7, [r8]
 800be2e:	e00f      	b.n	800be50 <_malloc_r+0xa8>
 800be30:	6822      	ldr	r2, [r4, #0]
 800be32:	1b52      	subs	r2, r2, r5
 800be34:	d420      	bmi.n	800be78 <_malloc_r+0xd0>
 800be36:	2a0b      	cmp	r2, #11
 800be38:	d917      	bls.n	800be6a <_malloc_r+0xc2>
 800be3a:	1961      	adds	r1, r4, r5
 800be3c:	42a3      	cmp	r3, r4
 800be3e:	6025      	str	r5, [r4, #0]
 800be40:	bf18      	it	ne
 800be42:	6059      	strne	r1, [r3, #4]
 800be44:	6863      	ldr	r3, [r4, #4]
 800be46:	bf08      	it	eq
 800be48:	f8c8 1000 	streq.w	r1, [r8]
 800be4c:	5162      	str	r2, [r4, r5]
 800be4e:	604b      	str	r3, [r1, #4]
 800be50:	4630      	mov	r0, r6
 800be52:	f000 f82f 	bl	800beb4 <__malloc_unlock>
 800be56:	f104 000b 	add.w	r0, r4, #11
 800be5a:	1d23      	adds	r3, r4, #4
 800be5c:	f020 0007 	bic.w	r0, r0, #7
 800be60:	1ac2      	subs	r2, r0, r3
 800be62:	bf1c      	itt	ne
 800be64:	1a1b      	subne	r3, r3, r0
 800be66:	50a3      	strne	r3, [r4, r2]
 800be68:	e7af      	b.n	800bdca <_malloc_r+0x22>
 800be6a:	6862      	ldr	r2, [r4, #4]
 800be6c:	42a3      	cmp	r3, r4
 800be6e:	bf0c      	ite	eq
 800be70:	f8c8 2000 	streq.w	r2, [r8]
 800be74:	605a      	strne	r2, [r3, #4]
 800be76:	e7eb      	b.n	800be50 <_malloc_r+0xa8>
 800be78:	4623      	mov	r3, r4
 800be7a:	6864      	ldr	r4, [r4, #4]
 800be7c:	e7ae      	b.n	800bddc <_malloc_r+0x34>
 800be7e:	463c      	mov	r4, r7
 800be80:	687f      	ldr	r7, [r7, #4]
 800be82:	e7b6      	b.n	800bdf2 <_malloc_r+0x4a>
 800be84:	461a      	mov	r2, r3
 800be86:	685b      	ldr	r3, [r3, #4]
 800be88:	42a3      	cmp	r3, r4
 800be8a:	d1fb      	bne.n	800be84 <_malloc_r+0xdc>
 800be8c:	2300      	movs	r3, #0
 800be8e:	6053      	str	r3, [r2, #4]
 800be90:	e7de      	b.n	800be50 <_malloc_r+0xa8>
 800be92:	230c      	movs	r3, #12
 800be94:	6033      	str	r3, [r6, #0]
 800be96:	4630      	mov	r0, r6
 800be98:	f000 f80c 	bl	800beb4 <__malloc_unlock>
 800be9c:	e794      	b.n	800bdc8 <_malloc_r+0x20>
 800be9e:	6005      	str	r5, [r0, #0]
 800bea0:	e7d6      	b.n	800be50 <_malloc_r+0xa8>
 800bea2:	bf00      	nop
 800bea4:	200007a4 	.word	0x200007a4

0800bea8 <__malloc_lock>:
 800bea8:	4801      	ldr	r0, [pc, #4]	@ (800beb0 <__malloc_lock+0x8>)
 800beaa:	f7ff b8a0 	b.w	800afee <__retarget_lock_acquire_recursive>
 800beae:	bf00      	nop
 800beb0:	2000079c 	.word	0x2000079c

0800beb4 <__malloc_unlock>:
 800beb4:	4801      	ldr	r0, [pc, #4]	@ (800bebc <__malloc_unlock+0x8>)
 800beb6:	f7ff b89b 	b.w	800aff0 <__retarget_lock_release_recursive>
 800beba:	bf00      	nop
 800bebc:	2000079c 	.word	0x2000079c

0800bec0 <_Balloc>:
 800bec0:	b570      	push	{r4, r5, r6, lr}
 800bec2:	69c6      	ldr	r6, [r0, #28]
 800bec4:	4604      	mov	r4, r0
 800bec6:	460d      	mov	r5, r1
 800bec8:	b976      	cbnz	r6, 800bee8 <_Balloc+0x28>
 800beca:	2010      	movs	r0, #16
 800becc:	f7ff ff42 	bl	800bd54 <malloc>
 800bed0:	4602      	mov	r2, r0
 800bed2:	61e0      	str	r0, [r4, #28]
 800bed4:	b920      	cbnz	r0, 800bee0 <_Balloc+0x20>
 800bed6:	4b18      	ldr	r3, [pc, #96]	@ (800bf38 <_Balloc+0x78>)
 800bed8:	4818      	ldr	r0, [pc, #96]	@ (800bf3c <_Balloc+0x7c>)
 800beda:	216b      	movs	r1, #107	@ 0x6b
 800bedc:	f000 ff5e 	bl	800cd9c <__assert_func>
 800bee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bee4:	6006      	str	r6, [r0, #0]
 800bee6:	60c6      	str	r6, [r0, #12]
 800bee8:	69e6      	ldr	r6, [r4, #28]
 800beea:	68f3      	ldr	r3, [r6, #12]
 800beec:	b183      	cbz	r3, 800bf10 <_Balloc+0x50>
 800beee:	69e3      	ldr	r3, [r4, #28]
 800bef0:	68db      	ldr	r3, [r3, #12]
 800bef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bef6:	b9b8      	cbnz	r0, 800bf28 <_Balloc+0x68>
 800bef8:	2101      	movs	r1, #1
 800befa:	fa01 f605 	lsl.w	r6, r1, r5
 800befe:	1d72      	adds	r2, r6, #5
 800bf00:	0092      	lsls	r2, r2, #2
 800bf02:	4620      	mov	r0, r4
 800bf04:	f000 ff68 	bl	800cdd8 <_calloc_r>
 800bf08:	b160      	cbz	r0, 800bf24 <_Balloc+0x64>
 800bf0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf0e:	e00e      	b.n	800bf2e <_Balloc+0x6e>
 800bf10:	2221      	movs	r2, #33	@ 0x21
 800bf12:	2104      	movs	r1, #4
 800bf14:	4620      	mov	r0, r4
 800bf16:	f000 ff5f 	bl	800cdd8 <_calloc_r>
 800bf1a:	69e3      	ldr	r3, [r4, #28]
 800bf1c:	60f0      	str	r0, [r6, #12]
 800bf1e:	68db      	ldr	r3, [r3, #12]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d1e4      	bne.n	800beee <_Balloc+0x2e>
 800bf24:	2000      	movs	r0, #0
 800bf26:	bd70      	pop	{r4, r5, r6, pc}
 800bf28:	6802      	ldr	r2, [r0, #0]
 800bf2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf2e:	2300      	movs	r3, #0
 800bf30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf34:	e7f7      	b.n	800bf26 <_Balloc+0x66>
 800bf36:	bf00      	nop
 800bf38:	0800d311 	.word	0x0800d311
 800bf3c:	0800d391 	.word	0x0800d391

0800bf40 <_Bfree>:
 800bf40:	b570      	push	{r4, r5, r6, lr}
 800bf42:	69c6      	ldr	r6, [r0, #28]
 800bf44:	4605      	mov	r5, r0
 800bf46:	460c      	mov	r4, r1
 800bf48:	b976      	cbnz	r6, 800bf68 <_Bfree+0x28>
 800bf4a:	2010      	movs	r0, #16
 800bf4c:	f7ff ff02 	bl	800bd54 <malloc>
 800bf50:	4602      	mov	r2, r0
 800bf52:	61e8      	str	r0, [r5, #28]
 800bf54:	b920      	cbnz	r0, 800bf60 <_Bfree+0x20>
 800bf56:	4b09      	ldr	r3, [pc, #36]	@ (800bf7c <_Bfree+0x3c>)
 800bf58:	4809      	ldr	r0, [pc, #36]	@ (800bf80 <_Bfree+0x40>)
 800bf5a:	218f      	movs	r1, #143	@ 0x8f
 800bf5c:	f000 ff1e 	bl	800cd9c <__assert_func>
 800bf60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf64:	6006      	str	r6, [r0, #0]
 800bf66:	60c6      	str	r6, [r0, #12]
 800bf68:	b13c      	cbz	r4, 800bf7a <_Bfree+0x3a>
 800bf6a:	69eb      	ldr	r3, [r5, #28]
 800bf6c:	6862      	ldr	r2, [r4, #4]
 800bf6e:	68db      	ldr	r3, [r3, #12]
 800bf70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf74:	6021      	str	r1, [r4, #0]
 800bf76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf7a:	bd70      	pop	{r4, r5, r6, pc}
 800bf7c:	0800d311 	.word	0x0800d311
 800bf80:	0800d391 	.word	0x0800d391

0800bf84 <__multadd>:
 800bf84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf88:	690d      	ldr	r5, [r1, #16]
 800bf8a:	4607      	mov	r7, r0
 800bf8c:	460c      	mov	r4, r1
 800bf8e:	461e      	mov	r6, r3
 800bf90:	f101 0c14 	add.w	ip, r1, #20
 800bf94:	2000      	movs	r0, #0
 800bf96:	f8dc 3000 	ldr.w	r3, [ip]
 800bf9a:	b299      	uxth	r1, r3
 800bf9c:	fb02 6101 	mla	r1, r2, r1, r6
 800bfa0:	0c1e      	lsrs	r6, r3, #16
 800bfa2:	0c0b      	lsrs	r3, r1, #16
 800bfa4:	fb02 3306 	mla	r3, r2, r6, r3
 800bfa8:	b289      	uxth	r1, r1
 800bfaa:	3001      	adds	r0, #1
 800bfac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bfb0:	4285      	cmp	r5, r0
 800bfb2:	f84c 1b04 	str.w	r1, [ip], #4
 800bfb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bfba:	dcec      	bgt.n	800bf96 <__multadd+0x12>
 800bfbc:	b30e      	cbz	r6, 800c002 <__multadd+0x7e>
 800bfbe:	68a3      	ldr	r3, [r4, #8]
 800bfc0:	42ab      	cmp	r3, r5
 800bfc2:	dc19      	bgt.n	800bff8 <__multadd+0x74>
 800bfc4:	6861      	ldr	r1, [r4, #4]
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	3101      	adds	r1, #1
 800bfca:	f7ff ff79 	bl	800bec0 <_Balloc>
 800bfce:	4680      	mov	r8, r0
 800bfd0:	b928      	cbnz	r0, 800bfde <__multadd+0x5a>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	4b0c      	ldr	r3, [pc, #48]	@ (800c008 <__multadd+0x84>)
 800bfd6:	480d      	ldr	r0, [pc, #52]	@ (800c00c <__multadd+0x88>)
 800bfd8:	21ba      	movs	r1, #186	@ 0xba
 800bfda:	f000 fedf 	bl	800cd9c <__assert_func>
 800bfde:	6922      	ldr	r2, [r4, #16]
 800bfe0:	3202      	adds	r2, #2
 800bfe2:	f104 010c 	add.w	r1, r4, #12
 800bfe6:	0092      	lsls	r2, r2, #2
 800bfe8:	300c      	adds	r0, #12
 800bfea:	f7ff f802 	bl	800aff2 <memcpy>
 800bfee:	4621      	mov	r1, r4
 800bff0:	4638      	mov	r0, r7
 800bff2:	f7ff ffa5 	bl	800bf40 <_Bfree>
 800bff6:	4644      	mov	r4, r8
 800bff8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bffc:	3501      	adds	r5, #1
 800bffe:	615e      	str	r6, [r3, #20]
 800c000:	6125      	str	r5, [r4, #16]
 800c002:	4620      	mov	r0, r4
 800c004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c008:	0800d380 	.word	0x0800d380
 800c00c:	0800d391 	.word	0x0800d391

0800c010 <__hi0bits>:
 800c010:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c014:	4603      	mov	r3, r0
 800c016:	bf36      	itet	cc
 800c018:	0403      	lslcc	r3, r0, #16
 800c01a:	2000      	movcs	r0, #0
 800c01c:	2010      	movcc	r0, #16
 800c01e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c022:	bf3c      	itt	cc
 800c024:	021b      	lslcc	r3, r3, #8
 800c026:	3008      	addcc	r0, #8
 800c028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c02c:	bf3c      	itt	cc
 800c02e:	011b      	lslcc	r3, r3, #4
 800c030:	3004      	addcc	r0, #4
 800c032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c036:	bf3c      	itt	cc
 800c038:	009b      	lslcc	r3, r3, #2
 800c03a:	3002      	addcc	r0, #2
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	db05      	blt.n	800c04c <__hi0bits+0x3c>
 800c040:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c044:	f100 0001 	add.w	r0, r0, #1
 800c048:	bf08      	it	eq
 800c04a:	2020      	moveq	r0, #32
 800c04c:	4770      	bx	lr

0800c04e <__lo0bits>:
 800c04e:	6803      	ldr	r3, [r0, #0]
 800c050:	4602      	mov	r2, r0
 800c052:	f013 0007 	ands.w	r0, r3, #7
 800c056:	d00b      	beq.n	800c070 <__lo0bits+0x22>
 800c058:	07d9      	lsls	r1, r3, #31
 800c05a:	d421      	bmi.n	800c0a0 <__lo0bits+0x52>
 800c05c:	0798      	lsls	r0, r3, #30
 800c05e:	bf49      	itett	mi
 800c060:	085b      	lsrmi	r3, r3, #1
 800c062:	089b      	lsrpl	r3, r3, #2
 800c064:	2001      	movmi	r0, #1
 800c066:	6013      	strmi	r3, [r2, #0]
 800c068:	bf5c      	itt	pl
 800c06a:	6013      	strpl	r3, [r2, #0]
 800c06c:	2002      	movpl	r0, #2
 800c06e:	4770      	bx	lr
 800c070:	b299      	uxth	r1, r3
 800c072:	b909      	cbnz	r1, 800c078 <__lo0bits+0x2a>
 800c074:	0c1b      	lsrs	r3, r3, #16
 800c076:	2010      	movs	r0, #16
 800c078:	b2d9      	uxtb	r1, r3
 800c07a:	b909      	cbnz	r1, 800c080 <__lo0bits+0x32>
 800c07c:	3008      	adds	r0, #8
 800c07e:	0a1b      	lsrs	r3, r3, #8
 800c080:	0719      	lsls	r1, r3, #28
 800c082:	bf04      	itt	eq
 800c084:	091b      	lsreq	r3, r3, #4
 800c086:	3004      	addeq	r0, #4
 800c088:	0799      	lsls	r1, r3, #30
 800c08a:	bf04      	itt	eq
 800c08c:	089b      	lsreq	r3, r3, #2
 800c08e:	3002      	addeq	r0, #2
 800c090:	07d9      	lsls	r1, r3, #31
 800c092:	d403      	bmi.n	800c09c <__lo0bits+0x4e>
 800c094:	085b      	lsrs	r3, r3, #1
 800c096:	f100 0001 	add.w	r0, r0, #1
 800c09a:	d003      	beq.n	800c0a4 <__lo0bits+0x56>
 800c09c:	6013      	str	r3, [r2, #0]
 800c09e:	4770      	bx	lr
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	4770      	bx	lr
 800c0a4:	2020      	movs	r0, #32
 800c0a6:	4770      	bx	lr

0800c0a8 <__i2b>:
 800c0a8:	b510      	push	{r4, lr}
 800c0aa:	460c      	mov	r4, r1
 800c0ac:	2101      	movs	r1, #1
 800c0ae:	f7ff ff07 	bl	800bec0 <_Balloc>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	b928      	cbnz	r0, 800c0c2 <__i2b+0x1a>
 800c0b6:	4b05      	ldr	r3, [pc, #20]	@ (800c0cc <__i2b+0x24>)
 800c0b8:	4805      	ldr	r0, [pc, #20]	@ (800c0d0 <__i2b+0x28>)
 800c0ba:	f240 1145 	movw	r1, #325	@ 0x145
 800c0be:	f000 fe6d 	bl	800cd9c <__assert_func>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	6144      	str	r4, [r0, #20]
 800c0c6:	6103      	str	r3, [r0, #16]
 800c0c8:	bd10      	pop	{r4, pc}
 800c0ca:	bf00      	nop
 800c0cc:	0800d380 	.word	0x0800d380
 800c0d0:	0800d391 	.word	0x0800d391

0800c0d4 <__multiply>:
 800c0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d8:	4617      	mov	r7, r2
 800c0da:	690a      	ldr	r2, [r1, #16]
 800c0dc:	693b      	ldr	r3, [r7, #16]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	bfa8      	it	ge
 800c0e2:	463b      	movge	r3, r7
 800c0e4:	4689      	mov	r9, r1
 800c0e6:	bfa4      	itt	ge
 800c0e8:	460f      	movge	r7, r1
 800c0ea:	4699      	movge	r9, r3
 800c0ec:	693d      	ldr	r5, [r7, #16]
 800c0ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	6879      	ldr	r1, [r7, #4]
 800c0f6:	eb05 060a 	add.w	r6, r5, sl
 800c0fa:	42b3      	cmp	r3, r6
 800c0fc:	b085      	sub	sp, #20
 800c0fe:	bfb8      	it	lt
 800c100:	3101      	addlt	r1, #1
 800c102:	f7ff fedd 	bl	800bec0 <_Balloc>
 800c106:	b930      	cbnz	r0, 800c116 <__multiply+0x42>
 800c108:	4602      	mov	r2, r0
 800c10a:	4b41      	ldr	r3, [pc, #260]	@ (800c210 <__multiply+0x13c>)
 800c10c:	4841      	ldr	r0, [pc, #260]	@ (800c214 <__multiply+0x140>)
 800c10e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c112:	f000 fe43 	bl	800cd9c <__assert_func>
 800c116:	f100 0414 	add.w	r4, r0, #20
 800c11a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c11e:	4623      	mov	r3, r4
 800c120:	2200      	movs	r2, #0
 800c122:	4573      	cmp	r3, lr
 800c124:	d320      	bcc.n	800c168 <__multiply+0x94>
 800c126:	f107 0814 	add.w	r8, r7, #20
 800c12a:	f109 0114 	add.w	r1, r9, #20
 800c12e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c132:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c136:	9302      	str	r3, [sp, #8]
 800c138:	1beb      	subs	r3, r5, r7
 800c13a:	3b15      	subs	r3, #21
 800c13c:	f023 0303 	bic.w	r3, r3, #3
 800c140:	3304      	adds	r3, #4
 800c142:	3715      	adds	r7, #21
 800c144:	42bd      	cmp	r5, r7
 800c146:	bf38      	it	cc
 800c148:	2304      	movcc	r3, #4
 800c14a:	9301      	str	r3, [sp, #4]
 800c14c:	9b02      	ldr	r3, [sp, #8]
 800c14e:	9103      	str	r1, [sp, #12]
 800c150:	428b      	cmp	r3, r1
 800c152:	d80c      	bhi.n	800c16e <__multiply+0x9a>
 800c154:	2e00      	cmp	r6, #0
 800c156:	dd03      	ble.n	800c160 <__multiply+0x8c>
 800c158:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d055      	beq.n	800c20c <__multiply+0x138>
 800c160:	6106      	str	r6, [r0, #16]
 800c162:	b005      	add	sp, #20
 800c164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c168:	f843 2b04 	str.w	r2, [r3], #4
 800c16c:	e7d9      	b.n	800c122 <__multiply+0x4e>
 800c16e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c172:	f1ba 0f00 	cmp.w	sl, #0
 800c176:	d01f      	beq.n	800c1b8 <__multiply+0xe4>
 800c178:	46c4      	mov	ip, r8
 800c17a:	46a1      	mov	r9, r4
 800c17c:	2700      	movs	r7, #0
 800c17e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c182:	f8d9 3000 	ldr.w	r3, [r9]
 800c186:	fa1f fb82 	uxth.w	fp, r2
 800c18a:	b29b      	uxth	r3, r3
 800c18c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c190:	443b      	add	r3, r7
 800c192:	f8d9 7000 	ldr.w	r7, [r9]
 800c196:	0c12      	lsrs	r2, r2, #16
 800c198:	0c3f      	lsrs	r7, r7, #16
 800c19a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c19e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1a8:	4565      	cmp	r5, ip
 800c1aa:	f849 3b04 	str.w	r3, [r9], #4
 800c1ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c1b2:	d8e4      	bhi.n	800c17e <__multiply+0xaa>
 800c1b4:	9b01      	ldr	r3, [sp, #4]
 800c1b6:	50e7      	str	r7, [r4, r3]
 800c1b8:	9b03      	ldr	r3, [sp, #12]
 800c1ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c1be:	3104      	adds	r1, #4
 800c1c0:	f1b9 0f00 	cmp.w	r9, #0
 800c1c4:	d020      	beq.n	800c208 <__multiply+0x134>
 800c1c6:	6823      	ldr	r3, [r4, #0]
 800c1c8:	4647      	mov	r7, r8
 800c1ca:	46a4      	mov	ip, r4
 800c1cc:	f04f 0a00 	mov.w	sl, #0
 800c1d0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c1d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c1d8:	fb09 220b 	mla	r2, r9, fp, r2
 800c1dc:	4452      	add	r2, sl
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1e4:	f84c 3b04 	str.w	r3, [ip], #4
 800c1e8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c1ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1f0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c1f4:	fb09 330a 	mla	r3, r9, sl, r3
 800c1f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c1fc:	42bd      	cmp	r5, r7
 800c1fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c202:	d8e5      	bhi.n	800c1d0 <__multiply+0xfc>
 800c204:	9a01      	ldr	r2, [sp, #4]
 800c206:	50a3      	str	r3, [r4, r2]
 800c208:	3404      	adds	r4, #4
 800c20a:	e79f      	b.n	800c14c <__multiply+0x78>
 800c20c:	3e01      	subs	r6, #1
 800c20e:	e7a1      	b.n	800c154 <__multiply+0x80>
 800c210:	0800d380 	.word	0x0800d380
 800c214:	0800d391 	.word	0x0800d391

0800c218 <__pow5mult>:
 800c218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c21c:	4615      	mov	r5, r2
 800c21e:	f012 0203 	ands.w	r2, r2, #3
 800c222:	4607      	mov	r7, r0
 800c224:	460e      	mov	r6, r1
 800c226:	d007      	beq.n	800c238 <__pow5mult+0x20>
 800c228:	4c25      	ldr	r4, [pc, #148]	@ (800c2c0 <__pow5mult+0xa8>)
 800c22a:	3a01      	subs	r2, #1
 800c22c:	2300      	movs	r3, #0
 800c22e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c232:	f7ff fea7 	bl	800bf84 <__multadd>
 800c236:	4606      	mov	r6, r0
 800c238:	10ad      	asrs	r5, r5, #2
 800c23a:	d03d      	beq.n	800c2b8 <__pow5mult+0xa0>
 800c23c:	69fc      	ldr	r4, [r7, #28]
 800c23e:	b97c      	cbnz	r4, 800c260 <__pow5mult+0x48>
 800c240:	2010      	movs	r0, #16
 800c242:	f7ff fd87 	bl	800bd54 <malloc>
 800c246:	4602      	mov	r2, r0
 800c248:	61f8      	str	r0, [r7, #28]
 800c24a:	b928      	cbnz	r0, 800c258 <__pow5mult+0x40>
 800c24c:	4b1d      	ldr	r3, [pc, #116]	@ (800c2c4 <__pow5mult+0xac>)
 800c24e:	481e      	ldr	r0, [pc, #120]	@ (800c2c8 <__pow5mult+0xb0>)
 800c250:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c254:	f000 fda2 	bl	800cd9c <__assert_func>
 800c258:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c25c:	6004      	str	r4, [r0, #0]
 800c25e:	60c4      	str	r4, [r0, #12]
 800c260:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c264:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c268:	b94c      	cbnz	r4, 800c27e <__pow5mult+0x66>
 800c26a:	f240 2171 	movw	r1, #625	@ 0x271
 800c26e:	4638      	mov	r0, r7
 800c270:	f7ff ff1a 	bl	800c0a8 <__i2b>
 800c274:	2300      	movs	r3, #0
 800c276:	f8c8 0008 	str.w	r0, [r8, #8]
 800c27a:	4604      	mov	r4, r0
 800c27c:	6003      	str	r3, [r0, #0]
 800c27e:	f04f 0900 	mov.w	r9, #0
 800c282:	07eb      	lsls	r3, r5, #31
 800c284:	d50a      	bpl.n	800c29c <__pow5mult+0x84>
 800c286:	4631      	mov	r1, r6
 800c288:	4622      	mov	r2, r4
 800c28a:	4638      	mov	r0, r7
 800c28c:	f7ff ff22 	bl	800c0d4 <__multiply>
 800c290:	4631      	mov	r1, r6
 800c292:	4680      	mov	r8, r0
 800c294:	4638      	mov	r0, r7
 800c296:	f7ff fe53 	bl	800bf40 <_Bfree>
 800c29a:	4646      	mov	r6, r8
 800c29c:	106d      	asrs	r5, r5, #1
 800c29e:	d00b      	beq.n	800c2b8 <__pow5mult+0xa0>
 800c2a0:	6820      	ldr	r0, [r4, #0]
 800c2a2:	b938      	cbnz	r0, 800c2b4 <__pow5mult+0x9c>
 800c2a4:	4622      	mov	r2, r4
 800c2a6:	4621      	mov	r1, r4
 800c2a8:	4638      	mov	r0, r7
 800c2aa:	f7ff ff13 	bl	800c0d4 <__multiply>
 800c2ae:	6020      	str	r0, [r4, #0]
 800c2b0:	f8c0 9000 	str.w	r9, [r0]
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	e7e4      	b.n	800c282 <__pow5mult+0x6a>
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	bf00      	nop
 800c2c0:	0800d444 	.word	0x0800d444
 800c2c4:	0800d311 	.word	0x0800d311
 800c2c8:	0800d391 	.word	0x0800d391

0800c2cc <__lshift>:
 800c2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d0:	460c      	mov	r4, r1
 800c2d2:	6849      	ldr	r1, [r1, #4]
 800c2d4:	6923      	ldr	r3, [r4, #16]
 800c2d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2da:	68a3      	ldr	r3, [r4, #8]
 800c2dc:	4607      	mov	r7, r0
 800c2de:	4691      	mov	r9, r2
 800c2e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2e4:	f108 0601 	add.w	r6, r8, #1
 800c2e8:	42b3      	cmp	r3, r6
 800c2ea:	db0b      	blt.n	800c304 <__lshift+0x38>
 800c2ec:	4638      	mov	r0, r7
 800c2ee:	f7ff fde7 	bl	800bec0 <_Balloc>
 800c2f2:	4605      	mov	r5, r0
 800c2f4:	b948      	cbnz	r0, 800c30a <__lshift+0x3e>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	4b28      	ldr	r3, [pc, #160]	@ (800c39c <__lshift+0xd0>)
 800c2fa:	4829      	ldr	r0, [pc, #164]	@ (800c3a0 <__lshift+0xd4>)
 800c2fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c300:	f000 fd4c 	bl	800cd9c <__assert_func>
 800c304:	3101      	adds	r1, #1
 800c306:	005b      	lsls	r3, r3, #1
 800c308:	e7ee      	b.n	800c2e8 <__lshift+0x1c>
 800c30a:	2300      	movs	r3, #0
 800c30c:	f100 0114 	add.w	r1, r0, #20
 800c310:	f100 0210 	add.w	r2, r0, #16
 800c314:	4618      	mov	r0, r3
 800c316:	4553      	cmp	r3, sl
 800c318:	db33      	blt.n	800c382 <__lshift+0xb6>
 800c31a:	6920      	ldr	r0, [r4, #16]
 800c31c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c320:	f104 0314 	add.w	r3, r4, #20
 800c324:	f019 091f 	ands.w	r9, r9, #31
 800c328:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c32c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c330:	d02b      	beq.n	800c38a <__lshift+0xbe>
 800c332:	f1c9 0e20 	rsb	lr, r9, #32
 800c336:	468a      	mov	sl, r1
 800c338:	2200      	movs	r2, #0
 800c33a:	6818      	ldr	r0, [r3, #0]
 800c33c:	fa00 f009 	lsl.w	r0, r0, r9
 800c340:	4310      	orrs	r0, r2
 800c342:	f84a 0b04 	str.w	r0, [sl], #4
 800c346:	f853 2b04 	ldr.w	r2, [r3], #4
 800c34a:	459c      	cmp	ip, r3
 800c34c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c350:	d8f3      	bhi.n	800c33a <__lshift+0x6e>
 800c352:	ebac 0304 	sub.w	r3, ip, r4
 800c356:	3b15      	subs	r3, #21
 800c358:	f023 0303 	bic.w	r3, r3, #3
 800c35c:	3304      	adds	r3, #4
 800c35e:	f104 0015 	add.w	r0, r4, #21
 800c362:	4560      	cmp	r0, ip
 800c364:	bf88      	it	hi
 800c366:	2304      	movhi	r3, #4
 800c368:	50ca      	str	r2, [r1, r3]
 800c36a:	b10a      	cbz	r2, 800c370 <__lshift+0xa4>
 800c36c:	f108 0602 	add.w	r6, r8, #2
 800c370:	3e01      	subs	r6, #1
 800c372:	4638      	mov	r0, r7
 800c374:	612e      	str	r6, [r5, #16]
 800c376:	4621      	mov	r1, r4
 800c378:	f7ff fde2 	bl	800bf40 <_Bfree>
 800c37c:	4628      	mov	r0, r5
 800c37e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c382:	f842 0f04 	str.w	r0, [r2, #4]!
 800c386:	3301      	adds	r3, #1
 800c388:	e7c5      	b.n	800c316 <__lshift+0x4a>
 800c38a:	3904      	subs	r1, #4
 800c38c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c390:	f841 2f04 	str.w	r2, [r1, #4]!
 800c394:	459c      	cmp	ip, r3
 800c396:	d8f9      	bhi.n	800c38c <__lshift+0xc0>
 800c398:	e7ea      	b.n	800c370 <__lshift+0xa4>
 800c39a:	bf00      	nop
 800c39c:	0800d380 	.word	0x0800d380
 800c3a0:	0800d391 	.word	0x0800d391

0800c3a4 <__mcmp>:
 800c3a4:	690a      	ldr	r2, [r1, #16]
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	6900      	ldr	r0, [r0, #16]
 800c3aa:	1a80      	subs	r0, r0, r2
 800c3ac:	b530      	push	{r4, r5, lr}
 800c3ae:	d10e      	bne.n	800c3ce <__mcmp+0x2a>
 800c3b0:	3314      	adds	r3, #20
 800c3b2:	3114      	adds	r1, #20
 800c3b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c3b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c3bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c3c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c3c4:	4295      	cmp	r5, r2
 800c3c6:	d003      	beq.n	800c3d0 <__mcmp+0x2c>
 800c3c8:	d205      	bcs.n	800c3d6 <__mcmp+0x32>
 800c3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ce:	bd30      	pop	{r4, r5, pc}
 800c3d0:	42a3      	cmp	r3, r4
 800c3d2:	d3f3      	bcc.n	800c3bc <__mcmp+0x18>
 800c3d4:	e7fb      	b.n	800c3ce <__mcmp+0x2a>
 800c3d6:	2001      	movs	r0, #1
 800c3d8:	e7f9      	b.n	800c3ce <__mcmp+0x2a>
	...

0800c3dc <__mdiff>:
 800c3dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	4689      	mov	r9, r1
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	4611      	mov	r1, r2
 800c3e6:	4648      	mov	r0, r9
 800c3e8:	4614      	mov	r4, r2
 800c3ea:	f7ff ffdb 	bl	800c3a4 <__mcmp>
 800c3ee:	1e05      	subs	r5, r0, #0
 800c3f0:	d112      	bne.n	800c418 <__mdiff+0x3c>
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	f7ff fd63 	bl	800bec0 <_Balloc>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	b928      	cbnz	r0, 800c40a <__mdiff+0x2e>
 800c3fe:	4b3f      	ldr	r3, [pc, #252]	@ (800c4fc <__mdiff+0x120>)
 800c400:	f240 2137 	movw	r1, #567	@ 0x237
 800c404:	483e      	ldr	r0, [pc, #248]	@ (800c500 <__mdiff+0x124>)
 800c406:	f000 fcc9 	bl	800cd9c <__assert_func>
 800c40a:	2301      	movs	r3, #1
 800c40c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c410:	4610      	mov	r0, r2
 800c412:	b003      	add	sp, #12
 800c414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c418:	bfbc      	itt	lt
 800c41a:	464b      	movlt	r3, r9
 800c41c:	46a1      	movlt	r9, r4
 800c41e:	4630      	mov	r0, r6
 800c420:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c424:	bfba      	itte	lt
 800c426:	461c      	movlt	r4, r3
 800c428:	2501      	movlt	r5, #1
 800c42a:	2500      	movge	r5, #0
 800c42c:	f7ff fd48 	bl	800bec0 <_Balloc>
 800c430:	4602      	mov	r2, r0
 800c432:	b918      	cbnz	r0, 800c43c <__mdiff+0x60>
 800c434:	4b31      	ldr	r3, [pc, #196]	@ (800c4fc <__mdiff+0x120>)
 800c436:	f240 2145 	movw	r1, #581	@ 0x245
 800c43a:	e7e3      	b.n	800c404 <__mdiff+0x28>
 800c43c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c440:	6926      	ldr	r6, [r4, #16]
 800c442:	60c5      	str	r5, [r0, #12]
 800c444:	f109 0310 	add.w	r3, r9, #16
 800c448:	f109 0514 	add.w	r5, r9, #20
 800c44c:	f104 0e14 	add.w	lr, r4, #20
 800c450:	f100 0b14 	add.w	fp, r0, #20
 800c454:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c458:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c45c:	9301      	str	r3, [sp, #4]
 800c45e:	46d9      	mov	r9, fp
 800c460:	f04f 0c00 	mov.w	ip, #0
 800c464:	9b01      	ldr	r3, [sp, #4]
 800c466:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c46a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c46e:	9301      	str	r3, [sp, #4]
 800c470:	fa1f f38a 	uxth.w	r3, sl
 800c474:	4619      	mov	r1, r3
 800c476:	b283      	uxth	r3, r0
 800c478:	1acb      	subs	r3, r1, r3
 800c47a:	0c00      	lsrs	r0, r0, #16
 800c47c:	4463      	add	r3, ip
 800c47e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c482:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c486:	b29b      	uxth	r3, r3
 800c488:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c48c:	4576      	cmp	r6, lr
 800c48e:	f849 3b04 	str.w	r3, [r9], #4
 800c492:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c496:	d8e5      	bhi.n	800c464 <__mdiff+0x88>
 800c498:	1b33      	subs	r3, r6, r4
 800c49a:	3b15      	subs	r3, #21
 800c49c:	f023 0303 	bic.w	r3, r3, #3
 800c4a0:	3415      	adds	r4, #21
 800c4a2:	3304      	adds	r3, #4
 800c4a4:	42a6      	cmp	r6, r4
 800c4a6:	bf38      	it	cc
 800c4a8:	2304      	movcc	r3, #4
 800c4aa:	441d      	add	r5, r3
 800c4ac:	445b      	add	r3, fp
 800c4ae:	461e      	mov	r6, r3
 800c4b0:	462c      	mov	r4, r5
 800c4b2:	4544      	cmp	r4, r8
 800c4b4:	d30e      	bcc.n	800c4d4 <__mdiff+0xf8>
 800c4b6:	f108 0103 	add.w	r1, r8, #3
 800c4ba:	1b49      	subs	r1, r1, r5
 800c4bc:	f021 0103 	bic.w	r1, r1, #3
 800c4c0:	3d03      	subs	r5, #3
 800c4c2:	45a8      	cmp	r8, r5
 800c4c4:	bf38      	it	cc
 800c4c6:	2100      	movcc	r1, #0
 800c4c8:	440b      	add	r3, r1
 800c4ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c4ce:	b191      	cbz	r1, 800c4f6 <__mdiff+0x11a>
 800c4d0:	6117      	str	r7, [r2, #16]
 800c4d2:	e79d      	b.n	800c410 <__mdiff+0x34>
 800c4d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c4d8:	46e6      	mov	lr, ip
 800c4da:	0c08      	lsrs	r0, r1, #16
 800c4dc:	fa1c fc81 	uxtah	ip, ip, r1
 800c4e0:	4471      	add	r1, lr
 800c4e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c4e6:	b289      	uxth	r1, r1
 800c4e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c4ec:	f846 1b04 	str.w	r1, [r6], #4
 800c4f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4f4:	e7dd      	b.n	800c4b2 <__mdiff+0xd6>
 800c4f6:	3f01      	subs	r7, #1
 800c4f8:	e7e7      	b.n	800c4ca <__mdiff+0xee>
 800c4fa:	bf00      	nop
 800c4fc:	0800d380 	.word	0x0800d380
 800c500:	0800d391 	.word	0x0800d391

0800c504 <__d2b>:
 800c504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c508:	460f      	mov	r7, r1
 800c50a:	2101      	movs	r1, #1
 800c50c:	ec59 8b10 	vmov	r8, r9, d0
 800c510:	4616      	mov	r6, r2
 800c512:	f7ff fcd5 	bl	800bec0 <_Balloc>
 800c516:	4604      	mov	r4, r0
 800c518:	b930      	cbnz	r0, 800c528 <__d2b+0x24>
 800c51a:	4602      	mov	r2, r0
 800c51c:	4b23      	ldr	r3, [pc, #140]	@ (800c5ac <__d2b+0xa8>)
 800c51e:	4824      	ldr	r0, [pc, #144]	@ (800c5b0 <__d2b+0xac>)
 800c520:	f240 310f 	movw	r1, #783	@ 0x30f
 800c524:	f000 fc3a 	bl	800cd9c <__assert_func>
 800c528:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c52c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c530:	b10d      	cbz	r5, 800c536 <__d2b+0x32>
 800c532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c536:	9301      	str	r3, [sp, #4]
 800c538:	f1b8 0300 	subs.w	r3, r8, #0
 800c53c:	d023      	beq.n	800c586 <__d2b+0x82>
 800c53e:	4668      	mov	r0, sp
 800c540:	9300      	str	r3, [sp, #0]
 800c542:	f7ff fd84 	bl	800c04e <__lo0bits>
 800c546:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c54a:	b1d0      	cbz	r0, 800c582 <__d2b+0x7e>
 800c54c:	f1c0 0320 	rsb	r3, r0, #32
 800c550:	fa02 f303 	lsl.w	r3, r2, r3
 800c554:	430b      	orrs	r3, r1
 800c556:	40c2      	lsrs	r2, r0
 800c558:	6163      	str	r3, [r4, #20]
 800c55a:	9201      	str	r2, [sp, #4]
 800c55c:	9b01      	ldr	r3, [sp, #4]
 800c55e:	61a3      	str	r3, [r4, #24]
 800c560:	2b00      	cmp	r3, #0
 800c562:	bf0c      	ite	eq
 800c564:	2201      	moveq	r2, #1
 800c566:	2202      	movne	r2, #2
 800c568:	6122      	str	r2, [r4, #16]
 800c56a:	b1a5      	cbz	r5, 800c596 <__d2b+0x92>
 800c56c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c570:	4405      	add	r5, r0
 800c572:	603d      	str	r5, [r7, #0]
 800c574:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c578:	6030      	str	r0, [r6, #0]
 800c57a:	4620      	mov	r0, r4
 800c57c:	b003      	add	sp, #12
 800c57e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c582:	6161      	str	r1, [r4, #20]
 800c584:	e7ea      	b.n	800c55c <__d2b+0x58>
 800c586:	a801      	add	r0, sp, #4
 800c588:	f7ff fd61 	bl	800c04e <__lo0bits>
 800c58c:	9b01      	ldr	r3, [sp, #4]
 800c58e:	6163      	str	r3, [r4, #20]
 800c590:	3020      	adds	r0, #32
 800c592:	2201      	movs	r2, #1
 800c594:	e7e8      	b.n	800c568 <__d2b+0x64>
 800c596:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c59a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c59e:	6038      	str	r0, [r7, #0]
 800c5a0:	6918      	ldr	r0, [r3, #16]
 800c5a2:	f7ff fd35 	bl	800c010 <__hi0bits>
 800c5a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c5aa:	e7e5      	b.n	800c578 <__d2b+0x74>
 800c5ac:	0800d380 	.word	0x0800d380
 800c5b0:	0800d391 	.word	0x0800d391

0800c5b4 <__ssputs_r>:
 800c5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5b8:	688e      	ldr	r6, [r1, #8]
 800c5ba:	461f      	mov	r7, r3
 800c5bc:	42be      	cmp	r6, r7
 800c5be:	680b      	ldr	r3, [r1, #0]
 800c5c0:	4682      	mov	sl, r0
 800c5c2:	460c      	mov	r4, r1
 800c5c4:	4690      	mov	r8, r2
 800c5c6:	d82d      	bhi.n	800c624 <__ssputs_r+0x70>
 800c5c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c5d0:	d026      	beq.n	800c620 <__ssputs_r+0x6c>
 800c5d2:	6965      	ldr	r5, [r4, #20]
 800c5d4:	6909      	ldr	r1, [r1, #16]
 800c5d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5da:	eba3 0901 	sub.w	r9, r3, r1
 800c5de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5e2:	1c7b      	adds	r3, r7, #1
 800c5e4:	444b      	add	r3, r9
 800c5e6:	106d      	asrs	r5, r5, #1
 800c5e8:	429d      	cmp	r5, r3
 800c5ea:	bf38      	it	cc
 800c5ec:	461d      	movcc	r5, r3
 800c5ee:	0553      	lsls	r3, r2, #21
 800c5f0:	d527      	bpl.n	800c642 <__ssputs_r+0x8e>
 800c5f2:	4629      	mov	r1, r5
 800c5f4:	f7ff fbd8 	bl	800bda8 <_malloc_r>
 800c5f8:	4606      	mov	r6, r0
 800c5fa:	b360      	cbz	r0, 800c656 <__ssputs_r+0xa2>
 800c5fc:	6921      	ldr	r1, [r4, #16]
 800c5fe:	464a      	mov	r2, r9
 800c600:	f7fe fcf7 	bl	800aff2 <memcpy>
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c60a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c60e:	81a3      	strh	r3, [r4, #12]
 800c610:	6126      	str	r6, [r4, #16]
 800c612:	6165      	str	r5, [r4, #20]
 800c614:	444e      	add	r6, r9
 800c616:	eba5 0509 	sub.w	r5, r5, r9
 800c61a:	6026      	str	r6, [r4, #0]
 800c61c:	60a5      	str	r5, [r4, #8]
 800c61e:	463e      	mov	r6, r7
 800c620:	42be      	cmp	r6, r7
 800c622:	d900      	bls.n	800c626 <__ssputs_r+0x72>
 800c624:	463e      	mov	r6, r7
 800c626:	6820      	ldr	r0, [r4, #0]
 800c628:	4632      	mov	r2, r6
 800c62a:	4641      	mov	r1, r8
 800c62c:	f000 fb6a 	bl	800cd04 <memmove>
 800c630:	68a3      	ldr	r3, [r4, #8]
 800c632:	1b9b      	subs	r3, r3, r6
 800c634:	60a3      	str	r3, [r4, #8]
 800c636:	6823      	ldr	r3, [r4, #0]
 800c638:	4433      	add	r3, r6
 800c63a:	6023      	str	r3, [r4, #0]
 800c63c:	2000      	movs	r0, #0
 800c63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c642:	462a      	mov	r2, r5
 800c644:	f000 fbee 	bl	800ce24 <_realloc_r>
 800c648:	4606      	mov	r6, r0
 800c64a:	2800      	cmp	r0, #0
 800c64c:	d1e0      	bne.n	800c610 <__ssputs_r+0x5c>
 800c64e:	6921      	ldr	r1, [r4, #16]
 800c650:	4650      	mov	r0, sl
 800c652:	f7ff fb35 	bl	800bcc0 <_free_r>
 800c656:	230c      	movs	r3, #12
 800c658:	f8ca 3000 	str.w	r3, [sl]
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c662:	81a3      	strh	r3, [r4, #12]
 800c664:	f04f 30ff 	mov.w	r0, #4294967295
 800c668:	e7e9      	b.n	800c63e <__ssputs_r+0x8a>
	...

0800c66c <_svfiprintf_r>:
 800c66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c670:	4698      	mov	r8, r3
 800c672:	898b      	ldrh	r3, [r1, #12]
 800c674:	061b      	lsls	r3, r3, #24
 800c676:	b09d      	sub	sp, #116	@ 0x74
 800c678:	4607      	mov	r7, r0
 800c67a:	460d      	mov	r5, r1
 800c67c:	4614      	mov	r4, r2
 800c67e:	d510      	bpl.n	800c6a2 <_svfiprintf_r+0x36>
 800c680:	690b      	ldr	r3, [r1, #16]
 800c682:	b973      	cbnz	r3, 800c6a2 <_svfiprintf_r+0x36>
 800c684:	2140      	movs	r1, #64	@ 0x40
 800c686:	f7ff fb8f 	bl	800bda8 <_malloc_r>
 800c68a:	6028      	str	r0, [r5, #0]
 800c68c:	6128      	str	r0, [r5, #16]
 800c68e:	b930      	cbnz	r0, 800c69e <_svfiprintf_r+0x32>
 800c690:	230c      	movs	r3, #12
 800c692:	603b      	str	r3, [r7, #0]
 800c694:	f04f 30ff 	mov.w	r0, #4294967295
 800c698:	b01d      	add	sp, #116	@ 0x74
 800c69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c69e:	2340      	movs	r3, #64	@ 0x40
 800c6a0:	616b      	str	r3, [r5, #20]
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6a6:	2320      	movs	r3, #32
 800c6a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6b0:	2330      	movs	r3, #48	@ 0x30
 800c6b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c850 <_svfiprintf_r+0x1e4>
 800c6b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6ba:	f04f 0901 	mov.w	r9, #1
 800c6be:	4623      	mov	r3, r4
 800c6c0:	469a      	mov	sl, r3
 800c6c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6c6:	b10a      	cbz	r2, 800c6cc <_svfiprintf_r+0x60>
 800c6c8:	2a25      	cmp	r2, #37	@ 0x25
 800c6ca:	d1f9      	bne.n	800c6c0 <_svfiprintf_r+0x54>
 800c6cc:	ebba 0b04 	subs.w	fp, sl, r4
 800c6d0:	d00b      	beq.n	800c6ea <_svfiprintf_r+0x7e>
 800c6d2:	465b      	mov	r3, fp
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	4629      	mov	r1, r5
 800c6d8:	4638      	mov	r0, r7
 800c6da:	f7ff ff6b 	bl	800c5b4 <__ssputs_r>
 800c6de:	3001      	adds	r0, #1
 800c6e0:	f000 80a7 	beq.w	800c832 <_svfiprintf_r+0x1c6>
 800c6e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6e6:	445a      	add	r2, fp
 800c6e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6ea:	f89a 3000 	ldrb.w	r3, [sl]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	f000 809f 	beq.w	800c832 <_svfiprintf_r+0x1c6>
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6fe:	f10a 0a01 	add.w	sl, sl, #1
 800c702:	9304      	str	r3, [sp, #16]
 800c704:	9307      	str	r3, [sp, #28]
 800c706:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c70a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c70c:	4654      	mov	r4, sl
 800c70e:	2205      	movs	r2, #5
 800c710:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c714:	484e      	ldr	r0, [pc, #312]	@ (800c850 <_svfiprintf_r+0x1e4>)
 800c716:	f7f3 fd7b 	bl	8000210 <memchr>
 800c71a:	9a04      	ldr	r2, [sp, #16]
 800c71c:	b9d8      	cbnz	r0, 800c756 <_svfiprintf_r+0xea>
 800c71e:	06d0      	lsls	r0, r2, #27
 800c720:	bf44      	itt	mi
 800c722:	2320      	movmi	r3, #32
 800c724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c728:	0711      	lsls	r1, r2, #28
 800c72a:	bf44      	itt	mi
 800c72c:	232b      	movmi	r3, #43	@ 0x2b
 800c72e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c732:	f89a 3000 	ldrb.w	r3, [sl]
 800c736:	2b2a      	cmp	r3, #42	@ 0x2a
 800c738:	d015      	beq.n	800c766 <_svfiprintf_r+0xfa>
 800c73a:	9a07      	ldr	r2, [sp, #28]
 800c73c:	4654      	mov	r4, sl
 800c73e:	2000      	movs	r0, #0
 800c740:	f04f 0c0a 	mov.w	ip, #10
 800c744:	4621      	mov	r1, r4
 800c746:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c74a:	3b30      	subs	r3, #48	@ 0x30
 800c74c:	2b09      	cmp	r3, #9
 800c74e:	d94b      	bls.n	800c7e8 <_svfiprintf_r+0x17c>
 800c750:	b1b0      	cbz	r0, 800c780 <_svfiprintf_r+0x114>
 800c752:	9207      	str	r2, [sp, #28]
 800c754:	e014      	b.n	800c780 <_svfiprintf_r+0x114>
 800c756:	eba0 0308 	sub.w	r3, r0, r8
 800c75a:	fa09 f303 	lsl.w	r3, r9, r3
 800c75e:	4313      	orrs	r3, r2
 800c760:	9304      	str	r3, [sp, #16]
 800c762:	46a2      	mov	sl, r4
 800c764:	e7d2      	b.n	800c70c <_svfiprintf_r+0xa0>
 800c766:	9b03      	ldr	r3, [sp, #12]
 800c768:	1d19      	adds	r1, r3, #4
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	9103      	str	r1, [sp, #12]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	bfbb      	ittet	lt
 800c772:	425b      	neglt	r3, r3
 800c774:	f042 0202 	orrlt.w	r2, r2, #2
 800c778:	9307      	strge	r3, [sp, #28]
 800c77a:	9307      	strlt	r3, [sp, #28]
 800c77c:	bfb8      	it	lt
 800c77e:	9204      	strlt	r2, [sp, #16]
 800c780:	7823      	ldrb	r3, [r4, #0]
 800c782:	2b2e      	cmp	r3, #46	@ 0x2e
 800c784:	d10a      	bne.n	800c79c <_svfiprintf_r+0x130>
 800c786:	7863      	ldrb	r3, [r4, #1]
 800c788:	2b2a      	cmp	r3, #42	@ 0x2a
 800c78a:	d132      	bne.n	800c7f2 <_svfiprintf_r+0x186>
 800c78c:	9b03      	ldr	r3, [sp, #12]
 800c78e:	1d1a      	adds	r2, r3, #4
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	9203      	str	r2, [sp, #12]
 800c794:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c798:	3402      	adds	r4, #2
 800c79a:	9305      	str	r3, [sp, #20]
 800c79c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c860 <_svfiprintf_r+0x1f4>
 800c7a0:	7821      	ldrb	r1, [r4, #0]
 800c7a2:	2203      	movs	r2, #3
 800c7a4:	4650      	mov	r0, sl
 800c7a6:	f7f3 fd33 	bl	8000210 <memchr>
 800c7aa:	b138      	cbz	r0, 800c7bc <_svfiprintf_r+0x150>
 800c7ac:	9b04      	ldr	r3, [sp, #16]
 800c7ae:	eba0 000a 	sub.w	r0, r0, sl
 800c7b2:	2240      	movs	r2, #64	@ 0x40
 800c7b4:	4082      	lsls	r2, r0
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	3401      	adds	r4, #1
 800c7ba:	9304      	str	r3, [sp, #16]
 800c7bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7c0:	4824      	ldr	r0, [pc, #144]	@ (800c854 <_svfiprintf_r+0x1e8>)
 800c7c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c7c6:	2206      	movs	r2, #6
 800c7c8:	f7f3 fd22 	bl	8000210 <memchr>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d036      	beq.n	800c83e <_svfiprintf_r+0x1d2>
 800c7d0:	4b21      	ldr	r3, [pc, #132]	@ (800c858 <_svfiprintf_r+0x1ec>)
 800c7d2:	bb1b      	cbnz	r3, 800c81c <_svfiprintf_r+0x1b0>
 800c7d4:	9b03      	ldr	r3, [sp, #12]
 800c7d6:	3307      	adds	r3, #7
 800c7d8:	f023 0307 	bic.w	r3, r3, #7
 800c7dc:	3308      	adds	r3, #8
 800c7de:	9303      	str	r3, [sp, #12]
 800c7e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7e2:	4433      	add	r3, r6
 800c7e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7e6:	e76a      	b.n	800c6be <_svfiprintf_r+0x52>
 800c7e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7ec:	460c      	mov	r4, r1
 800c7ee:	2001      	movs	r0, #1
 800c7f0:	e7a8      	b.n	800c744 <_svfiprintf_r+0xd8>
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	3401      	adds	r4, #1
 800c7f6:	9305      	str	r3, [sp, #20]
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	f04f 0c0a 	mov.w	ip, #10
 800c7fe:	4620      	mov	r0, r4
 800c800:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c804:	3a30      	subs	r2, #48	@ 0x30
 800c806:	2a09      	cmp	r2, #9
 800c808:	d903      	bls.n	800c812 <_svfiprintf_r+0x1a6>
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d0c6      	beq.n	800c79c <_svfiprintf_r+0x130>
 800c80e:	9105      	str	r1, [sp, #20]
 800c810:	e7c4      	b.n	800c79c <_svfiprintf_r+0x130>
 800c812:	fb0c 2101 	mla	r1, ip, r1, r2
 800c816:	4604      	mov	r4, r0
 800c818:	2301      	movs	r3, #1
 800c81a:	e7f0      	b.n	800c7fe <_svfiprintf_r+0x192>
 800c81c:	ab03      	add	r3, sp, #12
 800c81e:	9300      	str	r3, [sp, #0]
 800c820:	462a      	mov	r2, r5
 800c822:	4b0e      	ldr	r3, [pc, #56]	@ (800c85c <_svfiprintf_r+0x1f0>)
 800c824:	a904      	add	r1, sp, #16
 800c826:	4638      	mov	r0, r7
 800c828:	f7fd fd44 	bl	800a2b4 <_printf_float>
 800c82c:	1c42      	adds	r2, r0, #1
 800c82e:	4606      	mov	r6, r0
 800c830:	d1d6      	bne.n	800c7e0 <_svfiprintf_r+0x174>
 800c832:	89ab      	ldrh	r3, [r5, #12]
 800c834:	065b      	lsls	r3, r3, #25
 800c836:	f53f af2d 	bmi.w	800c694 <_svfiprintf_r+0x28>
 800c83a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c83c:	e72c      	b.n	800c698 <_svfiprintf_r+0x2c>
 800c83e:	ab03      	add	r3, sp, #12
 800c840:	9300      	str	r3, [sp, #0]
 800c842:	462a      	mov	r2, r5
 800c844:	4b05      	ldr	r3, [pc, #20]	@ (800c85c <_svfiprintf_r+0x1f0>)
 800c846:	a904      	add	r1, sp, #16
 800c848:	4638      	mov	r0, r7
 800c84a:	f7fd ffcb 	bl	800a7e4 <_printf_i>
 800c84e:	e7ed      	b.n	800c82c <_svfiprintf_r+0x1c0>
 800c850:	0800d3ea 	.word	0x0800d3ea
 800c854:	0800d3f4 	.word	0x0800d3f4
 800c858:	0800a2b5 	.word	0x0800a2b5
 800c85c:	0800c5b5 	.word	0x0800c5b5
 800c860:	0800d3f0 	.word	0x0800d3f0

0800c864 <__sfputc_r>:
 800c864:	6893      	ldr	r3, [r2, #8]
 800c866:	3b01      	subs	r3, #1
 800c868:	2b00      	cmp	r3, #0
 800c86a:	b410      	push	{r4}
 800c86c:	6093      	str	r3, [r2, #8]
 800c86e:	da08      	bge.n	800c882 <__sfputc_r+0x1e>
 800c870:	6994      	ldr	r4, [r2, #24]
 800c872:	42a3      	cmp	r3, r4
 800c874:	db01      	blt.n	800c87a <__sfputc_r+0x16>
 800c876:	290a      	cmp	r1, #10
 800c878:	d103      	bne.n	800c882 <__sfputc_r+0x1e>
 800c87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c87e:	f7fe ba7a 	b.w	800ad76 <__swbuf_r>
 800c882:	6813      	ldr	r3, [r2, #0]
 800c884:	1c58      	adds	r0, r3, #1
 800c886:	6010      	str	r0, [r2, #0]
 800c888:	7019      	strb	r1, [r3, #0]
 800c88a:	4608      	mov	r0, r1
 800c88c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c890:	4770      	bx	lr

0800c892 <__sfputs_r>:
 800c892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c894:	4606      	mov	r6, r0
 800c896:	460f      	mov	r7, r1
 800c898:	4614      	mov	r4, r2
 800c89a:	18d5      	adds	r5, r2, r3
 800c89c:	42ac      	cmp	r4, r5
 800c89e:	d101      	bne.n	800c8a4 <__sfputs_r+0x12>
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	e007      	b.n	800c8b4 <__sfputs_r+0x22>
 800c8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8a8:	463a      	mov	r2, r7
 800c8aa:	4630      	mov	r0, r6
 800c8ac:	f7ff ffda 	bl	800c864 <__sfputc_r>
 800c8b0:	1c43      	adds	r3, r0, #1
 800c8b2:	d1f3      	bne.n	800c89c <__sfputs_r+0xa>
 800c8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c8b8 <_vfiprintf_r>:
 800c8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8bc:	460d      	mov	r5, r1
 800c8be:	b09d      	sub	sp, #116	@ 0x74
 800c8c0:	4614      	mov	r4, r2
 800c8c2:	4698      	mov	r8, r3
 800c8c4:	4606      	mov	r6, r0
 800c8c6:	b118      	cbz	r0, 800c8d0 <_vfiprintf_r+0x18>
 800c8c8:	6a03      	ldr	r3, [r0, #32]
 800c8ca:	b90b      	cbnz	r3, 800c8d0 <_vfiprintf_r+0x18>
 800c8cc:	f7fe f934 	bl	800ab38 <__sinit>
 800c8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8d2:	07d9      	lsls	r1, r3, #31
 800c8d4:	d405      	bmi.n	800c8e2 <_vfiprintf_r+0x2a>
 800c8d6:	89ab      	ldrh	r3, [r5, #12]
 800c8d8:	059a      	lsls	r2, r3, #22
 800c8da:	d402      	bmi.n	800c8e2 <_vfiprintf_r+0x2a>
 800c8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8de:	f7fe fb86 	bl	800afee <__retarget_lock_acquire_recursive>
 800c8e2:	89ab      	ldrh	r3, [r5, #12]
 800c8e4:	071b      	lsls	r3, r3, #28
 800c8e6:	d501      	bpl.n	800c8ec <_vfiprintf_r+0x34>
 800c8e8:	692b      	ldr	r3, [r5, #16]
 800c8ea:	b99b      	cbnz	r3, 800c914 <_vfiprintf_r+0x5c>
 800c8ec:	4629      	mov	r1, r5
 800c8ee:	4630      	mov	r0, r6
 800c8f0:	f7fe fa80 	bl	800adf4 <__swsetup_r>
 800c8f4:	b170      	cbz	r0, 800c914 <_vfiprintf_r+0x5c>
 800c8f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8f8:	07dc      	lsls	r4, r3, #31
 800c8fa:	d504      	bpl.n	800c906 <_vfiprintf_r+0x4e>
 800c8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c900:	b01d      	add	sp, #116	@ 0x74
 800c902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c906:	89ab      	ldrh	r3, [r5, #12]
 800c908:	0598      	lsls	r0, r3, #22
 800c90a:	d4f7      	bmi.n	800c8fc <_vfiprintf_r+0x44>
 800c90c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c90e:	f7fe fb6f 	bl	800aff0 <__retarget_lock_release_recursive>
 800c912:	e7f3      	b.n	800c8fc <_vfiprintf_r+0x44>
 800c914:	2300      	movs	r3, #0
 800c916:	9309      	str	r3, [sp, #36]	@ 0x24
 800c918:	2320      	movs	r3, #32
 800c91a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c91e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c922:	2330      	movs	r3, #48	@ 0x30
 800c924:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cad4 <_vfiprintf_r+0x21c>
 800c928:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c92c:	f04f 0901 	mov.w	r9, #1
 800c930:	4623      	mov	r3, r4
 800c932:	469a      	mov	sl, r3
 800c934:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c938:	b10a      	cbz	r2, 800c93e <_vfiprintf_r+0x86>
 800c93a:	2a25      	cmp	r2, #37	@ 0x25
 800c93c:	d1f9      	bne.n	800c932 <_vfiprintf_r+0x7a>
 800c93e:	ebba 0b04 	subs.w	fp, sl, r4
 800c942:	d00b      	beq.n	800c95c <_vfiprintf_r+0xa4>
 800c944:	465b      	mov	r3, fp
 800c946:	4622      	mov	r2, r4
 800c948:	4629      	mov	r1, r5
 800c94a:	4630      	mov	r0, r6
 800c94c:	f7ff ffa1 	bl	800c892 <__sfputs_r>
 800c950:	3001      	adds	r0, #1
 800c952:	f000 80a7 	beq.w	800caa4 <_vfiprintf_r+0x1ec>
 800c956:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c958:	445a      	add	r2, fp
 800c95a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c95c:	f89a 3000 	ldrb.w	r3, [sl]
 800c960:	2b00      	cmp	r3, #0
 800c962:	f000 809f 	beq.w	800caa4 <_vfiprintf_r+0x1ec>
 800c966:	2300      	movs	r3, #0
 800c968:	f04f 32ff 	mov.w	r2, #4294967295
 800c96c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c970:	f10a 0a01 	add.w	sl, sl, #1
 800c974:	9304      	str	r3, [sp, #16]
 800c976:	9307      	str	r3, [sp, #28]
 800c978:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c97c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c97e:	4654      	mov	r4, sl
 800c980:	2205      	movs	r2, #5
 800c982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c986:	4853      	ldr	r0, [pc, #332]	@ (800cad4 <_vfiprintf_r+0x21c>)
 800c988:	f7f3 fc42 	bl	8000210 <memchr>
 800c98c:	9a04      	ldr	r2, [sp, #16]
 800c98e:	b9d8      	cbnz	r0, 800c9c8 <_vfiprintf_r+0x110>
 800c990:	06d1      	lsls	r1, r2, #27
 800c992:	bf44      	itt	mi
 800c994:	2320      	movmi	r3, #32
 800c996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c99a:	0713      	lsls	r3, r2, #28
 800c99c:	bf44      	itt	mi
 800c99e:	232b      	movmi	r3, #43	@ 0x2b
 800c9a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800c9a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9aa:	d015      	beq.n	800c9d8 <_vfiprintf_r+0x120>
 800c9ac:	9a07      	ldr	r2, [sp, #28]
 800c9ae:	4654      	mov	r4, sl
 800c9b0:	2000      	movs	r0, #0
 800c9b2:	f04f 0c0a 	mov.w	ip, #10
 800c9b6:	4621      	mov	r1, r4
 800c9b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9bc:	3b30      	subs	r3, #48	@ 0x30
 800c9be:	2b09      	cmp	r3, #9
 800c9c0:	d94b      	bls.n	800ca5a <_vfiprintf_r+0x1a2>
 800c9c2:	b1b0      	cbz	r0, 800c9f2 <_vfiprintf_r+0x13a>
 800c9c4:	9207      	str	r2, [sp, #28]
 800c9c6:	e014      	b.n	800c9f2 <_vfiprintf_r+0x13a>
 800c9c8:	eba0 0308 	sub.w	r3, r0, r8
 800c9cc:	fa09 f303 	lsl.w	r3, r9, r3
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	9304      	str	r3, [sp, #16]
 800c9d4:	46a2      	mov	sl, r4
 800c9d6:	e7d2      	b.n	800c97e <_vfiprintf_r+0xc6>
 800c9d8:	9b03      	ldr	r3, [sp, #12]
 800c9da:	1d19      	adds	r1, r3, #4
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	9103      	str	r1, [sp, #12]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	bfbb      	ittet	lt
 800c9e4:	425b      	neglt	r3, r3
 800c9e6:	f042 0202 	orrlt.w	r2, r2, #2
 800c9ea:	9307      	strge	r3, [sp, #28]
 800c9ec:	9307      	strlt	r3, [sp, #28]
 800c9ee:	bfb8      	it	lt
 800c9f0:	9204      	strlt	r2, [sp, #16]
 800c9f2:	7823      	ldrb	r3, [r4, #0]
 800c9f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9f6:	d10a      	bne.n	800ca0e <_vfiprintf_r+0x156>
 800c9f8:	7863      	ldrb	r3, [r4, #1]
 800c9fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9fc:	d132      	bne.n	800ca64 <_vfiprintf_r+0x1ac>
 800c9fe:	9b03      	ldr	r3, [sp, #12]
 800ca00:	1d1a      	adds	r2, r3, #4
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	9203      	str	r2, [sp, #12]
 800ca06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca0a:	3402      	adds	r4, #2
 800ca0c:	9305      	str	r3, [sp, #20]
 800ca0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cae4 <_vfiprintf_r+0x22c>
 800ca12:	7821      	ldrb	r1, [r4, #0]
 800ca14:	2203      	movs	r2, #3
 800ca16:	4650      	mov	r0, sl
 800ca18:	f7f3 fbfa 	bl	8000210 <memchr>
 800ca1c:	b138      	cbz	r0, 800ca2e <_vfiprintf_r+0x176>
 800ca1e:	9b04      	ldr	r3, [sp, #16]
 800ca20:	eba0 000a 	sub.w	r0, r0, sl
 800ca24:	2240      	movs	r2, #64	@ 0x40
 800ca26:	4082      	lsls	r2, r0
 800ca28:	4313      	orrs	r3, r2
 800ca2a:	3401      	adds	r4, #1
 800ca2c:	9304      	str	r3, [sp, #16]
 800ca2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca32:	4829      	ldr	r0, [pc, #164]	@ (800cad8 <_vfiprintf_r+0x220>)
 800ca34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca38:	2206      	movs	r2, #6
 800ca3a:	f7f3 fbe9 	bl	8000210 <memchr>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	d03f      	beq.n	800cac2 <_vfiprintf_r+0x20a>
 800ca42:	4b26      	ldr	r3, [pc, #152]	@ (800cadc <_vfiprintf_r+0x224>)
 800ca44:	bb1b      	cbnz	r3, 800ca8e <_vfiprintf_r+0x1d6>
 800ca46:	9b03      	ldr	r3, [sp, #12]
 800ca48:	3307      	adds	r3, #7
 800ca4a:	f023 0307 	bic.w	r3, r3, #7
 800ca4e:	3308      	adds	r3, #8
 800ca50:	9303      	str	r3, [sp, #12]
 800ca52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca54:	443b      	add	r3, r7
 800ca56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca58:	e76a      	b.n	800c930 <_vfiprintf_r+0x78>
 800ca5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca5e:	460c      	mov	r4, r1
 800ca60:	2001      	movs	r0, #1
 800ca62:	e7a8      	b.n	800c9b6 <_vfiprintf_r+0xfe>
 800ca64:	2300      	movs	r3, #0
 800ca66:	3401      	adds	r4, #1
 800ca68:	9305      	str	r3, [sp, #20]
 800ca6a:	4619      	mov	r1, r3
 800ca6c:	f04f 0c0a 	mov.w	ip, #10
 800ca70:	4620      	mov	r0, r4
 800ca72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca76:	3a30      	subs	r2, #48	@ 0x30
 800ca78:	2a09      	cmp	r2, #9
 800ca7a:	d903      	bls.n	800ca84 <_vfiprintf_r+0x1cc>
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d0c6      	beq.n	800ca0e <_vfiprintf_r+0x156>
 800ca80:	9105      	str	r1, [sp, #20]
 800ca82:	e7c4      	b.n	800ca0e <_vfiprintf_r+0x156>
 800ca84:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca88:	4604      	mov	r4, r0
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	e7f0      	b.n	800ca70 <_vfiprintf_r+0x1b8>
 800ca8e:	ab03      	add	r3, sp, #12
 800ca90:	9300      	str	r3, [sp, #0]
 800ca92:	462a      	mov	r2, r5
 800ca94:	4b12      	ldr	r3, [pc, #72]	@ (800cae0 <_vfiprintf_r+0x228>)
 800ca96:	a904      	add	r1, sp, #16
 800ca98:	4630      	mov	r0, r6
 800ca9a:	f7fd fc0b 	bl	800a2b4 <_printf_float>
 800ca9e:	4607      	mov	r7, r0
 800caa0:	1c78      	adds	r0, r7, #1
 800caa2:	d1d6      	bne.n	800ca52 <_vfiprintf_r+0x19a>
 800caa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caa6:	07d9      	lsls	r1, r3, #31
 800caa8:	d405      	bmi.n	800cab6 <_vfiprintf_r+0x1fe>
 800caaa:	89ab      	ldrh	r3, [r5, #12]
 800caac:	059a      	lsls	r2, r3, #22
 800caae:	d402      	bmi.n	800cab6 <_vfiprintf_r+0x1fe>
 800cab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cab2:	f7fe fa9d 	bl	800aff0 <__retarget_lock_release_recursive>
 800cab6:	89ab      	ldrh	r3, [r5, #12]
 800cab8:	065b      	lsls	r3, r3, #25
 800caba:	f53f af1f 	bmi.w	800c8fc <_vfiprintf_r+0x44>
 800cabe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cac0:	e71e      	b.n	800c900 <_vfiprintf_r+0x48>
 800cac2:	ab03      	add	r3, sp, #12
 800cac4:	9300      	str	r3, [sp, #0]
 800cac6:	462a      	mov	r2, r5
 800cac8:	4b05      	ldr	r3, [pc, #20]	@ (800cae0 <_vfiprintf_r+0x228>)
 800caca:	a904      	add	r1, sp, #16
 800cacc:	4630      	mov	r0, r6
 800cace:	f7fd fe89 	bl	800a7e4 <_printf_i>
 800cad2:	e7e4      	b.n	800ca9e <_vfiprintf_r+0x1e6>
 800cad4:	0800d3ea 	.word	0x0800d3ea
 800cad8:	0800d3f4 	.word	0x0800d3f4
 800cadc:	0800a2b5 	.word	0x0800a2b5
 800cae0:	0800c893 	.word	0x0800c893
 800cae4:	0800d3f0 	.word	0x0800d3f0

0800cae8 <__sflush_r>:
 800cae8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800caec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf0:	0716      	lsls	r6, r2, #28
 800caf2:	4605      	mov	r5, r0
 800caf4:	460c      	mov	r4, r1
 800caf6:	d454      	bmi.n	800cba2 <__sflush_r+0xba>
 800caf8:	684b      	ldr	r3, [r1, #4]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	dc02      	bgt.n	800cb04 <__sflush_r+0x1c>
 800cafe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	dd48      	ble.n	800cb96 <__sflush_r+0xae>
 800cb04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cb06:	2e00      	cmp	r6, #0
 800cb08:	d045      	beq.n	800cb96 <__sflush_r+0xae>
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cb10:	682f      	ldr	r7, [r5, #0]
 800cb12:	6a21      	ldr	r1, [r4, #32]
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	d030      	beq.n	800cb7a <__sflush_r+0x92>
 800cb18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cb1a:	89a3      	ldrh	r3, [r4, #12]
 800cb1c:	0759      	lsls	r1, r3, #29
 800cb1e:	d505      	bpl.n	800cb2c <__sflush_r+0x44>
 800cb20:	6863      	ldr	r3, [r4, #4]
 800cb22:	1ad2      	subs	r2, r2, r3
 800cb24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cb26:	b10b      	cbz	r3, 800cb2c <__sflush_r+0x44>
 800cb28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cb2a:	1ad2      	subs	r2, r2, r3
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cb30:	6a21      	ldr	r1, [r4, #32]
 800cb32:	4628      	mov	r0, r5
 800cb34:	47b0      	blx	r6
 800cb36:	1c43      	adds	r3, r0, #1
 800cb38:	89a3      	ldrh	r3, [r4, #12]
 800cb3a:	d106      	bne.n	800cb4a <__sflush_r+0x62>
 800cb3c:	6829      	ldr	r1, [r5, #0]
 800cb3e:	291d      	cmp	r1, #29
 800cb40:	d82b      	bhi.n	800cb9a <__sflush_r+0xb2>
 800cb42:	4a2a      	ldr	r2, [pc, #168]	@ (800cbec <__sflush_r+0x104>)
 800cb44:	40ca      	lsrs	r2, r1
 800cb46:	07d6      	lsls	r6, r2, #31
 800cb48:	d527      	bpl.n	800cb9a <__sflush_r+0xb2>
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	6062      	str	r2, [r4, #4]
 800cb4e:	04d9      	lsls	r1, r3, #19
 800cb50:	6922      	ldr	r2, [r4, #16]
 800cb52:	6022      	str	r2, [r4, #0]
 800cb54:	d504      	bpl.n	800cb60 <__sflush_r+0x78>
 800cb56:	1c42      	adds	r2, r0, #1
 800cb58:	d101      	bne.n	800cb5e <__sflush_r+0x76>
 800cb5a:	682b      	ldr	r3, [r5, #0]
 800cb5c:	b903      	cbnz	r3, 800cb60 <__sflush_r+0x78>
 800cb5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cb60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb62:	602f      	str	r7, [r5, #0]
 800cb64:	b1b9      	cbz	r1, 800cb96 <__sflush_r+0xae>
 800cb66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb6a:	4299      	cmp	r1, r3
 800cb6c:	d002      	beq.n	800cb74 <__sflush_r+0x8c>
 800cb6e:	4628      	mov	r0, r5
 800cb70:	f7ff f8a6 	bl	800bcc0 <_free_r>
 800cb74:	2300      	movs	r3, #0
 800cb76:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb78:	e00d      	b.n	800cb96 <__sflush_r+0xae>
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	4628      	mov	r0, r5
 800cb7e:	47b0      	blx	r6
 800cb80:	4602      	mov	r2, r0
 800cb82:	1c50      	adds	r0, r2, #1
 800cb84:	d1c9      	bne.n	800cb1a <__sflush_r+0x32>
 800cb86:	682b      	ldr	r3, [r5, #0]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d0c6      	beq.n	800cb1a <__sflush_r+0x32>
 800cb8c:	2b1d      	cmp	r3, #29
 800cb8e:	d001      	beq.n	800cb94 <__sflush_r+0xac>
 800cb90:	2b16      	cmp	r3, #22
 800cb92:	d11e      	bne.n	800cbd2 <__sflush_r+0xea>
 800cb94:	602f      	str	r7, [r5, #0]
 800cb96:	2000      	movs	r0, #0
 800cb98:	e022      	b.n	800cbe0 <__sflush_r+0xf8>
 800cb9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb9e:	b21b      	sxth	r3, r3
 800cba0:	e01b      	b.n	800cbda <__sflush_r+0xf2>
 800cba2:	690f      	ldr	r7, [r1, #16]
 800cba4:	2f00      	cmp	r7, #0
 800cba6:	d0f6      	beq.n	800cb96 <__sflush_r+0xae>
 800cba8:	0793      	lsls	r3, r2, #30
 800cbaa:	680e      	ldr	r6, [r1, #0]
 800cbac:	bf08      	it	eq
 800cbae:	694b      	ldreq	r3, [r1, #20]
 800cbb0:	600f      	str	r7, [r1, #0]
 800cbb2:	bf18      	it	ne
 800cbb4:	2300      	movne	r3, #0
 800cbb6:	eba6 0807 	sub.w	r8, r6, r7
 800cbba:	608b      	str	r3, [r1, #8]
 800cbbc:	f1b8 0f00 	cmp.w	r8, #0
 800cbc0:	dde9      	ble.n	800cb96 <__sflush_r+0xae>
 800cbc2:	6a21      	ldr	r1, [r4, #32]
 800cbc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cbc6:	4643      	mov	r3, r8
 800cbc8:	463a      	mov	r2, r7
 800cbca:	4628      	mov	r0, r5
 800cbcc:	47b0      	blx	r6
 800cbce:	2800      	cmp	r0, #0
 800cbd0:	dc08      	bgt.n	800cbe4 <__sflush_r+0xfc>
 800cbd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbe4:	4407      	add	r7, r0
 800cbe6:	eba8 0800 	sub.w	r8, r8, r0
 800cbea:	e7e7      	b.n	800cbbc <__sflush_r+0xd4>
 800cbec:	20400001 	.word	0x20400001

0800cbf0 <_fflush_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	690b      	ldr	r3, [r1, #16]
 800cbf4:	4605      	mov	r5, r0
 800cbf6:	460c      	mov	r4, r1
 800cbf8:	b913      	cbnz	r3, 800cc00 <_fflush_r+0x10>
 800cbfa:	2500      	movs	r5, #0
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	bd38      	pop	{r3, r4, r5, pc}
 800cc00:	b118      	cbz	r0, 800cc0a <_fflush_r+0x1a>
 800cc02:	6a03      	ldr	r3, [r0, #32]
 800cc04:	b90b      	cbnz	r3, 800cc0a <_fflush_r+0x1a>
 800cc06:	f7fd ff97 	bl	800ab38 <__sinit>
 800cc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d0f3      	beq.n	800cbfa <_fflush_r+0xa>
 800cc12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cc14:	07d0      	lsls	r0, r2, #31
 800cc16:	d404      	bmi.n	800cc22 <_fflush_r+0x32>
 800cc18:	0599      	lsls	r1, r3, #22
 800cc1a:	d402      	bmi.n	800cc22 <_fflush_r+0x32>
 800cc1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc1e:	f7fe f9e6 	bl	800afee <__retarget_lock_acquire_recursive>
 800cc22:	4628      	mov	r0, r5
 800cc24:	4621      	mov	r1, r4
 800cc26:	f7ff ff5f 	bl	800cae8 <__sflush_r>
 800cc2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc2c:	07da      	lsls	r2, r3, #31
 800cc2e:	4605      	mov	r5, r0
 800cc30:	d4e4      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	059b      	lsls	r3, r3, #22
 800cc36:	d4e1      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc3a:	f7fe f9d9 	bl	800aff0 <__retarget_lock_release_recursive>
 800cc3e:	e7dd      	b.n	800cbfc <_fflush_r+0xc>

0800cc40 <__swhatbuf_r>:
 800cc40:	b570      	push	{r4, r5, r6, lr}
 800cc42:	460c      	mov	r4, r1
 800cc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc48:	2900      	cmp	r1, #0
 800cc4a:	b096      	sub	sp, #88	@ 0x58
 800cc4c:	4615      	mov	r5, r2
 800cc4e:	461e      	mov	r6, r3
 800cc50:	da0d      	bge.n	800cc6e <__swhatbuf_r+0x2e>
 800cc52:	89a3      	ldrh	r3, [r4, #12]
 800cc54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc58:	f04f 0100 	mov.w	r1, #0
 800cc5c:	bf14      	ite	ne
 800cc5e:	2340      	movne	r3, #64	@ 0x40
 800cc60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc64:	2000      	movs	r0, #0
 800cc66:	6031      	str	r1, [r6, #0]
 800cc68:	602b      	str	r3, [r5, #0]
 800cc6a:	b016      	add	sp, #88	@ 0x58
 800cc6c:	bd70      	pop	{r4, r5, r6, pc}
 800cc6e:	466a      	mov	r2, sp
 800cc70:	f000 f862 	bl	800cd38 <_fstat_r>
 800cc74:	2800      	cmp	r0, #0
 800cc76:	dbec      	blt.n	800cc52 <__swhatbuf_r+0x12>
 800cc78:	9901      	ldr	r1, [sp, #4]
 800cc7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cc7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cc82:	4259      	negs	r1, r3
 800cc84:	4159      	adcs	r1, r3
 800cc86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc8a:	e7eb      	b.n	800cc64 <__swhatbuf_r+0x24>

0800cc8c <__smakebuf_r>:
 800cc8c:	898b      	ldrh	r3, [r1, #12]
 800cc8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc90:	079d      	lsls	r5, r3, #30
 800cc92:	4606      	mov	r6, r0
 800cc94:	460c      	mov	r4, r1
 800cc96:	d507      	bpl.n	800cca8 <__smakebuf_r+0x1c>
 800cc98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cc9c:	6023      	str	r3, [r4, #0]
 800cc9e:	6123      	str	r3, [r4, #16]
 800cca0:	2301      	movs	r3, #1
 800cca2:	6163      	str	r3, [r4, #20]
 800cca4:	b003      	add	sp, #12
 800cca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cca8:	ab01      	add	r3, sp, #4
 800ccaa:	466a      	mov	r2, sp
 800ccac:	f7ff ffc8 	bl	800cc40 <__swhatbuf_r>
 800ccb0:	9f00      	ldr	r7, [sp, #0]
 800ccb2:	4605      	mov	r5, r0
 800ccb4:	4639      	mov	r1, r7
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	f7ff f876 	bl	800bda8 <_malloc_r>
 800ccbc:	b948      	cbnz	r0, 800ccd2 <__smakebuf_r+0x46>
 800ccbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccc2:	059a      	lsls	r2, r3, #22
 800ccc4:	d4ee      	bmi.n	800cca4 <__smakebuf_r+0x18>
 800ccc6:	f023 0303 	bic.w	r3, r3, #3
 800ccca:	f043 0302 	orr.w	r3, r3, #2
 800ccce:	81a3      	strh	r3, [r4, #12]
 800ccd0:	e7e2      	b.n	800cc98 <__smakebuf_r+0xc>
 800ccd2:	89a3      	ldrh	r3, [r4, #12]
 800ccd4:	6020      	str	r0, [r4, #0]
 800ccd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccda:	81a3      	strh	r3, [r4, #12]
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cce2:	b15b      	cbz	r3, 800ccfc <__smakebuf_r+0x70>
 800cce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cce8:	4630      	mov	r0, r6
 800ccea:	f000 f837 	bl	800cd5c <_isatty_r>
 800ccee:	b128      	cbz	r0, 800ccfc <__smakebuf_r+0x70>
 800ccf0:	89a3      	ldrh	r3, [r4, #12]
 800ccf2:	f023 0303 	bic.w	r3, r3, #3
 800ccf6:	f043 0301 	orr.w	r3, r3, #1
 800ccfa:	81a3      	strh	r3, [r4, #12]
 800ccfc:	89a3      	ldrh	r3, [r4, #12]
 800ccfe:	431d      	orrs	r5, r3
 800cd00:	81a5      	strh	r5, [r4, #12]
 800cd02:	e7cf      	b.n	800cca4 <__smakebuf_r+0x18>

0800cd04 <memmove>:
 800cd04:	4288      	cmp	r0, r1
 800cd06:	b510      	push	{r4, lr}
 800cd08:	eb01 0402 	add.w	r4, r1, r2
 800cd0c:	d902      	bls.n	800cd14 <memmove+0x10>
 800cd0e:	4284      	cmp	r4, r0
 800cd10:	4623      	mov	r3, r4
 800cd12:	d807      	bhi.n	800cd24 <memmove+0x20>
 800cd14:	1e43      	subs	r3, r0, #1
 800cd16:	42a1      	cmp	r1, r4
 800cd18:	d008      	beq.n	800cd2c <memmove+0x28>
 800cd1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd22:	e7f8      	b.n	800cd16 <memmove+0x12>
 800cd24:	4402      	add	r2, r0
 800cd26:	4601      	mov	r1, r0
 800cd28:	428a      	cmp	r2, r1
 800cd2a:	d100      	bne.n	800cd2e <memmove+0x2a>
 800cd2c:	bd10      	pop	{r4, pc}
 800cd2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cd32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cd36:	e7f7      	b.n	800cd28 <memmove+0x24>

0800cd38 <_fstat_r>:
 800cd38:	b538      	push	{r3, r4, r5, lr}
 800cd3a:	4d07      	ldr	r5, [pc, #28]	@ (800cd58 <_fstat_r+0x20>)
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	4604      	mov	r4, r0
 800cd40:	4608      	mov	r0, r1
 800cd42:	4611      	mov	r1, r2
 800cd44:	602b      	str	r3, [r5, #0]
 800cd46:	f7f6 f9b3 	bl	80030b0 <_fstat>
 800cd4a:	1c43      	adds	r3, r0, #1
 800cd4c:	d102      	bne.n	800cd54 <_fstat_r+0x1c>
 800cd4e:	682b      	ldr	r3, [r5, #0]
 800cd50:	b103      	cbz	r3, 800cd54 <_fstat_r+0x1c>
 800cd52:	6023      	str	r3, [r4, #0]
 800cd54:	bd38      	pop	{r3, r4, r5, pc}
 800cd56:	bf00      	nop
 800cd58:	20000798 	.word	0x20000798

0800cd5c <_isatty_r>:
 800cd5c:	b538      	push	{r3, r4, r5, lr}
 800cd5e:	4d06      	ldr	r5, [pc, #24]	@ (800cd78 <_isatty_r+0x1c>)
 800cd60:	2300      	movs	r3, #0
 800cd62:	4604      	mov	r4, r0
 800cd64:	4608      	mov	r0, r1
 800cd66:	602b      	str	r3, [r5, #0]
 800cd68:	f7f6 f9b2 	bl	80030d0 <_isatty>
 800cd6c:	1c43      	adds	r3, r0, #1
 800cd6e:	d102      	bne.n	800cd76 <_isatty_r+0x1a>
 800cd70:	682b      	ldr	r3, [r5, #0]
 800cd72:	b103      	cbz	r3, 800cd76 <_isatty_r+0x1a>
 800cd74:	6023      	str	r3, [r4, #0]
 800cd76:	bd38      	pop	{r3, r4, r5, pc}
 800cd78:	20000798 	.word	0x20000798

0800cd7c <_sbrk_r>:
 800cd7c:	b538      	push	{r3, r4, r5, lr}
 800cd7e:	4d06      	ldr	r5, [pc, #24]	@ (800cd98 <_sbrk_r+0x1c>)
 800cd80:	2300      	movs	r3, #0
 800cd82:	4604      	mov	r4, r0
 800cd84:	4608      	mov	r0, r1
 800cd86:	602b      	str	r3, [r5, #0]
 800cd88:	f7f6 f9ba 	bl	8003100 <_sbrk>
 800cd8c:	1c43      	adds	r3, r0, #1
 800cd8e:	d102      	bne.n	800cd96 <_sbrk_r+0x1a>
 800cd90:	682b      	ldr	r3, [r5, #0]
 800cd92:	b103      	cbz	r3, 800cd96 <_sbrk_r+0x1a>
 800cd94:	6023      	str	r3, [r4, #0]
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	20000798 	.word	0x20000798

0800cd9c <__assert_func>:
 800cd9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd9e:	4614      	mov	r4, r2
 800cda0:	461a      	mov	r2, r3
 800cda2:	4b09      	ldr	r3, [pc, #36]	@ (800cdc8 <__assert_func+0x2c>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4605      	mov	r5, r0
 800cda8:	68d8      	ldr	r0, [r3, #12]
 800cdaa:	b14c      	cbz	r4, 800cdc0 <__assert_func+0x24>
 800cdac:	4b07      	ldr	r3, [pc, #28]	@ (800cdcc <__assert_func+0x30>)
 800cdae:	9100      	str	r1, [sp, #0]
 800cdb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdb4:	4906      	ldr	r1, [pc, #24]	@ (800cdd0 <__assert_func+0x34>)
 800cdb6:	462b      	mov	r3, r5
 800cdb8:	f000 f870 	bl	800ce9c <fiprintf>
 800cdbc:	f000 f880 	bl	800cec0 <abort>
 800cdc0:	4b04      	ldr	r3, [pc, #16]	@ (800cdd4 <__assert_func+0x38>)
 800cdc2:	461c      	mov	r4, r3
 800cdc4:	e7f3      	b.n	800cdae <__assert_func+0x12>
 800cdc6:	bf00      	nop
 800cdc8:	20000028 	.word	0x20000028
 800cdcc:	0800d405 	.word	0x0800d405
 800cdd0:	0800d412 	.word	0x0800d412
 800cdd4:	0800d440 	.word	0x0800d440

0800cdd8 <_calloc_r>:
 800cdd8:	b570      	push	{r4, r5, r6, lr}
 800cdda:	fba1 5402 	umull	r5, r4, r1, r2
 800cdde:	b934      	cbnz	r4, 800cdee <_calloc_r+0x16>
 800cde0:	4629      	mov	r1, r5
 800cde2:	f7fe ffe1 	bl	800bda8 <_malloc_r>
 800cde6:	4606      	mov	r6, r0
 800cde8:	b928      	cbnz	r0, 800cdf6 <_calloc_r+0x1e>
 800cdea:	4630      	mov	r0, r6
 800cdec:	bd70      	pop	{r4, r5, r6, pc}
 800cdee:	220c      	movs	r2, #12
 800cdf0:	6002      	str	r2, [r0, #0]
 800cdf2:	2600      	movs	r6, #0
 800cdf4:	e7f9      	b.n	800cdea <_calloc_r+0x12>
 800cdf6:	462a      	mov	r2, r5
 800cdf8:	4621      	mov	r1, r4
 800cdfa:	f7fe f851 	bl	800aea0 <memset>
 800cdfe:	e7f4      	b.n	800cdea <_calloc_r+0x12>

0800ce00 <__ascii_mbtowc>:
 800ce00:	b082      	sub	sp, #8
 800ce02:	b901      	cbnz	r1, 800ce06 <__ascii_mbtowc+0x6>
 800ce04:	a901      	add	r1, sp, #4
 800ce06:	b142      	cbz	r2, 800ce1a <__ascii_mbtowc+0x1a>
 800ce08:	b14b      	cbz	r3, 800ce1e <__ascii_mbtowc+0x1e>
 800ce0a:	7813      	ldrb	r3, [r2, #0]
 800ce0c:	600b      	str	r3, [r1, #0]
 800ce0e:	7812      	ldrb	r2, [r2, #0]
 800ce10:	1e10      	subs	r0, r2, #0
 800ce12:	bf18      	it	ne
 800ce14:	2001      	movne	r0, #1
 800ce16:	b002      	add	sp, #8
 800ce18:	4770      	bx	lr
 800ce1a:	4610      	mov	r0, r2
 800ce1c:	e7fb      	b.n	800ce16 <__ascii_mbtowc+0x16>
 800ce1e:	f06f 0001 	mvn.w	r0, #1
 800ce22:	e7f8      	b.n	800ce16 <__ascii_mbtowc+0x16>

0800ce24 <_realloc_r>:
 800ce24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce28:	4607      	mov	r7, r0
 800ce2a:	4614      	mov	r4, r2
 800ce2c:	460d      	mov	r5, r1
 800ce2e:	b921      	cbnz	r1, 800ce3a <_realloc_r+0x16>
 800ce30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce34:	4611      	mov	r1, r2
 800ce36:	f7fe bfb7 	b.w	800bda8 <_malloc_r>
 800ce3a:	b92a      	cbnz	r2, 800ce48 <_realloc_r+0x24>
 800ce3c:	f7fe ff40 	bl	800bcc0 <_free_r>
 800ce40:	4625      	mov	r5, r4
 800ce42:	4628      	mov	r0, r5
 800ce44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce48:	f000 f841 	bl	800cece <_malloc_usable_size_r>
 800ce4c:	4284      	cmp	r4, r0
 800ce4e:	4606      	mov	r6, r0
 800ce50:	d802      	bhi.n	800ce58 <_realloc_r+0x34>
 800ce52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce56:	d8f4      	bhi.n	800ce42 <_realloc_r+0x1e>
 800ce58:	4621      	mov	r1, r4
 800ce5a:	4638      	mov	r0, r7
 800ce5c:	f7fe ffa4 	bl	800bda8 <_malloc_r>
 800ce60:	4680      	mov	r8, r0
 800ce62:	b908      	cbnz	r0, 800ce68 <_realloc_r+0x44>
 800ce64:	4645      	mov	r5, r8
 800ce66:	e7ec      	b.n	800ce42 <_realloc_r+0x1e>
 800ce68:	42b4      	cmp	r4, r6
 800ce6a:	4622      	mov	r2, r4
 800ce6c:	4629      	mov	r1, r5
 800ce6e:	bf28      	it	cs
 800ce70:	4632      	movcs	r2, r6
 800ce72:	f7fe f8be 	bl	800aff2 <memcpy>
 800ce76:	4629      	mov	r1, r5
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7fe ff21 	bl	800bcc0 <_free_r>
 800ce7e:	e7f1      	b.n	800ce64 <_realloc_r+0x40>

0800ce80 <__ascii_wctomb>:
 800ce80:	4603      	mov	r3, r0
 800ce82:	4608      	mov	r0, r1
 800ce84:	b141      	cbz	r1, 800ce98 <__ascii_wctomb+0x18>
 800ce86:	2aff      	cmp	r2, #255	@ 0xff
 800ce88:	d904      	bls.n	800ce94 <__ascii_wctomb+0x14>
 800ce8a:	228a      	movs	r2, #138	@ 0x8a
 800ce8c:	601a      	str	r2, [r3, #0]
 800ce8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ce92:	4770      	bx	lr
 800ce94:	700a      	strb	r2, [r1, #0]
 800ce96:	2001      	movs	r0, #1
 800ce98:	4770      	bx	lr
	...

0800ce9c <fiprintf>:
 800ce9c:	b40e      	push	{r1, r2, r3}
 800ce9e:	b503      	push	{r0, r1, lr}
 800cea0:	4601      	mov	r1, r0
 800cea2:	ab03      	add	r3, sp, #12
 800cea4:	4805      	ldr	r0, [pc, #20]	@ (800cebc <fiprintf+0x20>)
 800cea6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceaa:	6800      	ldr	r0, [r0, #0]
 800ceac:	9301      	str	r3, [sp, #4]
 800ceae:	f7ff fd03 	bl	800c8b8 <_vfiprintf_r>
 800ceb2:	b002      	add	sp, #8
 800ceb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ceb8:	b003      	add	sp, #12
 800ceba:	4770      	bx	lr
 800cebc:	20000028 	.word	0x20000028

0800cec0 <abort>:
 800cec0:	b508      	push	{r3, lr}
 800cec2:	2006      	movs	r0, #6
 800cec4:	f000 f834 	bl	800cf30 <raise>
 800cec8:	2001      	movs	r0, #1
 800ceca:	f7f6 f8bd 	bl	8003048 <_exit>

0800cece <_malloc_usable_size_r>:
 800cece:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ced2:	1f18      	subs	r0, r3, #4
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	bfbc      	itt	lt
 800ced8:	580b      	ldrlt	r3, [r1, r0]
 800ceda:	18c0      	addlt	r0, r0, r3
 800cedc:	4770      	bx	lr

0800cede <_raise_r>:
 800cede:	291f      	cmp	r1, #31
 800cee0:	b538      	push	{r3, r4, r5, lr}
 800cee2:	4605      	mov	r5, r0
 800cee4:	460c      	mov	r4, r1
 800cee6:	d904      	bls.n	800cef2 <_raise_r+0x14>
 800cee8:	2316      	movs	r3, #22
 800ceea:	6003      	str	r3, [r0, #0]
 800ceec:	f04f 30ff 	mov.w	r0, #4294967295
 800cef0:	bd38      	pop	{r3, r4, r5, pc}
 800cef2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cef4:	b112      	cbz	r2, 800cefc <_raise_r+0x1e>
 800cef6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cefa:	b94b      	cbnz	r3, 800cf10 <_raise_r+0x32>
 800cefc:	4628      	mov	r0, r5
 800cefe:	f000 f831 	bl	800cf64 <_getpid_r>
 800cf02:	4622      	mov	r2, r4
 800cf04:	4601      	mov	r1, r0
 800cf06:	4628      	mov	r0, r5
 800cf08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf0c:	f000 b818 	b.w	800cf40 <_kill_r>
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d00a      	beq.n	800cf2a <_raise_r+0x4c>
 800cf14:	1c59      	adds	r1, r3, #1
 800cf16:	d103      	bne.n	800cf20 <_raise_r+0x42>
 800cf18:	2316      	movs	r3, #22
 800cf1a:	6003      	str	r3, [r0, #0]
 800cf1c:	2001      	movs	r0, #1
 800cf1e:	e7e7      	b.n	800cef0 <_raise_r+0x12>
 800cf20:	2100      	movs	r1, #0
 800cf22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf26:	4620      	mov	r0, r4
 800cf28:	4798      	blx	r3
 800cf2a:	2000      	movs	r0, #0
 800cf2c:	e7e0      	b.n	800cef0 <_raise_r+0x12>
	...

0800cf30 <raise>:
 800cf30:	4b02      	ldr	r3, [pc, #8]	@ (800cf3c <raise+0xc>)
 800cf32:	4601      	mov	r1, r0
 800cf34:	6818      	ldr	r0, [r3, #0]
 800cf36:	f7ff bfd2 	b.w	800cede <_raise_r>
 800cf3a:	bf00      	nop
 800cf3c:	20000028 	.word	0x20000028

0800cf40 <_kill_r>:
 800cf40:	b538      	push	{r3, r4, r5, lr}
 800cf42:	4d07      	ldr	r5, [pc, #28]	@ (800cf60 <_kill_r+0x20>)
 800cf44:	2300      	movs	r3, #0
 800cf46:	4604      	mov	r4, r0
 800cf48:	4608      	mov	r0, r1
 800cf4a:	4611      	mov	r1, r2
 800cf4c:	602b      	str	r3, [r5, #0]
 800cf4e:	f7f6 f86b 	bl	8003028 <_kill>
 800cf52:	1c43      	adds	r3, r0, #1
 800cf54:	d102      	bne.n	800cf5c <_kill_r+0x1c>
 800cf56:	682b      	ldr	r3, [r5, #0]
 800cf58:	b103      	cbz	r3, 800cf5c <_kill_r+0x1c>
 800cf5a:	6023      	str	r3, [r4, #0]
 800cf5c:	bd38      	pop	{r3, r4, r5, pc}
 800cf5e:	bf00      	nop
 800cf60:	20000798 	.word	0x20000798

0800cf64 <_getpid_r>:
 800cf64:	f7f6 b858 	b.w	8003018 <_getpid>

0800cf68 <_init>:
 800cf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf6a:	bf00      	nop
 800cf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf6e:	bc08      	pop	{r3}
 800cf70:	469e      	mov	lr, r3
 800cf72:	4770      	bx	lr

0800cf74 <_fini>:
 800cf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf76:	bf00      	nop
 800cf78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf7a:	bc08      	pop	{r3}
 800cf7c:	469e      	mov	lr, r3
 800cf7e:	4770      	bx	lr
