
MIDI_Synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c72c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005cc  0800c8dc  0800c8dc  0000d8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea8  0800cea8  0000e178  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cea8  0800cea8  0000dea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceb0  0800ceb0  0000e178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceb0  0800ceb0  0000deb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ceb4  0800ceb4  0000deb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800ceb8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e178  2**0
                  CONTENTS
 10 .bss          000010a8  20000178  20000178  0000e178  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001220  20001220  0000e178  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e178  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022918  00000000  00000000  0000e1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e53  00000000  00000000  00030ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f88  00000000  00000000  00035918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000186f  00000000  00000000  000378a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002aecc  00000000  00000000  0003910f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026085  00000000  00000000  00063fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1b78  00000000  00000000  0008a060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017bbd8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000092ac  00000000  00000000  0017bc1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00184ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000178 	.word	0x20000178
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c8c4 	.word	0x0800c8c4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000017c 	.word	0x2000017c
 80001ec:	0800c8c4 	.word	0x0800c8c4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	@ 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2f>:
 800085c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000860:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000864:	bf24      	itt	cs
 8000866:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800086a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800086e:	d90d      	bls.n	800088c <__aeabi_d2f+0x30>
 8000870:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000874:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000878:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800087c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000880:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000884:	bf08      	it	eq
 8000886:	f020 0001 	biceq.w	r0, r0, #1
 800088a:	4770      	bx	lr
 800088c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000890:	d121      	bne.n	80008d6 <__aeabi_d2f+0x7a>
 8000892:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000896:	bfbc      	itt	lt
 8000898:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800089c:	4770      	bxlt	lr
 800089e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008a6:	f1c2 0218 	rsb	r2, r2, #24
 80008aa:	f1c2 0c20 	rsb	ip, r2, #32
 80008ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80008b2:	fa20 f002 	lsr.w	r0, r0, r2
 80008b6:	bf18      	it	ne
 80008b8:	f040 0001 	orrne.w	r0, r0, #1
 80008bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008c8:	ea40 000c 	orr.w	r0, r0, ip
 80008cc:	fa23 f302 	lsr.w	r3, r3, r2
 80008d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008d4:	e7cc      	b.n	8000870 <__aeabi_d2f+0x14>
 80008d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008da:	d107      	bne.n	80008ec <__aeabi_d2f+0x90>
 80008dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008e0:	bf1e      	ittt	ne
 80008e2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008e6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008ea:	4770      	bxne	lr
 80008ec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008f0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <__aeabi_uldivmod>:
 80008fc:	b953      	cbnz	r3, 8000914 <__aeabi_uldivmod+0x18>
 80008fe:	b94a      	cbnz	r2, 8000914 <__aeabi_uldivmod+0x18>
 8000900:	2900      	cmp	r1, #0
 8000902:	bf08      	it	eq
 8000904:	2800      	cmpeq	r0, #0
 8000906:	bf1c      	itt	ne
 8000908:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800090c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000910:	f000 b988 	b.w	8000c24 <__aeabi_idiv0>
 8000914:	f1ad 0c08 	sub.w	ip, sp, #8
 8000918:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800091c:	f000 f806 	bl	800092c <__udivmoddi4>
 8000920:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000928:	b004      	add	sp, #16
 800092a:	4770      	bx	lr

0800092c <__udivmoddi4>:
 800092c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000930:	9d08      	ldr	r5, [sp, #32]
 8000932:	468e      	mov	lr, r1
 8000934:	4604      	mov	r4, r0
 8000936:	4688      	mov	r8, r1
 8000938:	2b00      	cmp	r3, #0
 800093a:	d14a      	bne.n	80009d2 <__udivmoddi4+0xa6>
 800093c:	428a      	cmp	r2, r1
 800093e:	4617      	mov	r7, r2
 8000940:	d962      	bls.n	8000a08 <__udivmoddi4+0xdc>
 8000942:	fab2 f682 	clz	r6, r2
 8000946:	b14e      	cbz	r6, 800095c <__udivmoddi4+0x30>
 8000948:	f1c6 0320 	rsb	r3, r6, #32
 800094c:	fa01 f806 	lsl.w	r8, r1, r6
 8000950:	fa20 f303 	lsr.w	r3, r0, r3
 8000954:	40b7      	lsls	r7, r6
 8000956:	ea43 0808 	orr.w	r8, r3, r8
 800095a:	40b4      	lsls	r4, r6
 800095c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000960:	fa1f fc87 	uxth.w	ip, r7
 8000964:	fbb8 f1fe 	udiv	r1, r8, lr
 8000968:	0c23      	lsrs	r3, r4, #16
 800096a:	fb0e 8811 	mls	r8, lr, r1, r8
 800096e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000972:	fb01 f20c 	mul.w	r2, r1, ip
 8000976:	429a      	cmp	r2, r3
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0x62>
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000980:	f080 80ea 	bcs.w	8000b58 <__udivmoddi4+0x22c>
 8000984:	429a      	cmp	r2, r3
 8000986:	f240 80e7 	bls.w	8000b58 <__udivmoddi4+0x22c>
 800098a:	3902      	subs	r1, #2
 800098c:	443b      	add	r3, r7
 800098e:	1a9a      	subs	r2, r3, r2
 8000990:	b2a3      	uxth	r3, r4
 8000992:	fbb2 f0fe 	udiv	r0, r2, lr
 8000996:	fb0e 2210 	mls	r2, lr, r0, r2
 800099a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800099e:	fb00 fc0c 	mul.w	ip, r0, ip
 80009a2:	459c      	cmp	ip, r3
 80009a4:	d909      	bls.n	80009ba <__udivmoddi4+0x8e>
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80009ac:	f080 80d6 	bcs.w	8000b5c <__udivmoddi4+0x230>
 80009b0:	459c      	cmp	ip, r3
 80009b2:	f240 80d3 	bls.w	8000b5c <__udivmoddi4+0x230>
 80009b6:	443b      	add	r3, r7
 80009b8:	3802      	subs	r0, #2
 80009ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009be:	eba3 030c 	sub.w	r3, r3, ip
 80009c2:	2100      	movs	r1, #0
 80009c4:	b11d      	cbz	r5, 80009ce <__udivmoddi4+0xa2>
 80009c6:	40f3      	lsrs	r3, r6
 80009c8:	2200      	movs	r2, #0
 80009ca:	e9c5 3200 	strd	r3, r2, [r5]
 80009ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d905      	bls.n	80009e2 <__udivmoddi4+0xb6>
 80009d6:	b10d      	cbz	r5, 80009dc <__udivmoddi4+0xb0>
 80009d8:	e9c5 0100 	strd	r0, r1, [r5]
 80009dc:	2100      	movs	r1, #0
 80009de:	4608      	mov	r0, r1
 80009e0:	e7f5      	b.n	80009ce <__udivmoddi4+0xa2>
 80009e2:	fab3 f183 	clz	r1, r3
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d146      	bne.n	8000a78 <__udivmoddi4+0x14c>
 80009ea:	4573      	cmp	r3, lr
 80009ec:	d302      	bcc.n	80009f4 <__udivmoddi4+0xc8>
 80009ee:	4282      	cmp	r2, r0
 80009f0:	f200 8105 	bhi.w	8000bfe <__udivmoddi4+0x2d2>
 80009f4:	1a84      	subs	r4, r0, r2
 80009f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009fa:	2001      	movs	r0, #1
 80009fc:	4690      	mov	r8, r2
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	d0e5      	beq.n	80009ce <__udivmoddi4+0xa2>
 8000a02:	e9c5 4800 	strd	r4, r8, [r5]
 8000a06:	e7e2      	b.n	80009ce <__udivmoddi4+0xa2>
 8000a08:	2a00      	cmp	r2, #0
 8000a0a:	f000 8090 	beq.w	8000b2e <__udivmoddi4+0x202>
 8000a0e:	fab2 f682 	clz	r6, r2
 8000a12:	2e00      	cmp	r6, #0
 8000a14:	f040 80a4 	bne.w	8000b60 <__udivmoddi4+0x234>
 8000a18:	1a8a      	subs	r2, r1, r2
 8000a1a:	0c03      	lsrs	r3, r0, #16
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	b280      	uxth	r0, r0
 8000a22:	b2bc      	uxth	r4, r7
 8000a24:	2101      	movs	r1, #1
 8000a26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a32:	fb04 f20c 	mul.w	r2, r4, ip
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d907      	bls.n	8000a4a <__udivmoddi4+0x11e>
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000a40:	d202      	bcs.n	8000a48 <__udivmoddi4+0x11c>
 8000a42:	429a      	cmp	r2, r3
 8000a44:	f200 80e0 	bhi.w	8000c08 <__udivmoddi4+0x2dc>
 8000a48:	46c4      	mov	ip, r8
 8000a4a:	1a9b      	subs	r3, r3, r2
 8000a4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a58:	fb02 f404 	mul.w	r4, r2, r4
 8000a5c:	429c      	cmp	r4, r3
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x144>
 8000a60:	18fb      	adds	r3, r7, r3
 8000a62:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000a66:	d202      	bcs.n	8000a6e <__udivmoddi4+0x142>
 8000a68:	429c      	cmp	r4, r3
 8000a6a:	f200 80ca 	bhi.w	8000c02 <__udivmoddi4+0x2d6>
 8000a6e:	4602      	mov	r2, r0
 8000a70:	1b1b      	subs	r3, r3, r4
 8000a72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a76:	e7a5      	b.n	80009c4 <__udivmoddi4+0x98>
 8000a78:	f1c1 0620 	rsb	r6, r1, #32
 8000a7c:	408b      	lsls	r3, r1
 8000a7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a82:	431f      	orrs	r7, r3
 8000a84:	fa0e f401 	lsl.w	r4, lr, r1
 8000a88:	fa20 f306 	lsr.w	r3, r0, r6
 8000a8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a94:	4323      	orrs	r3, r4
 8000a96:	fa00 f801 	lsl.w	r8, r0, r1
 8000a9a:	fa1f fc87 	uxth.w	ip, r7
 8000a9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000aa2:	0c1c      	lsrs	r4, r3, #16
 8000aa4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000aa8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000aac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ab0:	45a6      	cmp	lr, r4
 8000ab2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ab6:	d909      	bls.n	8000acc <__udivmoddi4+0x1a0>
 8000ab8:	193c      	adds	r4, r7, r4
 8000aba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000abe:	f080 809c 	bcs.w	8000bfa <__udivmoddi4+0x2ce>
 8000ac2:	45a6      	cmp	lr, r4
 8000ac4:	f240 8099 	bls.w	8000bfa <__udivmoddi4+0x2ce>
 8000ac8:	3802      	subs	r0, #2
 8000aca:	443c      	add	r4, r7
 8000acc:	eba4 040e 	sub.w	r4, r4, lr
 8000ad0:	fa1f fe83 	uxth.w	lr, r3
 8000ad4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ad8:	fb09 4413 	mls	r4, r9, r3, r4
 8000adc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ae0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ae4:	45a4      	cmp	ip, r4
 8000ae6:	d908      	bls.n	8000afa <__udivmoddi4+0x1ce>
 8000ae8:	193c      	adds	r4, r7, r4
 8000aea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000aee:	f080 8082 	bcs.w	8000bf6 <__udivmoddi4+0x2ca>
 8000af2:	45a4      	cmp	ip, r4
 8000af4:	d97f      	bls.n	8000bf6 <__udivmoddi4+0x2ca>
 8000af6:	3b02      	subs	r3, #2
 8000af8:	443c      	add	r4, r7
 8000afa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000afe:	eba4 040c 	sub.w	r4, r4, ip
 8000b02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b06:	4564      	cmp	r4, ip
 8000b08:	4673      	mov	r3, lr
 8000b0a:	46e1      	mov	r9, ip
 8000b0c:	d362      	bcc.n	8000bd4 <__udivmoddi4+0x2a8>
 8000b0e:	d05f      	beq.n	8000bd0 <__udivmoddi4+0x2a4>
 8000b10:	b15d      	cbz	r5, 8000b2a <__udivmoddi4+0x1fe>
 8000b12:	ebb8 0203 	subs.w	r2, r8, r3
 8000b16:	eb64 0409 	sbc.w	r4, r4, r9
 8000b1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b22:	431e      	orrs	r6, r3
 8000b24:	40cc      	lsrs	r4, r1
 8000b26:	e9c5 6400 	strd	r6, r4, [r5]
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	e74f      	b.n	80009ce <__udivmoddi4+0xa2>
 8000b2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b32:	0c01      	lsrs	r1, r0, #16
 8000b34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b38:	b280      	uxth	r0, r0
 8000b3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b3e:	463b      	mov	r3, r7
 8000b40:	4638      	mov	r0, r7
 8000b42:	463c      	mov	r4, r7
 8000b44:	46b8      	mov	r8, r7
 8000b46:	46be      	mov	lr, r7
 8000b48:	2620      	movs	r6, #32
 8000b4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b4e:	eba2 0208 	sub.w	r2, r2, r8
 8000b52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b56:	e766      	b.n	8000a26 <__udivmoddi4+0xfa>
 8000b58:	4601      	mov	r1, r0
 8000b5a:	e718      	b.n	800098e <__udivmoddi4+0x62>
 8000b5c:	4610      	mov	r0, r2
 8000b5e:	e72c      	b.n	80009ba <__udivmoddi4+0x8e>
 8000b60:	f1c6 0220 	rsb	r2, r6, #32
 8000b64:	fa2e f302 	lsr.w	r3, lr, r2
 8000b68:	40b7      	lsls	r7, r6
 8000b6a:	40b1      	lsls	r1, r6
 8000b6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b74:	430a      	orrs	r2, r1
 8000b76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b7a:	b2bc      	uxth	r4, r7
 8000b7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b80:	0c11      	lsrs	r1, r2, #16
 8000b82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b86:	fb08 f904 	mul.w	r9, r8, r4
 8000b8a:	40b0      	lsls	r0, r6
 8000b8c:	4589      	cmp	r9, r1
 8000b8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b92:	b280      	uxth	r0, r0
 8000b94:	d93e      	bls.n	8000c14 <__udivmoddi4+0x2e8>
 8000b96:	1879      	adds	r1, r7, r1
 8000b98:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000b9c:	d201      	bcs.n	8000ba2 <__udivmoddi4+0x276>
 8000b9e:	4589      	cmp	r9, r1
 8000ba0:	d81f      	bhi.n	8000be2 <__udivmoddi4+0x2b6>
 8000ba2:	eba1 0109 	sub.w	r1, r1, r9
 8000ba6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000baa:	fb09 f804 	mul.w	r8, r9, r4
 8000bae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bb2:	b292      	uxth	r2, r2
 8000bb4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bb8:	4542      	cmp	r2, r8
 8000bba:	d229      	bcs.n	8000c10 <__udivmoddi4+0x2e4>
 8000bbc:	18ba      	adds	r2, r7, r2
 8000bbe:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000bc2:	d2c4      	bcs.n	8000b4e <__udivmoddi4+0x222>
 8000bc4:	4542      	cmp	r2, r8
 8000bc6:	d2c2      	bcs.n	8000b4e <__udivmoddi4+0x222>
 8000bc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bcc:	443a      	add	r2, r7
 8000bce:	e7be      	b.n	8000b4e <__udivmoddi4+0x222>
 8000bd0:	45f0      	cmp	r8, lr
 8000bd2:	d29d      	bcs.n	8000b10 <__udivmoddi4+0x1e4>
 8000bd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bdc:	3801      	subs	r0, #1
 8000bde:	46e1      	mov	r9, ip
 8000be0:	e796      	b.n	8000b10 <__udivmoddi4+0x1e4>
 8000be2:	eba7 0909 	sub.w	r9, r7, r9
 8000be6:	4449      	add	r1, r9
 8000be8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bf0:	fb09 f804 	mul.w	r8, r9, r4
 8000bf4:	e7db      	b.n	8000bae <__udivmoddi4+0x282>
 8000bf6:	4673      	mov	r3, lr
 8000bf8:	e77f      	b.n	8000afa <__udivmoddi4+0x1ce>
 8000bfa:	4650      	mov	r0, sl
 8000bfc:	e766      	b.n	8000acc <__udivmoddi4+0x1a0>
 8000bfe:	4608      	mov	r0, r1
 8000c00:	e6fd      	b.n	80009fe <__udivmoddi4+0xd2>
 8000c02:	443b      	add	r3, r7
 8000c04:	3a02      	subs	r2, #2
 8000c06:	e733      	b.n	8000a70 <__udivmoddi4+0x144>
 8000c08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c0c:	443b      	add	r3, r7
 8000c0e:	e71c      	b.n	8000a4a <__udivmoddi4+0x11e>
 8000c10:	4649      	mov	r1, r9
 8000c12:	e79c      	b.n	8000b4e <__udivmoddi4+0x222>
 8000c14:	eba1 0109 	sub.w	r1, r1, r9
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c1e:	fb09 f804 	mul.w	r8, r9, r4
 8000c22:	e7c4      	b.n	8000bae <__udivmoddi4+0x282>

08000c24 <__aeabi_idiv0>:
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <AudioEngine_Init>:
// Deklaracje zewnętrzne
extern DAC_HandleTypeDef hdac;
extern TIM_HandleTypeDef htim6;


void AudioEngine_Init(void){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af02      	add	r7, sp, #8
    // Clear voices
    memset(voices, 0, sizeof(voices));
 8000c2e:	2280      	movs	r2, #128	@ 0x80
 8000c30:	2100      	movs	r1, #0
 8000c32:	4826      	ldr	r0, [pc, #152]	@ (8000ccc <AudioEngine_Init+0xa4>)
 8000c34:	f00b f8c4 	bl	800bdc0 <memset>

    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	e008      	b.n	8000c50 <AudioEngine_Init+0x28>
        audio_buffer[i] = 2048; // Silence (middle point for 12-bit DAC)
 8000c3e:	4a24      	ldr	r2, [pc, #144]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2bff      	cmp	r3, #255	@ 0xff
 8000c54:	ddf3      	ble.n	8000c3e <AudioEngine_Init+0x16>
    }

    __HAL_DAC_ENABLE_IT(&hdac, DAC_IT_DMAUDR2);
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000c64:	601a      	str	r2, [r3, #0]

    if (HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)audio_buffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_12B_R) != HAL_OK)
 8000c66:	2300      	movs	r3, #0
 8000c68:	9300      	str	r3, [sp, #0]
 8000c6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c6e:	4a18      	ldr	r2, [pc, #96]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c70:	2110      	movs	r1, #16
 8000c72:	4818      	ldr	r0, [pc, #96]	@ (8000cd4 <AudioEngine_Init+0xac>)
 8000c74:	f001 fd58 	bl	8002728 <HAL_DAC_Start_DMA>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d009      	beq.n	8000c92 <AudioEngine_Init+0x6a>
    {
        HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c84:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <AudioEngine_Init+0xb0>)
 8000c86:	f002 fd0d 	bl	80036a4 <HAL_GPIO_WritePin>
        printf("ERROR: DAC DMA Start failed!\r\n");
 8000c8a:	4814      	ldr	r0, [pc, #80]	@ (8000cdc <AudioEngine_Init+0xb4>)
 8000c8c:	f00a ffb8 	bl	800bc00 <puts>
 8000c90:	e002      	b.n	8000c98 <AudioEngine_Init+0x70>
    }
    else {
        printf("DAC DMA Started successfully\r\n");
 8000c92:	4813      	ldr	r0, [pc, #76]	@ (8000ce0 <AudioEngine_Init+0xb8>)
 8000c94:	f00a ffb4 	bl	800bc00 <puts>
    }

    printf("Adres bufora: %p\r\n", (void*)audio_buffer);
 8000c98:	490d      	ldr	r1, [pc, #52]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000c9a:	4812      	ldr	r0, [pc, #72]	@ (8000ce4 <AudioEngine_Init+0xbc>)
 8000c9c:	f00a ff48 	bl	800bb30 <iprintf>

    if ((uint32_t)audio_buffer < 0x20000000) {
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <AudioEngine_Init+0xa8>)
 8000ca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ca6:	d203      	bcs.n	8000cb0 <AudioEngine_Init+0x88>
        printf("ERROR: Bufor jest w CCM RAM! DMA tego nie obsłuży!\r\n");
 8000ca8:	480f      	ldr	r0, [pc, #60]	@ (8000ce8 <AudioEngine_Init+0xc0>)
 8000caa:	f00a ffa9 	bl	800bc00 <puts>
 8000cae:	e002      	b.n	8000cb6 <AudioEngine_Init+0x8e>
    } else {
        printf("OK: Bufor jest w SRAM.\r\n");
 8000cb0:	480e      	ldr	r0, [pc, #56]	@ (8000cec <AudioEngine_Init+0xc4>)
 8000cb2:	f00a ffa5 	bl	800bc00 <puts>
    }

    HAL_TIM_Base_Start(&htim6);
 8000cb6:	480e      	ldr	r0, [pc, #56]	@ (8000cf0 <AudioEngine_Init+0xc8>)
 8000cb8:	f005 fad4 	bl	8006264 <HAL_TIM_Base_Start>
    printf("TIM6 Started\r\n");
 8000cbc:	480d      	ldr	r0, [pc, #52]	@ (8000cf4 <AudioEngine_Init+0xcc>)
 8000cbe:	f00a ff9f 	bl	800bc00 <puts>
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000194 	.word	0x20000194
 8000cd0:	20000214 	.word	0x20000214
 8000cd4:	20000418 	.word	0x20000418
 8000cd8:	40021800 	.word	0x40021800
 8000cdc:	0800c8dc 	.word	0x0800c8dc
 8000ce0:	0800c8fc 	.word	0x0800c8fc
 8000ce4:	0800c91c 	.word	0x0800c91c
 8000ce8:	0800c930 	.word	0x0800c930
 8000cec:	0800c968 	.word	0x0800c968
 8000cf0:	20000620 	.word	0x20000620
 8000cf4:	0800c980 	.word	0x0800c980

08000cf8 <find_free_voice>:

static Voice* find_free_voice(uint8_t note){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	@ 0x28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	71fb      	strb	r3, [r7, #7]
	Voice* free_voice = NULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < MAX_VOICES; ++i){
 8000d06:	2300      	movs	r3, #0
 8000d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d0a:	e00e      	b.n	8000d2a <find_free_voice+0x32>
		if(!voices[i].active){
 8000d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8000d84 <find_free_voice+0x8c>)
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	011b      	lsls	r3, r3, #4
 8000d12:	4413      	add	r3, r2
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d104      	bne.n	8000d24 <find_free_voice+0x2c>
			return &voices[i];
 8000d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d1c:	011b      	lsls	r3, r3, #4
 8000d1e:	4a19      	ldr	r2, [pc, #100]	@ (8000d84 <find_free_voice+0x8c>)
 8000d20:	4413      	add	r3, r2
 8000d22:	e02a      	b.n	8000d7a <find_free_voice+0x82>
	for(int i = 0; i < MAX_VOICES; ++i){
 8000d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d26:	3301      	adds	r3, #1
 8000d28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2c:	2b07      	cmp	r3, #7
 8000d2e:	dded      	ble.n	8000d0c <find_free_voice+0x14>
		}
	}

	uint32_t current_time = HAL_GetTick();
 8000d30:	f001 fb96 	bl	8002460 <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]
	uint32_t max_duration = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
	uint8_t oldest_voice_index = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	77fb      	strb	r3, [r7, #31]
	for(int j = 0; j < MAX_VOICES; ++j){
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
 8000d42:	e013      	b.n	8000d6c <find_free_voice+0x74>
		uint32_t duration = current_time - voices[j].start_time;
 8000d44:	4a0f      	ldr	r2, [pc, #60]	@ (8000d84 <find_free_voice+0x8c>)
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	011b      	lsls	r3, r3, #4
 8000d4a:	4413      	add	r3, r2
 8000d4c:	330c      	adds	r3, #12
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	60fb      	str	r3, [r7, #12]
		if(duration > max_duration){
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	6a3b      	ldr	r3, [r7, #32]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d903      	bls.n	8000d66 <find_free_voice+0x6e>
			max_duration = duration;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	623b      	str	r3, [r7, #32]
			oldest_voice_index = j;
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	77fb      	strb	r3, [r7, #31]
	for(int j = 0; j < MAX_VOICES; ++j){
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	2b07      	cmp	r3, #7
 8000d70:	dde8      	ble.n	8000d44 <find_free_voice+0x4c>
		}
	}

	return &voices[oldest_voice_index];
 8000d72:	7ffb      	ldrb	r3, [r7, #31]
 8000d74:	011b      	lsls	r3, r3, #4
 8000d76:	4a03      	ldr	r2, [pc, #12]	@ (8000d84 <find_free_voice+0x8c>)
 8000d78:	4413      	add	r3, r2
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3728      	adds	r7, #40	@ 0x28
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000194 	.word	0x20000194

08000d88 <AudioEngine_PlayNote>:


void AudioEngine_PlayNote(uint8_t note, float frequency){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	ed87 0a00 	vstr	s0, [r7]
 8000d94:	71fb      	strb	r3, [r7, #7]
    Voice* voice = find_free_voice(note);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff ffad 	bl	8000cf8 <find_free_voice>
 8000d9e:	60f8      	str	r0, [r7, #12]
    voice->active = 1;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
    voice->note = note;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	705a      	strb	r2, [r3, #1]
    voice->phase = 0.0f;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	605a      	str	r2, [r3, #4]
    voice->phase_step = frequency / (float)SAMPLE_RATE;
 8000db4:	ed97 7a00 	vldr	s14, [r7]
 8000db8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000dd8 <AudioEngine_PlayNote+0x50>
 8000dbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	edc3 7a02 	vstr	s15, [r3, #8]
    voice->start_time = HAL_GetTick();
 8000dc6:	f001 fb4b 	bl	8002460 <HAL_GetTick>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	60da      	str	r2, [r3, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	472c4400 	.word	0x472c4400

08000ddc <AudioEngine_StopNote>:

void AudioEngine_StopNote(uint8_t note){
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
    for(int i = 0; i < MAX_VOICES; ++i){
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	e019      	b.n	8000e20 <AudioEngine_StopNote+0x44>
    	if(voices[i].active && voices[i].note == note){
 8000dec:	4a11      	ldr	r2, [pc, #68]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	011b      	lsls	r3, r3, #4
 8000df2:	4413      	add	r3, r2
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00f      	beq.n	8000e1a <AudioEngine_StopNote+0x3e>
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	011b      	lsls	r3, r3, #4
 8000e00:	4413      	add	r3, r2
 8000e02:	3301      	adds	r3, #1
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d106      	bne.n	8000e1a <AudioEngine_StopNote+0x3e>
    		voices[i].active = 0;
 8000e0c:	4a09      	ldr	r2, [pc, #36]	@ (8000e34 <AudioEngine_StopNote+0x58>)
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	011b      	lsls	r3, r3, #4
 8000e12:	4413      	add	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
    		break;
 8000e18:	e006      	b.n	8000e28 <AudioEngine_StopNote+0x4c>
    for(int i = 0; i < MAX_VOICES; ++i){
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	2b07      	cmp	r3, #7
 8000e24:	dde2      	ble.n	8000dec <AudioEngine_StopNote+0x10>
    	}
    }
}
 8000e26:	bf00      	nop
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	20000194 	.word	0x20000194

08000e38 <AudioEngine_SetWaveType>:

void AudioEngine_ProcessBuffer(void){
    fill_audio_buffer(audio_buffer, AUDIO_BUFFER_SIZE);
}

void AudioEngine_SetWaveType(WaveType type){
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	current_wave_type = type;
 8000e42:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <AudioEngine_SetWaveType+0x1c>)
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	7013      	strb	r3, [r2, #0]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	20000414 	.word	0x20000414

08000e58 <fill_audio_buffer>:

/* Funkcja fill_audio_buffer zapełnia bufor danych wartościami spróbkowanej fali.
 * Wartość phase przyjmuje wartości od 0 do 1 (jeden pełen okres).
 *
 */
void fill_audio_buffer(uint16_t* buffer, uint16_t size){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b088      	sub	sp, #32
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	807b      	strh	r3, [r7, #2]

	for(int i = 0; i < size; ++i){
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
 8000e68:	e0e3      	b.n	8001032 <fill_audio_buffer+0x1da>
		float mixed_sample = 0.0f;
 8000e6a:	f04f 0300 	mov.w	r3, #0
 8000e6e:	61bb      	str	r3, [r7, #24]

		for(int j = 0; j < MAX_VOICES; ++j){
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	e0bb      	b.n	8000fee <fill_audio_buffer+0x196>
			if(voices[j].active){
 8000e76:	4a76      	ldr	r2, [pc, #472]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	f000 80b1 	beq.w	8000fe8 <fill_audio_buffer+0x190>
				float phase = voices[j].phase;
 8000e86:	4a72      	ldr	r2, [pc, #456]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	4413      	add	r3, r2
 8000e8e:	3304      	adds	r3, #4
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	60fb      	str	r3, [r7, #12]
				float sample_val = 0.0f;
 8000e94:	f04f 0300 	mov.w	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]

				switch(current_wave_type){
 8000e9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001054 <fill_audio_buffer+0x1fc>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d863      	bhi.n	8000f6a <fill_audio_buffer+0x112>
 8000ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea8 <fill_audio_buffer+0x50>)
 8000ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea8:	08000eb9 	.word	0x08000eb9
 8000eac:	08000ef1 	.word	0x08000ef1
 8000eb0:	08000f0f 	.word	0x08000f0f
 8000eb4:	08000f25 	.word	0x08000f25
				 case SIN_WAVE:
					 sample_val += sinf(2.0f * M_PI * phase);
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff fc77 	bl	80007ac <__aeabi_f2d>
 8000ebe:	a362      	add	r3, pc, #392	@ (adr r3, 8001048 <fill_audio_buffer+0x1f0>)
 8000ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec4:	f7ff f9e4 	bl	8000290 <__aeabi_dmul>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	460b      	mov	r3, r1
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f7ff fcc4 	bl	800085c <__aeabi_d2f>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	ee00 3a10 	vmov	s0, r3
 8000eda:	f009 fd35 	bl	800a948 <sinf>
 8000ede:	eeb0 7a40 	vmov.f32	s14, s0
 8000ee2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000eea:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000eee:	e03c      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case SQUARE_WAVE:
					 sample_val = (phase < 0.5f) ? 1.0f : -1.0f;
 8000ef0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ef4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f00:	d502      	bpl.n	8000f08 <fill_audio_buffer+0xb0>
 8000f02:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f06:	e000      	b.n	8000f0a <fill_audio_buffer+0xb2>
 8000f08:	4b53      	ldr	r3, [pc, #332]	@ (8001058 <fill_audio_buffer+0x200>)
 8000f0a:	613b      	str	r3, [r7, #16]
					 break;
 8000f0c:	e02d      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case SAWTOOTH_WAVE:
					 sample_val = (2.0f * phase) - 1.0f;
 8000f0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f1e:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000f22:	e022      	b.n	8000f6a <fill_audio_buffer+0x112>
				 case TRIANGLE_WAVE:
					 if(phase < 0.5f){
 8000f24:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f28:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f34:	d50c      	bpl.n	8000f50 <fill_audio_buffer+0xf8>
						 sample_val = 4.0f*phase - 1.0f;
 8000f36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f3a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f4a:	edc7 7a04 	vstr	s15, [r7, #16]
					 }
					 else{
						 sample_val = -4.0f*phase + 3.0f;
					 }
					 break;
 8000f4e:	e00b      	b.n	8000f68 <fill_audio_buffer+0x110>
						 sample_val = -4.0f*phase + 3.0f;
 8000f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f54:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8000f58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f5c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8000f60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f64:	edc7 7a04 	vstr	s15, [r7, #16]
					 break;
 8000f68:	bf00      	nop
				}

				mixed_sample += sample_val;
 8000f6a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f76:	edc7 7a06 	vstr	s15, [r7, #24]
				voices[j].phase += voices[j].phase_step;
 8000f7a:	4a35      	ldr	r2, [pc, #212]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	4413      	add	r3, r2
 8000f82:	3304      	adds	r3, #4
 8000f84:	ed93 7a00 	vldr	s14, [r3]
 8000f88:	4a31      	ldr	r2, [pc, #196]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	4413      	add	r3, r2
 8000f90:	3308      	adds	r3, #8
 8000f92:	edd3 7a00 	vldr	s15, [r3]
 8000f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	edc3 7a00 	vstr	s15, [r3]

				if(voices[j].phase >= 1.0f){
 8000fa8:	4a29      	ldr	r2, [pc, #164]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	011b      	lsls	r3, r3, #4
 8000fae:	4413      	add	r3, r2
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc2:	db11      	blt.n	8000fe8 <fill_audio_buffer+0x190>
					voices[j].phase -= 1.0f;
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	4413      	add	r3, r2
 8000fcc:	3304      	adds	r3, #4
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fda:	4a1d      	ldr	r2, [pc, #116]	@ (8001050 <fill_audio_buffer+0x1f8>)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	4413      	add	r3, r2
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 0; j < MAX_VOICES; ++j){
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	3301      	adds	r3, #1
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2b07      	cmp	r3, #7
 8000ff2:	f77f af40 	ble.w	8000e76 <fill_audio_buffer+0x1e>
				}
			}
		}
		mixed_sample = (mixed_sample / MAX_VOICES) * MAX_AMPLITUDE;
 8000ff6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ffa:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8000ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001002:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800105c <fill_audio_buffer+0x204>
 8001006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800100a:	edc7 7a06 	vstr	s15, [r7, #24]
		buffer[i] = 2048 + (uint16_t)(mixed_sample);
 800100e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001012:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001016:	ee17 3a90 	vmov	r3, s15
 800101a:	b29a      	uxth	r2, r3
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	440b      	add	r3, r1
 8001024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001028:	b292      	uxth	r2, r2
 800102a:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < size; ++i){
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	3301      	adds	r3, #1
 8001030:	61fb      	str	r3, [r7, #28]
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	69fa      	ldr	r2, [r7, #28]
 8001036:	429a      	cmp	r2, r3
 8001038:	f6ff af17 	blt.w	8000e6a <fill_audio_buffer+0x12>
	}
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3720      	adds	r7, #32
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	54442d18 	.word	0x54442d18
 800104c:	401921fb 	.word	0x401921fb
 8001050:	20000194 	.word	0x20000194
 8001054:	20000414 	.word	0x20000414
 8001058:	bf800000 	.word	0xbf800000
 800105c:	44e10000 	.word	0x44e10000

08001060 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
//        fill_audio_buffer(&audio_buffer[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2);
//    }
//}

void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001068:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800106c:	4805      	ldr	r0, [pc, #20]	@ (8001084 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x24>)
 800106e:	f002 fb32 	bl	80036d6 <HAL_GPIO_TogglePin>

    fill_audio_buffer(&audio_buffer[0], AUDIO_BUFFER_SIZE / 2);
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	4804      	ldr	r0, [pc, #16]	@ (8001088 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x28>)
 8001076:	f7ff feef 	bl	8000e58 <fill_audio_buffer>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40021800 	.word	0x40021800
 8001088:	20000214 	.word	0x20000214

0800108c <HAL_DACEx_ConvCpltCallbackCh2>:

void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    fill_audio_buffer(&audio_buffer[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2);
 8001094:	2180      	movs	r1, #128	@ 0x80
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <HAL_DACEx_ConvCpltCallbackCh2+0x18>)
 8001098:	f7ff fede 	bl	8000e58 <fill_audio_buffer>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000314 	.word	0x20000314

080010a8 <MIDINoteToFrequency>:
void I2C3_ClearBusyFlagErratum(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float MIDINoteToFrequency(uint8_t note){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
	return 440.0f*powf(2.0f, (note - 69.0f)/12.0f);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80010f0 <MIDINoteToFrequency+0x48>
 80010c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010c4:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80010c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010cc:	eef0 0a47 	vmov.f32	s1, s14
 80010d0:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80010d4:	f009 fbe0 	bl	800a898 <powf>
 80010d8:	eef0 7a40 	vmov.f32	s15, s0
 80010dc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80010f4 <MIDINoteToFrequency+0x4c>
 80010e0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80010e4:	eeb0 0a67 	vmov.f32	s0, s15
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	428a0000 	.word	0x428a0000
 80010f4:	43dc0000 	.word	0x43dc0000

080010f8 <_write>:

int _write(int file, char *ptr, int len) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	b29a      	uxth	r2, r3
 8001108:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800110c:	68b9      	ldr	r1, [r7, #8]
 800110e:	4804      	ldr	r0, [pc, #16]	@ (8001120 <_write+0x28>)
 8001110:	f005 fa82 	bl	8006618 <HAL_UART_Transmit>
    return len;
 8001114:	687b      	ldr	r3, [r7, #4]
}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000668 	.word	0x20000668

08001124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b087      	sub	sp, #28
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112a:	f001 f933 	bl	8002394 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112e:	f000 f8e1 	bl	80012f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001132:	f000 fb6d 	bl	8001810 <MX_GPIO_Init>
  MX_DMA_Init();
 8001136:	f000 fafb 	bl	8001730 <MX_DMA_Init>
  MX_DAC_Init();
 800113a:	f000 f945 	bl	80013c8 <MX_DAC_Init>
  MX_TIM6_Init();
 800113e:	f000 fa97 	bl	8001670 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001142:	f000 facb 	bl	80016dc <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8001146:	f000 f969 	bl	800141c <MX_DMA2D_Init>
  MX_FMC_Init();
 800114a:	f000 fb11 	bl	8001770 <MX_FMC_Init>
  MX_I2C3_Init();
 800114e:	f000 f997 	bl	8001480 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001152:	f000 f9d5 	bl	8001500 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 8001156:	f008 ff57 	bl	800a008 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 800115a:	f000 fa53 	bl	8001604 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  AudioEngine_Init();
 800115e:	f7ff fd63 	bl	8000c28 <AudioEngine_Init>
  AudioEngine_SetWaveType(TRIANGLE_WAVE);
 8001162:	2003      	movs	r0, #3
 8001164:	f7ff fe68 	bl	8000e38 <AudioEngine_SetWaveType>
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

          if (HAL_GetTick() - last_button_check_time >= 20) {
 8001168:	f001 f97a 	bl	8002460 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	4b5b      	ldr	r3, [pc, #364]	@ (80012dc <main+0x1b8>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b13      	cmp	r3, #19
 8001176:	d925      	bls.n	80011c4 <main+0xa0>
              last_button_check_time = HAL_GetTick();
 8001178:	f001 f972 	bl	8002460 <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4a57      	ldr	r2, [pc, #348]	@ (80012dc <main+0x1b8>)
 8001180:	6013      	str	r3, [r2, #0]

              if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001182:	2101      	movs	r1, #1
 8001184:	4856      	ldr	r0, [pc, #344]	@ (80012e0 <main+0x1bc>)
 8001186:	f002 fa75 	bl	8003674 <HAL_GPIO_ReadPin>
 800118a:	4603      	mov	r3, r0
 800118c:	2b01      	cmp	r3, #1
 800118e:	d116      	bne.n	80011be <main+0x9a>

                  if (is_button_pressed == 0) {
 8001190:	4b54      	ldr	r3, [pc, #336]	@ (80012e4 <main+0x1c0>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d115      	bne.n	80011c4 <main+0xa0>
                      is_button_pressed = 1;
 8001198:	4b52      	ldr	r3, [pc, #328]	@ (80012e4 <main+0x1c0>)
 800119a:	2201      	movs	r2, #1
 800119c:	701a      	strb	r2, [r3, #0]
                      is_music_playing = !is_music_playing;
 800119e:	4b52      	ldr	r3, [pc, #328]	@ (80012e8 <main+0x1c4>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bf0c      	ite	eq
 80011a6:	2301      	moveq	r3, #1
 80011a8:	2300      	movne	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b4e      	ldr	r3, [pc, #312]	@ (80012e8 <main+0x1c4>)
 80011b0:	701a      	strb	r2, [r3, #0]
                      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80011b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011b6:	484d      	ldr	r0, [pc, #308]	@ (80012ec <main+0x1c8>)
 80011b8:	f002 fa8d 	bl	80036d6 <HAL_GPIO_TogglePin>
 80011bc:	e002      	b.n	80011c4 <main+0xa0>
                  }
              }
              else {
                  is_button_pressed = 0;
 80011be:	4b49      	ldr	r3, [pc, #292]	@ (80012e4 <main+0x1c0>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
              }
          }

          if (is_music_playing) {
 80011c4:	4b48      	ldr	r3, [pc, #288]	@ (80012e8 <main+0x1c4>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0cd      	beq.n	8001168 <main+0x44>

          	uint8_t test_notes[] = {60, 62, 64, 65, 67, 69, 71, 72};
 80011cc:	4a48      	ldr	r2, [pc, #288]	@ (80012f0 <main+0x1cc>)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011d4:	e883 0003 	stmia.w	r3, {r0, r1}

              for (int i = 0; i < 8; i++) {
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	e06f      	b.n	80012be <main+0x19a>

                  AudioEngine_PlayNote(test_notes[i], MIDINoteToFrequency(test_notes[i]));
 80011de:	1d3a      	adds	r2, r7, #4
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	4413      	add	r3, r2
 80011e4:	781c      	ldrb	r4, [r3, #0]
 80011e6:	1d3a      	adds	r2, r7, #4
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff5a 	bl	80010a8 <MIDINoteToFrequency>
 80011f4:	eef0 7a40 	vmov.f32	s15, s0
 80011f8:	eeb0 0a67 	vmov.f32	s0, s15
 80011fc:	4620      	mov	r0, r4
 80011fe:	f7ff fdc3 	bl	8000d88 <AudioEngine_PlayNote>

                  for(int k=0; k<50; k++) {
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	e01b      	b.n	8001240 <main+0x11c>
                      HAL_Delay(10);
 8001208:	200a      	movs	r0, #10
 800120a:	f001 f935 	bl	8002478 <HAL_Delay>

                      if (!is_music_playing || (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET && is_button_pressed == 0)) {
 800120e:	4b36      	ldr	r3, [pc, #216]	@ (80012e8 <main+0x1c4>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00a      	beq.n	800122c <main+0x108>
 8001216:	2101      	movs	r1, #1
 8001218:	4831      	ldr	r0, [pc, #196]	@ (80012e0 <main+0x1bc>)
 800121a:	f002 fa2b 	bl	8003674 <HAL_GPIO_ReadPin>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d10a      	bne.n	800123a <main+0x116>
 8001224:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <main+0x1c0>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d106      	bne.n	800123a <main+0x116>
                          is_music_playing = 0;
 800122c:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <main+0x1c4>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
                          is_button_pressed = 1;
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <main+0x1c0>)
 8001234:	2201      	movs	r2, #1
 8001236:	701a      	strb	r2, [r3, #0]
                          break;
 8001238:	e005      	b.n	8001246 <main+0x122>
                  for(int k=0; k<50; k++) {
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	3301      	adds	r3, #1
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	2b31      	cmp	r3, #49	@ 0x31
 8001244:	dde0      	ble.n	8001208 <main+0xe4>
                      }
                  }
                  if(!is_music_playing) { AudioEngine_StopNote(test_notes[i]); break; }
 8001246:	4b28      	ldr	r3, [pc, #160]	@ (80012e8 <main+0x1c4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d107      	bne.n	800125e <main+0x13a>
 800124e:	1d3a      	adds	r2, r7, #4
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	4413      	add	r3, r2
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fdc0 	bl	8000ddc <AudioEngine_StopNote>
 800125c:	e034      	b.n	80012c8 <main+0x1a4>

                  AudioEngine_StopNote(test_notes[i]);
 800125e:	1d3a      	adds	r2, r7, #4
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	4413      	add	r3, r2
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fdb8 	bl	8000ddc <AudioEngine_StopNote>

                  for(int k=0; k<10; k++) {
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	e01b      	b.n	80012aa <main+0x186>
                      HAL_Delay(10);
 8001272:	200a      	movs	r0, #10
 8001274:	f001 f900 	bl	8002478 <HAL_Delay>
                      if (!is_music_playing || (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET && is_button_pressed == 0)) {
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <main+0x1c4>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00a      	beq.n	8001296 <main+0x172>
 8001280:	2101      	movs	r1, #1
 8001282:	4817      	ldr	r0, [pc, #92]	@ (80012e0 <main+0x1bc>)
 8001284:	f002 f9f6 	bl	8003674 <HAL_GPIO_ReadPin>
 8001288:	4603      	mov	r3, r0
 800128a:	2b01      	cmp	r3, #1
 800128c:	d10a      	bne.n	80012a4 <main+0x180>
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <main+0x1c0>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d106      	bne.n	80012a4 <main+0x180>
                          is_music_playing = 0;
 8001296:	4b14      	ldr	r3, [pc, #80]	@ (80012e8 <main+0x1c4>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
                          is_button_pressed = 1;
 800129c:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <main+0x1c0>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
                          break;
 80012a2:	e005      	b.n	80012b0 <main+0x18c>
                  for(int k=0; k<10; k++) {
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b09      	cmp	r3, #9
 80012ae:	dde0      	ble.n	8001272 <main+0x14e>
                      }
                  }
                  if(!is_music_playing) break;
 80012b0:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <main+0x1c4>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d006      	beq.n	80012c6 <main+0x1a2>
              for (int i = 0; i < 8; i++) {
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	3301      	adds	r3, #1
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b07      	cmp	r3, #7
 80012c2:	dd8c      	ble.n	80011de <main+0xba>
 80012c4:	e000      	b.n	80012c8 <main+0x1a4>
                  if(!is_music_playing) break;
 80012c6:	bf00      	nop
              }

              if(is_music_playing) HAL_Delay(500);
 80012c8:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <main+0x1c4>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f43f af4b 	beq.w	8001168 <main+0x44>
 80012d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012d6:	f001 f8cf 	bl	8002478 <HAL_Delay>
          if (HAL_GetTick() - last_button_check_time >= 20) {
 80012da:	e745      	b.n	8001168 <main+0x44>
 80012dc:	200006e8 	.word	0x200006e8
 80012e0:	40020000 	.word	0x40020000
 80012e4:	200006e4 	.word	0x200006e4
 80012e8:	200006ec 	.word	0x200006ec
 80012ec:	40021800 	.word	0x40021800
 80012f0:	0800c9c0 	.word	0x0800c9c0

080012f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b094      	sub	sp, #80	@ 0x50
 80012f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fa:	f107 0320 	add.w	r3, r7, #32
 80012fe:	2230      	movs	r2, #48	@ 0x30
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f00a fd5c 	bl	800bdc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	4b28      	ldr	r3, [pc, #160]	@ (80013c0 <SystemClock_Config+0xcc>)
 800131e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001320:	4a27      	ldr	r2, [pc, #156]	@ (80013c0 <SystemClock_Config+0xcc>)
 8001322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001326:	6413      	str	r3, [r2, #64]	@ 0x40
 8001328:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <SystemClock_Config+0xcc>)
 800132a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <SystemClock_Config+0xd0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a21      	ldr	r2, [pc, #132]	@ (80013c4 <SystemClock_Config+0xd0>)
 800133e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <SystemClock_Config+0xd0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800134c:	607b      	str	r3, [r7, #4]
 800134e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001350:	2301      	movs	r3, #1
 8001352:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001354:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135a:	2302      	movs	r3, #2
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800135e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001362:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001364:	2304      	movs	r3, #4
 8001366:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001368:	23a8      	movs	r3, #168	@ 0xa8
 800136a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800136c:	2302      	movs	r3, #2
 800136e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001370:	2307      	movs	r3, #7
 8001372:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	f107 0320 	add.w	r3, r7, #32
 8001378:	4618      	mov	r0, r3
 800137a:	f004 f80f 	bl	800539c <HAL_RCC_OscConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001384:	f000 fb54 	bl	8001a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001388:	230f      	movs	r3, #15
 800138a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138c:	2302      	movs	r3, #2
 800138e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001394:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001398:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800139a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800139e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	2105      	movs	r1, #5
 80013a6:	4618      	mov	r0, r3
 80013a8:	f004 fa70 	bl	800588c <HAL_RCC_ClockConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013b2:	f000 fb3d 	bl	8001a30 <Error_Handler>
  }
}
 80013b6:	bf00      	nop
 80013b8:	3750      	adds	r7, #80	@ 0x50
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800
 80013c4:	40007000 	.word	0x40007000

080013c8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013ce:	463b      	mov	r3, r7
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_DAC_Init+0x4c>)
 80013d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001418 <MX_DAC_Init+0x50>)
 80013da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80013dc:	480d      	ldr	r0, [pc, #52]	@ (8001414 <MX_DAC_Init+0x4c>)
 80013de:	f001 f980 	bl	80026e2 <HAL_DAC_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80013e8:	f000 fb22 	bl	8001a30 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80013ec:	2304      	movs	r3, #4
 80013ee:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80013f4:	463b      	mov	r3, r7
 80013f6:	2210      	movs	r2, #16
 80013f8:	4619      	mov	r1, r3
 80013fa:	4806      	ldr	r0, [pc, #24]	@ (8001414 <MX_DAC_Init+0x4c>)
 80013fc:	f001 fa72 	bl	80028e4 <HAL_DAC_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001406:	f000 fb13 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000418 	.word	0x20000418
 8001418:	40007400 	.word	0x40007400

0800141c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001420:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001422:	4a16      	ldr	r2, [pc, #88]	@ (800147c <MX_DMA2D_Init+0x60>)
 8001424:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001426:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001428:	2200      	movs	r2, #0
 800142a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001434:	2200      	movs	r2, #0
 8001436:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 800143a:	2200      	movs	r2, #0
 800143c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001440:	2200      	movs	r2, #0
 8001442:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001446:	2200      	movs	r2, #0
 8001448:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 800144c:	2200      	movs	r2, #0
 800144e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001450:	4809      	ldr	r0, [pc, #36]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001452:	f001 fe87 	bl	8003164 <HAL_DMA2D_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800145c:	f000 fae8 	bl	8001a30 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001460:	2101      	movs	r1, #1
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_DMA2D_Init+0x5c>)
 8001464:	f001 fec8 	bl	80031f8 <HAL_DMA2D_ConfigLayer>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800146e:	f000 fadf 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	2000048c 	.word	0x2000048c
 800147c:	4002b000 	.word	0x4002b000

08001480 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <MX_I2C3_Init+0x74>)
 8001486:	4a1c      	ldr	r2, [pc, #112]	@ (80014f8 <MX_I2C3_Init+0x78>)
 8001488:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <MX_I2C3_Init+0x74>)
 800148c:	4a1b      	ldr	r2, [pc, #108]	@ (80014fc <MX_I2C3_Init+0x7c>)
 800148e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001490:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <MX_I2C3_Init+0x74>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001496:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <MX_I2C3_Init+0x74>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149c:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <MX_I2C3_Init+0x74>)
 800149e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014aa:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b0:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014b6:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014bc:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014be:	f002 f925 	bl	800370c <HAL_I2C_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80014c8:	f000 fab2 	bl	8001a30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014cc:	2100      	movs	r1, #0
 80014ce:	4809      	ldr	r0, [pc, #36]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014d0:	f002 fa60 	bl	8003994 <HAL_I2CEx_ConfigAnalogFilter>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80014da:	f000 faa9 	bl	8001a30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80014de:	2100      	movs	r1, #0
 80014e0:	4804      	ldr	r0, [pc, #16]	@ (80014f4 <MX_I2C3_Init+0x74>)
 80014e2:	f002 fa93 	bl	8003a0c <HAL_I2CEx_ConfigDigitalFilter>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80014ec:	f000 faa0 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200004cc 	.word	0x200004cc
 80014f8:	40005c00 	.word	0x40005c00
 80014fc:	000186a0 	.word	0x000186a0

08001500 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08e      	sub	sp, #56	@ 0x38
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2234      	movs	r2, #52	@ 0x34
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f00a fc57 	bl	800bdc0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001512:	4b3a      	ldr	r3, [pc, #232]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001514:	4a3a      	ldr	r2, [pc, #232]	@ (8001600 <MX_LTDC_Init+0x100>)
 8001516:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001518:	4b38      	ldr	r3, [pc, #224]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800151a:	2200      	movs	r2, #0
 800151c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800151e:	4b37      	ldr	r3, [pc, #220]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8001524:	4b35      	ldr	r3, [pc, #212]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001526:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800152a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800152c:	4b33      	ldr	r3, [pc, #204]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8001532:	4b32      	ldr	r3, [pc, #200]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001534:	2209      	movs	r2, #9
 8001536:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8001538:	4b30      	ldr	r3, [pc, #192]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800153a:	2202      	movs	r2, #2
 800153c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 800153e:	4b2f      	ldr	r3, [pc, #188]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001540:	221e      	movs	r2, #30
 8001542:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 8001544:	4b2d      	ldr	r3, [pc, #180]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001546:	2204      	movs	r2, #4
 8001548:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 800154a:	4b2c      	ldr	r3, [pc, #176]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800154c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8001550:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 8001552:	4b2a      	ldr	r3, [pc, #168]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001554:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8001558:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 800155a:	4b28      	ldr	r3, [pc, #160]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800155c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8001560:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 8001562:	4b26      	ldr	r3, [pc, #152]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001564:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8001568:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800156a:	4b24      	ldr	r3, [pc, #144]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800156c:	2200      	movs	r2, #0
 800156e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001572:	4b22      	ldr	r3, [pc, #136]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800157a:	4b20      	ldr	r3, [pc, #128]	@ (80015fc <MX_LTDC_Init+0xfc>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001582:	481e      	ldr	r0, [pc, #120]	@ (80015fc <MX_LTDC_Init+0xfc>)
 8001584:	f002 fa81 	bl	8003a8a <HAL_LTDC_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 800158e:	f000 fa4f 	bl	8001a30 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001596:	23f0      	movs	r3, #240	@ 0xf0
 8001598:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 800159e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80015a2:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80015a4:	2302      	movs	r3, #2
 80015a6:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80015a8:	23ff      	movs	r3, #255	@ 0xff
 80015aa:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80015b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b4:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80015b6:	2305      	movs	r3, #5
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80015ba:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 80015be:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 80015c0:	23f0      	movs	r3, #240	@ 0xf0
 80015c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 80015c4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	2200      	movs	r2, #0
 80015e0:	4619      	mov	r1, r3
 80015e2:	4806      	ldr	r0, [pc, #24]	@ (80015fc <MX_LTDC_Init+0xfc>)
 80015e4:	f002 faee 	bl	8003bc4 <HAL_LTDC_ConfigLayer>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 80015ee:	f000 fa1f 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	3738      	adds	r7, #56	@ 0x38
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000520 	.word	0x20000520
 8001600:	40016800 	.word	0x40016800

08001604 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <MX_SPI5_Init+0x64>)
 800160a:	4a18      	ldr	r2, [pc, #96]	@ (800166c <MX_SPI5_Init+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001610:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001614:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001616:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <MX_SPI5_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001628:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <MX_SPI5_Init+0x64>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800162e:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001630:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001634:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001638:	2218      	movs	r2, #24
 800163a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <MX_SPI5_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <MX_SPI5_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001650:	220a      	movs	r2, #10
 8001652:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001656:	f004 fd2d 	bl	80060b4 <HAL_SPI_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001660:	f000 f9e6 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200005c8 	.word	0x200005c8
 800166c:	40015000 	.word	0x40015000

08001670 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001676:	463b      	mov	r3, r7
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800167e:	4b15      	ldr	r3, [pc, #84]	@ (80016d4 <MX_TIM6_Init+0x64>)
 8001680:	4a15      	ldr	r2, [pc, #84]	@ (80016d8 <MX_TIM6_Init+0x68>)
 8001682:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001684:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <MX_TIM6_Init+0x64>)
 8001686:	2200      	movs	r2, #0
 8001688:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168a:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <MX_TIM6_Init+0x64>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1904;
 8001690:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <MX_TIM6_Init+0x64>)
 8001692:	f44f 62ee 	mov.w	r2, #1904	@ 0x770
 8001696:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001698:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <MX_TIM6_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800169e:	480d      	ldr	r0, [pc, #52]	@ (80016d4 <MX_TIM6_Init+0x64>)
 80016a0:	f004 fd91 	bl	80061c6 <HAL_TIM_Base_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80016aa:	f000 f9c1 	bl	8001a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016ae:	2320      	movs	r3, #32
 80016b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <MX_TIM6_Init+0x64>)
 80016bc:	f004 fee0 	bl	8006480 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80016c6:	f000 f9b3 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000620 	.word	0x20000620
 80016d8:	40001000 	.word	0x40001000

080016dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016e0:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 80016e2:	4a12      	ldr	r2, [pc, #72]	@ (800172c <MX_USART1_UART_Init+0x50>)
 80016e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016e6:	4b10      	ldr	r3, [pc, #64]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 80016e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 8001702:	220c      	movs	r2, #12
 8001704:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <MX_USART1_UART_Init+0x4c>)
 8001714:	f004 ff30 	bl	8006578 <HAL_UART_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800171e:	f000 f987 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000668 	.word	0x20000668
 800172c:	40011000 	.word	0x40011000

08001730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <MX_DMA_Init+0x3c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a0b      	ldr	r2, [pc, #44]	@ (800176c <MX_DMA_Init+0x3c>)
 8001740:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b09      	ldr	r3, [pc, #36]	@ (800176c <MX_DMA_Init+0x3c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	2100      	movs	r1, #0
 8001756:	2011      	movs	r0, #17
 8001758:	f000 ff8d 	bl	8002676 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800175c:	2011      	movs	r0, #17
 800175e:	f000 ffa6 	bl	80026ae <HAL_NVIC_EnableIRQ>

}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023800 	.word	0x40023800

08001770 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
 8001784:	615a      	str	r2, [r3, #20]
 8001786:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001788:	4b1f      	ldr	r3, [pc, #124]	@ (8001808 <MX_FMC_Init+0x98>)
 800178a:	4a20      	ldr	r2, [pc, #128]	@ (800180c <MX_FMC_Init+0x9c>)
 800178c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800178e:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <MX_FMC_Init+0x98>)
 8001790:	2201      	movs	r2, #1
 8001792:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <MX_FMC_Init+0x98>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800179a:	4b1b      	ldr	r3, [pc, #108]	@ (8001808 <MX_FMC_Init+0x98>)
 800179c:	2208      	movs	r2, #8
 800179e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80017a0:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <MX_FMC_Init+0x98>)
 80017a2:	2210      	movs	r2, #16
 80017a4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80017a6:	4b18      	ldr	r3, [pc, #96]	@ (8001808 <MX_FMC_Init+0x98>)
 80017a8:	2240      	movs	r2, #64	@ 0x40
 80017aa:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80017ac:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <MX_FMC_Init+0x98>)
 80017ae:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80017b2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80017b4:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <MX_FMC_Init+0x98>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80017ba:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <MX_FMC_Init+0x98>)
 80017bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017c0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <MX_FMC_Init+0x98>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <MX_FMC_Init+0x98>)
 80017ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017ce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80017d0:	2302      	movs	r3, #2
 80017d2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80017d4:	2307      	movs	r3, #7
 80017d6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80017d8:	2304      	movs	r3, #4
 80017da:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80017dc:	2307      	movs	r3, #7
 80017de:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80017e0:	2303      	movs	r3, #3
 80017e2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80017e4:	2302      	movs	r3, #2
 80017e6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80017e8:	2302      	movs	r3, #2
 80017ea:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	4619      	mov	r1, r3
 80017f0:	4805      	ldr	r0, [pc, #20]	@ (8001808 <MX_FMC_Init+0x98>)
 80017f2:	f004 fc2b 	bl	800604c <HAL_SDRAM_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80017fc:	f000 f918 	bl	8001a30 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001800:	bf00      	nop
 8001802:	3720      	adds	r7, #32
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200006b0 	.word	0x200006b0
 800180c:	a0000140 	.word	0xa0000140

08001810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08e      	sub	sp, #56	@ 0x38
 8001814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	623b      	str	r3, [r7, #32]
 800182a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a18 <MX_GPIO_Init+0x208>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001830:	f043 0304 	orr.w	r3, r3, #4
 8001834:	6313      	str	r3, [r2, #48]	@ 0x30
 8001836:	4b78      	ldr	r3, [pc, #480]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	623b      	str	r3, [r7, #32]
 8001840:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
 8001846:	4b74      	ldr	r3, [pc, #464]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a73      	ldr	r2, [pc, #460]	@ (8001a18 <MX_GPIO_Init+0x208>)
 800184c:	f043 0320 	orr.w	r3, r3, #32
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b71      	ldr	r3, [pc, #452]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f003 0320 	and.w	r3, r3, #32
 800185a:	61fb      	str	r3, [r7, #28]
 800185c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
 8001862:	4b6d      	ldr	r3, [pc, #436]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a6c      	ldr	r2, [pc, #432]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001876:	61bb      	str	r3, [r7, #24]
 8001878:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	4b66      	ldr	r3, [pc, #408]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a65      	ldr	r2, [pc, #404]	@ (8001a18 <MX_GPIO_Init+0x208>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b63      	ldr	r3, [pc, #396]	@ (8001a18 <MX_GPIO_Init+0x208>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	4b5f      	ldr	r3, [pc, #380]	@ (8001a18 <MX_GPIO_Init+0x208>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	4a5e      	ldr	r2, [pc, #376]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a6:	4b5c      	ldr	r3, [pc, #368]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	4b58      	ldr	r3, [pc, #352]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	4a57      	ldr	r2, [pc, #348]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c2:	4b55      	ldr	r3, [pc, #340]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b51      	ldr	r3, [pc, #324]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a50      	ldr	r2, [pc, #320]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018d8:	f043 0310 	orr.w	r3, r3, #16
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b4e      	ldr	r3, [pc, #312]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0310 	and.w	r3, r3, #16
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a49      	ldr	r2, [pc, #292]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018f4:	f043 0308 	orr.w	r3, r3, #8
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b47      	ldr	r3, [pc, #284]	@ (8001a18 <MX_GPIO_Init+0x208>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0308 	and.w	r3, r3, #8
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	2116      	movs	r1, #22
 800190a:	4844      	ldr	r0, [pc, #272]	@ (8001a1c <MX_GPIO_Init+0x20c>)
 800190c:	f001 feca 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001910:	2200      	movs	r2, #0
 8001912:	2180      	movs	r1, #128	@ 0x80
 8001914:	4842      	ldr	r0, [pc, #264]	@ (8001a20 <MX_GPIO_Init+0x210>)
 8001916:	f001 fec5 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001920:	4840      	ldr	r0, [pc, #256]	@ (8001a24 <MX_GPIO_Init+0x214>)
 8001922:	f001 febf 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800192c:	483e      	ldr	r0, [pc, #248]	@ (8001a28 <MX_GPIO_Init+0x218>)
 800192e:	f001 feb9 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001932:	2316      	movs	r3, #22
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001936:	2301      	movs	r3, #1
 8001938:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193e:	2303      	movs	r3, #3
 8001940:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001942:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001946:	4619      	mov	r1, r3
 8001948:	4834      	ldr	r0, [pc, #208]	@ (8001a1c <MX_GPIO_Init+0x20c>)
 800194a:	f001 fce7 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800194e:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001954:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001962:	4619      	mov	r1, r3
 8001964:	482e      	ldr	r0, [pc, #184]	@ (8001a20 <MX_GPIO_Init+0x210>)
 8001966:	f001 fcd9 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800196a:	2380      	movs	r3, #128	@ 0x80
 800196c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196e:	2301      	movs	r3, #1
 8001970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001976:	2303      	movs	r3, #3
 8001978:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800197a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800197e:	4619      	mov	r1, r3
 8001980:	4827      	ldr	r0, [pc, #156]	@ (8001a20 <MX_GPIO_Init+0x210>)
 8001982:	f001 fccb 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001986:	2320      	movs	r3, #32
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800198a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800198e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001998:	4619      	mov	r1, r3
 800199a:	4820      	ldr	r0, [pc, #128]	@ (8001a1c <MX_GPIO_Init+0x20c>)
 800199c:	f001 fcbe 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80019a0:	2304      	movs	r3, #4
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b0:	4619      	mov	r1, r3
 80019b2:	481e      	ldr	r0, [pc, #120]	@ (8001a2c <MX_GPIO_Init+0x21c>)
 80019b4:	f001 fcb2 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80019b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019be:	2300      	movs	r3, #0
 80019c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80019c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ca:	4619      	mov	r1, r3
 80019cc:	4815      	ldr	r0, [pc, #84]	@ (8001a24 <MX_GPIO_Init+0x214>)
 80019ce:	f001 fca5 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80019d2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80019d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d8:	2301      	movs	r3, #1
 80019da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e0:	2303      	movs	r3, #3
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019e8:	4619      	mov	r1, r3
 80019ea:	480e      	ldr	r0, [pc, #56]	@ (8001a24 <MX_GPIO_Init+0x214>)
 80019ec:	f001 fc96 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80019f0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80019f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	2301      	movs	r3, #1
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a06:	4619      	mov	r1, r3
 8001a08:	4807      	ldr	r0, [pc, #28]	@ (8001a28 <MX_GPIO_Init+0x218>)
 8001a0a:	f001 fc87 	bl	800331c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a0e:	bf00      	nop
 8001a10:	3738      	adds	r7, #56	@ 0x38
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40020800 	.word	0x40020800
 8001a20:	40020000 	.word	0x40020000
 8001a24:	40020c00 	.word	0x40020c00
 8001a28:	40021800 	.word	0x40021800
 8001a2c:	40020400 	.word	0x40020400

08001a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a34:	b672      	cpsid	i
}
 8001a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <Error_Handler+0x8>

08001a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a52:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	603b      	str	r3, [r7, #0]
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <HAL_MspInit+0x4c>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a7a:	2007      	movs	r0, #7
 8001a7c:	f000 fdf0 	bl	8002660 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40023800 	.word	0x40023800

08001a8c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	@ 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a30      	ldr	r2, [pc, #192]	@ (8001b6c <HAL_DAC_MspInit+0xe0>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d159      	bne.n	8001b62 <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001ab8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001abe:	4b2c      	ldr	r3, [pc, #176]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	4b28      	ldr	r3, [pc, #160]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	4a27      	ldr	r2, [pc, #156]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ada:	4b25      	ldr	r3, [pc, #148]	@ (8001b70 <HAL_DAC_MspInit+0xe4>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ae6:	2320      	movs	r3, #32
 8001ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aea:	2303      	movs	r3, #3
 8001aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af2:	f107 0314 	add.w	r3, r7, #20
 8001af6:	4619      	mov	r1, r3
 8001af8:	481e      	ldr	r0, [pc, #120]	@ (8001b74 <HAL_DAC_MspInit+0xe8>)
 8001afa:	f001 fc0f 	bl	800331c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8001afe:	4b1e      	ldr	r3, [pc, #120]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b00:	4a1e      	ldr	r2, [pc, #120]	@ (8001b7c <HAL_DAC_MspInit+0xf0>)
 8001b02:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001b04:	4b1c      	ldr	r3, [pc, #112]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b06:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001b0a:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b0e:	2240      	movs	r2, #64	@ 0x40
 8001b10:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b12:	4b19      	ldr	r3, [pc, #100]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8001b18:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b1e:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b20:	4b15      	ldr	r3, [pc, #84]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b26:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b28:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b2e:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b36:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b3a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b3e:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b40:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001b46:	480c      	ldr	r0, [pc, #48]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b48:	f000 ff9c 	bl	8002a84 <HAL_DMA_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001b52:	f7ff ff6d 	bl	8001a30 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a07      	ldr	r2, [pc, #28]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b5a:	60da      	str	r2, [r3, #12]
 8001b5c:	4a06      	ldr	r2, [pc, #24]	@ (8001b78 <HAL_DAC_MspInit+0xec>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	@ 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40007400 	.word	0x40007400
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40020000 	.word	0x40020000
 8001b78:	2000042c 	.word	0x2000042c
 8001b7c:	400260a0 	.word	0x400260a0

08001b80 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <HAL_DMA2D_MspInit+0x3c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10d      	bne.n	8001bae <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_DMA2D_MspInit+0x40>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a09      	ldr	r2, [pc, #36]	@ (8001bc0 <HAL_DMA2D_MspInit+0x40>)
 8001b9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <HAL_DMA2D_MspInit+0x40>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	4002b000 	.word	0x4002b000
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	@ 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a29      	ldr	r2, [pc, #164]	@ (8001c88 <HAL_I2C_MspInit+0xc4>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d14b      	bne.n	8001c7e <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b28      	ldr	r3, [pc, #160]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a27      	ldr	r2, [pc, #156]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	4a20      	ldr	r2, [pc, #128]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c12:	4b1e      	ldr	r3, [pc, #120]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001c1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c24:	2312      	movs	r3, #18
 8001c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c30:	2304      	movs	r3, #4
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4815      	ldr	r0, [pc, #84]	@ (8001c90 <HAL_I2C_MspInit+0xcc>)
 8001c3c:	f001 fb6e 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001c40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c46:	2312      	movs	r3, #18
 8001c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c52:	2304      	movs	r3, #4
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480d      	ldr	r0, [pc, #52]	@ (8001c94 <HAL_I2C_MspInit+0xd0>)
 8001c5e:	f001 fb5d 	bl	800331c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	4b09      	ldr	r3, [pc, #36]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	4a08      	ldr	r2, [pc, #32]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c72:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_I2C_MspInit+0xc8>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001c7e:	bf00      	nop
 8001c80:	3728      	adds	r7, #40	@ 0x28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40005c00 	.word	0x40005c00
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40020800 	.word	0x40020800
 8001c94:	40020000 	.word	0x40020000

08001c98 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b09a      	sub	sp, #104	@ 0x68
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb4:	2230      	movs	r2, #48	@ 0x30
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f00a f881 	bl	800bdc0 <memset>
  if(hltdc->Instance==LTDC)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a81      	ldr	r2, [pc, #516]	@ (8001ec8 <HAL_LTDC_MspInit+0x230>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	f040 80fb 	bne.w	8001ec0 <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001cca:	2308      	movs	r3, #8
 8001ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001cce:	2332      	movs	r3, #50	@ 0x32
 8001cd0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001cd2:	2305      	movs	r3, #5
 8001cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8001cd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cda:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f003 fff3 	bl	8005ccc <HAL_RCCEx_PeriphCLKConfig>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001cec:	f7ff fea0 	bl	8001a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
 8001cf4:	4b75      	ldr	r3, [pc, #468]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf8:	4a74      	ldr	r2, [pc, #464]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001cfa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cfe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d00:	4b72      	ldr	r3, [pc, #456]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d08:	623b      	str	r3, [r7, #32]
 8001d0a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	4b6e      	ldr	r3, [pc, #440]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d14:	4a6d      	ldr	r2, [pc, #436]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d16:	f043 0320 	orr.w	r3, r3, #32
 8001d1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1c:	4b6b      	ldr	r3, [pc, #428]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d20:	f003 0320 	and.w	r3, r3, #32
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61bb      	str	r3, [r7, #24]
 8001d2c:	4b67      	ldr	r3, [pc, #412]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	4a66      	ldr	r2, [pc, #408]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d38:	4b64      	ldr	r3, [pc, #400]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	4b60      	ldr	r3, [pc, #384]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4c:	4a5f      	ldr	r2, [pc, #380]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d4e:	f043 0302 	orr.w	r3, r3, #2
 8001d52:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d54:	4b5d      	ldr	r3, [pc, #372]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d60:	2300      	movs	r3, #0
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	4b59      	ldr	r3, [pc, #356]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d68:	4a58      	ldr	r2, [pc, #352]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d70:	4b56      	ldr	r3, [pc, #344]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	4b52      	ldr	r3, [pc, #328]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d84:	4a51      	ldr	r2, [pc, #324]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	4b4b      	ldr	r3, [pc, #300]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da0:	4a4a      	ldr	r2, [pc, #296]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001da2:	f043 0308 	orr.w	r3, r3, #8
 8001da6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da8:	4b48      	ldr	r3, [pc, #288]	@ (8001ecc <HAL_LTDC_MspInit+0x234>)
 8001daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001db4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001db8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001dc6:	230e      	movs	r3, #14
 8001dc8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001dca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dce:	4619      	mov	r1, r3
 8001dd0:	483f      	ldr	r0, [pc, #252]	@ (8001ed0 <HAL_LTDC_MspInit+0x238>)
 8001dd2:	f001 faa3 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001dd6:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001dda:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001de8:	230e      	movs	r3, #14
 8001dea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001df0:	4619      	mov	r1, r3
 8001df2:	4838      	ldr	r0, [pc, #224]	@ (8001ed4 <HAL_LTDC_MspInit+0x23c>)
 8001df4:	f001 fa92 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001e08:	2309      	movs	r3, #9
 8001e0a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e10:	4619      	mov	r1, r3
 8001e12:	4831      	ldr	r0, [pc, #196]	@ (8001ed8 <HAL_LTDC_MspInit+0x240>)
 8001e14:	f001 fa82 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001e18:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001e1c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e2a:	230e      	movs	r3, #14
 8001e2c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e32:	4619      	mov	r1, r3
 8001e34:	4828      	ldr	r0, [pc, #160]	@ (8001ed8 <HAL_LTDC_MspInit+0x240>)
 8001e36:	f001 fa71 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001e3a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001e3e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e4c:	230e      	movs	r3, #14
 8001e4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e54:	4619      	mov	r1, r3
 8001e56:	4821      	ldr	r0, [pc, #132]	@ (8001edc <HAL_LTDC_MspInit+0x244>)
 8001e58:	f001 fa60 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001e5c:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001e60:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e6e:	230e      	movs	r3, #14
 8001e70:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e76:	4619      	mov	r1, r3
 8001e78:	4819      	ldr	r0, [pc, #100]	@ (8001ee0 <HAL_LTDC_MspInit+0x248>)
 8001e7a:	f001 fa4f 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001e7e:	2348      	movs	r3, #72	@ 0x48
 8001e80:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e8e:	230e      	movs	r3, #14
 8001e90:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e96:	4619      	mov	r1, r3
 8001e98:	4812      	ldr	r0, [pc, #72]	@ (8001ee4 <HAL_LTDC_MspInit+0x24c>)
 8001e9a:	f001 fa3f 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001e9e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ea2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eac:	2300      	movs	r3, #0
 8001eae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001eb0:	2309      	movs	r3, #9
 8001eb2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001eb4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4808      	ldr	r0, [pc, #32]	@ (8001edc <HAL_LTDC_MspInit+0x244>)
 8001ebc:	f001 fa2e 	bl	800331c <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001ec0:	bf00      	nop
 8001ec2:	3768      	adds	r7, #104	@ 0x68
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40016800 	.word	0x40016800
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40021400 	.word	0x40021400
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	40020400 	.word	0x40020400
 8001edc:	40021800 	.word	0x40021800
 8001ee0:	40020800 	.word	0x40020800
 8001ee4:	40020c00 	.word	0x40020c00

08001ee8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	@ 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a19      	ldr	r2, [pc, #100]	@ (8001f6c <HAL_SPI_MspInit+0x84>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12c      	bne.n	8001f64 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b18      	ldr	r3, [pc, #96]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f12:	4a17      	ldr	r2, [pc, #92]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f1a:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a10      	ldr	r2, [pc, #64]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f30:	f043 0320 	orr.w	r3, r3, #32
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_SPI_MspInit+0x88>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0320 	and.w	r3, r3, #32
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001f42:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f50:	2300      	movs	r3, #0
 8001f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001f54:	2305      	movs	r3, #5
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4805      	ldr	r0, [pc, #20]	@ (8001f74 <HAL_SPI_MspInit+0x8c>)
 8001f60:	f001 f9dc 	bl	800331c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001f64:	bf00      	nop
 8001f66:	3728      	adds	r7, #40	@ 0x28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40015000 	.word	0x40015000
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40021400 	.word	0x40021400

08001f78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d10d      	bne.n	8001fa6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_TIM_Base_MspInit+0x40>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	4a09      	ldr	r2, [pc, #36]	@ (8001fb8 <HAL_TIM_Base_MspInit+0x40>)
 8001f94:	f043 0310 	orr.w	r3, r3, #16
 8001f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9a:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <HAL_TIM_Base_MspInit+0x40>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f003 0310 	and.w	r3, r3, #16
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40001000 	.word	0x40001000
 8001fb8:	40023800 	.word	0x40023800

08001fbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	@ 0x28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a19      	ldr	r2, [pc, #100]	@ (8002040 <HAL_UART_MspInit+0x84>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d12c      	bne.n	8002038 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b18      	ldr	r3, [pc, #96]	@ (8002044 <HAL_UART_MspInit+0x88>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	4a17      	ldr	r2, [pc, #92]	@ (8002044 <HAL_UART_MspInit+0x88>)
 8001fe8:	f043 0310 	orr.w	r3, r3, #16
 8001fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fee:	4b15      	ldr	r3, [pc, #84]	@ (8002044 <HAL_UART_MspInit+0x88>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <HAL_UART_MspInit+0x88>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a10      	ldr	r2, [pc, #64]	@ (8002044 <HAL_UART_MspInit+0x88>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <HAL_UART_MspInit+0x88>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002016:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800201a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002024:	2303      	movs	r3, #3
 8002026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002028:	2307      	movs	r3, #7
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	4619      	mov	r1, r3
 8002032:	4805      	ldr	r0, [pc, #20]	@ (8002048 <HAL_UART_MspInit+0x8c>)
 8002034:	f001 f972 	bl	800331c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	@ 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40011000 	.word	0x40011000
 8002044:	40023800 	.word	0x40023800
 8002048:	40020000 	.word	0x40020000

0800204c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002060:	4b3b      	ldr	r3, [pc, #236]	@ (8002150 <HAL_FMC_MspInit+0x104>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d16f      	bne.n	8002148 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8002068:	4b39      	ldr	r3, [pc, #228]	@ (8002150 <HAL_FMC_MspInit+0x104>)
 800206a:	2201      	movs	r2, #1
 800206c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	4b38      	ldr	r3, [pc, #224]	@ (8002154 <HAL_FMC_MspInit+0x108>)
 8002074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002076:	4a37      	ldr	r2, [pc, #220]	@ (8002154 <HAL_FMC_MspInit+0x108>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	6393      	str	r3, [r2, #56]	@ 0x38
 800207e:	4b35      	ldr	r3, [pc, #212]	@ (8002154 <HAL_FMC_MspInit+0x108>)
 8002080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800208a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800208e:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002090:	2302      	movs	r3, #2
 8002092:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002098:	2303      	movs	r3, #3
 800209a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800209c:	230c      	movs	r3, #12
 800209e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	4619      	mov	r1, r3
 80020a4:	482c      	ldr	r0, [pc, #176]	@ (8002158 <HAL_FMC_MspInit+0x10c>)
 80020a6:	f001 f939 	bl	800331c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80020aa:	2301      	movs	r3, #1
 80020ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b6:	2303      	movs	r3, #3
 80020b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020ba:	230c      	movs	r3, #12
 80020bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4826      	ldr	r0, [pc, #152]	@ (800215c <HAL_FMC_MspInit+0x110>)
 80020c4:	f001 f92a 	bl	800331c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 80020c8:	f248 1337 	movw	r3, #33079	@ 0x8137
 80020cc:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d6:	2303      	movs	r3, #3
 80020d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020da:	230c      	movs	r3, #12
 80020dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	4619      	mov	r1, r3
 80020e2:	481f      	ldr	r0, [pc, #124]	@ (8002160 <HAL_FMC_MspInit+0x114>)
 80020e4:	f001 f91a 	bl	800331c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80020e8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80020ec:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80020fa:	230c      	movs	r3, #12
 80020fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4818      	ldr	r0, [pc, #96]	@ (8002164 <HAL_FMC_MspInit+0x118>)
 8002104:	f001 f90a 	bl	800331c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002108:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800210c:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002116:	2303      	movs	r3, #3
 8002118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800211a:	230c      	movs	r3, #12
 800211c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800211e:	1d3b      	adds	r3, r7, #4
 8002120:	4619      	mov	r1, r3
 8002122:	4811      	ldr	r0, [pc, #68]	@ (8002168 <HAL_FMC_MspInit+0x11c>)
 8002124:	f001 f8fa 	bl	800331c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002128:	2360      	movs	r3, #96	@ 0x60
 800212a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2302      	movs	r3, #2
 800212e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002134:	2303      	movs	r3, #3
 8002136:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002138:	230c      	movs	r3, #12
 800213a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	4619      	mov	r1, r3
 8002140:	480a      	ldr	r0, [pc, #40]	@ (800216c <HAL_FMC_MspInit+0x120>)
 8002142:	f001 f8eb 	bl	800331c <HAL_GPIO_Init>
 8002146:	e000      	b.n	800214a <HAL_FMC_MspInit+0xfe>
    return;
 8002148:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	200006f0 	.word	0x200006f0
 8002154:	40023800 	.word	0x40023800
 8002158:	40021400 	.word	0x40021400
 800215c:	40020800 	.word	0x40020800
 8002160:	40021800 	.word	0x40021800
 8002164:	40021000 	.word	0x40021000
 8002168:	40020c00 	.word	0x40020c00
 800216c:	40020400 	.word	0x40020400

08002170 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002178:	f7ff ff68 	bl	800204c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <NMI_Handler+0x4>

0800218c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <HardFault_Handler+0x4>

08002194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <MemManage_Handler+0x4>

0800219c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <BusFault_Handler+0x4>

080021a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <UsageFault_Handler+0x4>

080021ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021da:	f000 f92d 	bl	8002438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80021e8:	4802      	ldr	r0, [pc, #8]	@ (80021f4 <DMA1_Stream6_IRQHandler+0x10>)
 80021ea:	f000 fd51 	bl	8002c90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	2000042c 	.word	0x2000042c

080021f8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80021fc:	4802      	ldr	r0, [pc, #8]	@ (8002208 <OTG_HS_IRQHandler+0x10>)
 80021fe:	f001 ffd6 	bl	80041ae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000bdc 	.word	0x20000bdc

0800220c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002218:	2300      	movs	r3, #0
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	e00a      	b.n	8002234 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800221e:	f3af 8000 	nop.w
 8002222:	4601      	mov	r1, r0
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	60ba      	str	r2, [r7, #8]
 800222a:	b2ca      	uxtb	r2, r1
 800222c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3301      	adds	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	429a      	cmp	r2, r3
 800223a:	dbf0      	blt.n	800221e <_read+0x12>
  }

  return len;
 800223c:	687b      	ldr	r3, [r7, #4]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800224e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002252:	4618      	mov	r0, r3
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800225e:	b480      	push	{r7}
 8002260:	b083      	sub	sp, #12
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
 8002266:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800226e:	605a      	str	r2, [r3, #4]
  return 0;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <_isatty>:

int _isatty(int file)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002286:	2301      	movs	r3, #1
}
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
	...

080022b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022b8:	4a14      	ldr	r2, [pc, #80]	@ (800230c <_sbrk+0x5c>)
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <_sbrk+0x60>)
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022c4:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <_sbrk+0x64>)
 80022ce:	4a12      	ldr	r2, [pc, #72]	@ (8002318 <_sbrk+0x68>)
 80022d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <_sbrk+0x64>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4413      	add	r3, r2
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d207      	bcs.n	80022f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022e0:	f009 fdbc 	bl	800be5c <__errno>
 80022e4:	4603      	mov	r3, r0
 80022e6:	220c      	movs	r2, #12
 80022e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022ee:	e009      	b.n	8002304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022f0:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <_sbrk+0x64>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022f6:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <_sbrk+0x64>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	4a05      	ldr	r2, [pc, #20]	@ (8002314 <_sbrk+0x64>)
 8002300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20030000 	.word	0x20030000
 8002310:	00000400 	.word	0x00000400
 8002314:	200006f4 	.word	0x200006f4
 8002318:	20001220 	.word	0x20001220

0800231c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002320:	4b06      	ldr	r3, [pc, #24]	@ (800233c <SystemInit+0x20>)
 8002322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002326:	4a05      	ldr	r2, [pc, #20]	@ (800233c <SystemInit+0x20>)
 8002328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800232c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002378 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002344:	f7ff ffea 	bl	800231c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002348:	480c      	ldr	r0, [pc, #48]	@ (800237c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800234a:	490d      	ldr	r1, [pc, #52]	@ (8002380 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800234c:	4a0d      	ldr	r2, [pc, #52]	@ (8002384 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800234e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002350:	e002      	b.n	8002358 <LoopCopyDataInit>

08002352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002356:	3304      	adds	r3, #4

08002358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800235c:	d3f9      	bcc.n	8002352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235e:	4a0a      	ldr	r2, [pc, #40]	@ (8002388 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002360:	4c0a      	ldr	r4, [pc, #40]	@ (800238c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002364:	e001      	b.n	800236a <LoopFillZerobss>

08002366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002368:	3204      	adds	r2, #4

0800236a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800236c:	d3fb      	bcc.n	8002366 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800236e:	f009 fd7b 	bl	800be68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002372:	f7fe fed7 	bl	8001124 <main>
  bx  lr    
 8002376:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002378:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800237c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002380:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8002384:	0800ceb8 	.word	0x0800ceb8
  ldr r2, =_sbss
 8002388:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 800238c:	20001220 	.word	0x20001220

08002390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002390:	e7fe      	b.n	8002390 <ADC_IRQHandler>
	...

08002394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002398:	4b0e      	ldr	r3, [pc, #56]	@ (80023d4 <HAL_Init+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0d      	ldr	r2, [pc, #52]	@ (80023d4 <HAL_Init+0x40>)
 800239e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023a4:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <HAL_Init+0x40>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0a      	ldr	r2, [pc, #40]	@ (80023d4 <HAL_Init+0x40>)
 80023aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <HAL_Init+0x40>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a07      	ldr	r2, [pc, #28]	@ (80023d4 <HAL_Init+0x40>)
 80023b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023bc:	2003      	movs	r0, #3
 80023be:	f000 f94f 	bl	8002660 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c2:	2000      	movs	r0, #0
 80023c4:	f000 f808 	bl	80023d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c8:	f7ff fb38 	bl	8001a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40023c00 	.word	0x40023c00

080023d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023e0:	4b12      	ldr	r3, [pc, #72]	@ (800242c <HAL_InitTick+0x54>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b12      	ldr	r3, [pc, #72]	@ (8002430 <HAL_InitTick+0x58>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f967 	bl	80026ca <HAL_SYSTICK_Config>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e00e      	b.n	8002424 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b0f      	cmp	r3, #15
 800240a:	d80a      	bhi.n	8002422 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800240c:	2200      	movs	r2, #0
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002414:	f000 f92f 	bl	8002676 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002418:	4a06      	ldr	r2, [pc, #24]	@ (8002434 <HAL_InitTick+0x5c>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	e000      	b.n	8002424 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
}
 8002424:	4618      	mov	r0, r3
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000000 	.word	0x20000000
 8002430:	20000008 	.word	0x20000008
 8002434:	20000004 	.word	0x20000004

08002438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_IncTick+0x20>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_IncTick+0x24>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4413      	add	r3, r2
 8002448:	4a04      	ldr	r2, [pc, #16]	@ (800245c <HAL_IncTick+0x24>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	20000008 	.word	0x20000008
 800245c:	200006f8 	.word	0x200006f8

08002460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b03      	ldr	r3, [pc, #12]	@ (8002474 <HAL_GetTick+0x14>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	200006f8 	.word	0x200006f8

08002478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002480:	f7ff ffee 	bl	8002460 <HAL_GetTick>
 8002484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002490:	d005      	beq.n	800249e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002492:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_Delay+0x44>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4413      	add	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800249e:	bf00      	nop
 80024a0:	f7ff ffde 	bl	8002460 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d8f7      	bhi.n	80024a0 <HAL_Delay+0x28>
  {
  }
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000008 	.word	0x20000008

080024c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024dc:	4013      	ands	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f2:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	60d3      	str	r3, [r2, #12]
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800250c:	4b04      	ldr	r3, [pc, #16]	@ (8002520 <__NVIC_GetPriorityGrouping+0x18>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	0a1b      	lsrs	r3, r3, #8
 8002512:	f003 0307 	and.w	r3, r3, #7
}
 8002516:	4618      	mov	r0, r3
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	2b00      	cmp	r3, #0
 8002534:	db0b      	blt.n	800254e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	4907      	ldr	r1, [pc, #28]	@ (800255c <__NVIC_EnableIRQ+0x38>)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	2001      	movs	r0, #1
 8002546:	fa00 f202 	lsl.w	r2, r0, r2
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	e000e100 	.word	0xe000e100

08002560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002570:	2b00      	cmp	r3, #0
 8002572:	db0a      	blt.n	800258a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	490c      	ldr	r1, [pc, #48]	@ (80025ac <__NVIC_SetPriority+0x4c>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	0112      	lsls	r2, r2, #4
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	440b      	add	r3, r1
 8002584:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002588:	e00a      	b.n	80025a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	b2da      	uxtb	r2, r3
 800258e:	4908      	ldr	r1, [pc, #32]	@ (80025b0 <__NVIC_SetPriority+0x50>)
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	3b04      	subs	r3, #4
 8002598:	0112      	lsls	r2, r2, #4
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	440b      	add	r3, r1
 800259e:	761a      	strb	r2, [r3, #24]
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000e100 	.word	0xe000e100
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f1c3 0307 	rsb	r3, r3, #7
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	bf28      	it	cs
 80025d2:	2304      	movcs	r3, #4
 80025d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3304      	adds	r3, #4
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d902      	bls.n	80025e4 <NVIC_EncodePriority+0x30>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3b03      	subs	r3, #3
 80025e2:	e000      	b.n	80025e6 <NVIC_EncodePriority+0x32>
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43da      	mvns	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	401a      	ands	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43d9      	mvns	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	4313      	orrs	r3, r2
         );
}
 800260e:	4618      	mov	r0, r3
 8002610:	3724      	adds	r7, #36	@ 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3b01      	subs	r3, #1
 8002628:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800262c:	d301      	bcc.n	8002632 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800262e:	2301      	movs	r3, #1
 8002630:	e00f      	b.n	8002652 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002632:	4a0a      	ldr	r2, [pc, #40]	@ (800265c <SysTick_Config+0x40>)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3b01      	subs	r3, #1
 8002638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800263a:	210f      	movs	r1, #15
 800263c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002640:	f7ff ff8e 	bl	8002560 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002644:	4b05      	ldr	r3, [pc, #20]	@ (800265c <SysTick_Config+0x40>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264a:	4b04      	ldr	r3, [pc, #16]	@ (800265c <SysTick_Config+0x40>)
 800264c:	2207      	movs	r2, #7
 800264e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	e000e010 	.word	0xe000e010

08002660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff ff29 	bl	80024c0 <__NVIC_SetPriorityGrouping>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002688:	f7ff ff3e 	bl	8002508 <__NVIC_GetPriorityGrouping>
 800268c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	6978      	ldr	r0, [r7, #20]
 8002694:	f7ff ff8e 	bl	80025b4 <NVIC_EncodePriority>
 8002698:	4602      	mov	r2, r0
 800269a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269e:	4611      	mov	r1, r2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff5d 	bl	8002560 <__NVIC_SetPriority>
}
 80026a6:	bf00      	nop
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	4603      	mov	r3, r0
 80026b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff31 	bl	8002524 <__NVIC_EnableIRQ>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffa2 	bl	800261c <SysTick_Config>
 80026d8:	4603      	mov	r3, r0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e014      	b.n	800271e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	791b      	ldrb	r3, [r3, #4]
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d105      	bne.n	800270a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff f9c1 	bl	8001a8c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2202      	movs	r2, #2
 800270e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e0a2      	b.n	8002886 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	795b      	ldrb	r3, [r3, #5]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d101      	bne.n	800274c <HAL_DAC_Start_DMA+0x24>
 8002748:	2302      	movs	r3, #2
 800274a:	e09c      	b.n	8002886 <HAL_DAC_Start_DMA+0x15e>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2201      	movs	r2, #1
 8002750:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2202      	movs	r2, #2
 8002756:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d129      	bne.n	80027b2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	4a4b      	ldr	r2, [pc, #300]	@ (8002890 <HAL_DAC_Start_DMA+0x168>)
 8002764:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	4a4a      	ldr	r2, [pc, #296]	@ (8002894 <HAL_DAC_Start_DMA+0x16c>)
 800276c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4a49      	ldr	r2, [pc, #292]	@ (8002898 <HAL_DAC_Start_DMA+0x170>)
 8002774:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002784:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <HAL_DAC_Start_DMA+0x6c>
 800278c:	6a3b      	ldr	r3, [r7, #32]
 800278e:	2b04      	cmp	r3, #4
 8002790:	d005      	beq.n	800279e <HAL_DAC_Start_DMA+0x76>
 8002792:	e009      	b.n	80027a8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	3308      	adds	r3, #8
 800279a:	613b      	str	r3, [r7, #16]
        break;
 800279c:	e033      	b.n	8002806 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	330c      	adds	r3, #12
 80027a4:	613b      	str	r3, [r7, #16]
        break;
 80027a6:	e02e      	b.n	8002806 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	3310      	adds	r3, #16
 80027ae:	613b      	str	r3, [r7, #16]
        break;
 80027b0:	e029      	b.n	8002806 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	4a39      	ldr	r2, [pc, #228]	@ (800289c <HAL_DAC_Start_DMA+0x174>)
 80027b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	4a38      	ldr	r2, [pc, #224]	@ (80028a0 <HAL_DAC_Start_DMA+0x178>)
 80027c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	4a37      	ldr	r2, [pc, #220]	@ (80028a4 <HAL_DAC_Start_DMA+0x17c>)
 80027c8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80027d8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <HAL_DAC_Start_DMA+0xc0>
 80027e0:	6a3b      	ldr	r3, [r7, #32]
 80027e2:	2b04      	cmp	r3, #4
 80027e4:	d005      	beq.n	80027f2 <HAL_DAC_Start_DMA+0xca>
 80027e6:	e009      	b.n	80027fc <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3314      	adds	r3, #20
 80027ee:	613b      	str	r3, [r7, #16]
        break;
 80027f0:	e009      	b.n	8002806 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	3318      	adds	r3, #24
 80027f8:	613b      	str	r3, [r7, #16]
        break;
 80027fa:	e004      	b.n	8002806 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	331c      	adds	r3, #28
 8002802:	613b      	str	r3, [r7, #16]
        break;
 8002804:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d111      	bne.n	8002830 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800281a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6898      	ldr	r0, [r3, #8]
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	f000 f9db 	bl	8002be0 <HAL_DMA_Start_IT>
 800282a:	4603      	mov	r3, r0
 800282c:	75fb      	strb	r3, [r7, #23]
 800282e:	e010      	b.n	8002852 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800283e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	68d8      	ldr	r0, [r3, #12]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	f000 f9c9 	bl	8002be0 <HAL_DMA_Start_IT>
 800284e:	4603      	mov	r3, r0
 8002850:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002858:	7dfb      	ldrb	r3, [r7, #23]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10c      	bne.n	8002878 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6819      	ldr	r1, [r3, #0]
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2201      	movs	r2, #1
 800286c:	409a      	lsls	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e005      	b.n	8002884 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	f043 0204 	orr.w	r2, r3, #4
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002884:	7dfb      	ldrb	r3, [r7, #23]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	08002997 	.word	0x08002997
 8002894:	080029b9 	.word	0x080029b9
 8002898:	080029d5 	.word	0x080029d5
 800289c:	08002a17 	.word	0x08002a17
 80028a0:	08002a39 	.word	0x08002a39
 80028a4:	08002a55 	.word	0x08002a55

080028a8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	@ 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_DAC_ConfigChannel+0x1c>
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e042      	b.n	800298a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	795b      	ldrb	r3, [r3, #5]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_DAC_ConfigChannel+0x2c>
 800290c:	2302      	movs	r3, #2
 800290e:	e03c      	b.n	800298a <HAL_DAC_ConfigChannel+0xa6>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2201      	movs	r2, #1
 8002914:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2202      	movs	r2, #2
 800291a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f003 0310 	and.w	r3, r3, #16
 800292a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	4313      	orrs	r3, r2
 8002944:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6819      	ldr	r1, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	22c0      	movs	r2, #192	@ 0xc0
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43da      	mvns	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	400a      	ands	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2201      	movs	r2, #1
 8002980:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002988:	7ffb      	ldrb	r3, [r7, #31]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b084      	sub	sp, #16
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a2:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f7ff ff7f 	bl	80028a8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2201      	movs	r2, #1
 80029ae:	711a      	strb	r2, [r3, #4]
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f7ff ff78 	bl	80028bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80029cc:	bf00      	nop
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	f043 0204 	orr.w	r2, r3, #4
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f7ff ff6e 	bl	80028d0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2201      	movs	r2, #1
 80029f8:	711a      	strb	r2, [r3, #4]
}
 80029fa:	bf00      	nop
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a22:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f7fe fb31 	bl	800108c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	711a      	strb	r2, [r3, #4]
}
 8002a30:	bf00      	nop
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a44:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f7fe fb0a 	bl	8001060 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a4c:	bf00      	nop
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a60:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f043 0204 	orr.w	r2, r3, #4
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff ffc7 	bl	8002a02 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2201      	movs	r2, #1
 8002a78:	711a      	strb	r2, [r3, #4]
}
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a90:	f7ff fce6 	bl	8002460 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e099      	b.n	8002bd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0201 	bic.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac0:	e00f      	b.n	8002ae2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ac2:	f7ff fccd 	bl	8002460 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d908      	bls.n	8002ae2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2203      	movs	r2, #3
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e078      	b.n	8002bd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e8      	bne.n	8002ac2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	4b38      	ldr	r3, [pc, #224]	@ (8002bdc <HAL_DMA_Init+0x158>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d107      	bne.n	8002b4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b44:	4313      	orrs	r3, r2
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f023 0307 	bic.w	r3, r3, #7
 8002b62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d117      	bne.n	8002ba6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00e      	beq.n	8002ba6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 fa6f 	bl	800306c <DMA_CheckFifoParam>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d008      	beq.n	8002ba6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2240      	movs	r2, #64	@ 0x40
 8002b98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e016      	b.n	8002bd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 fa26 	bl	8003000 <DMA_CalcBaseAndBitshift>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbc:	223f      	movs	r2, #63	@ 0x3f
 8002bbe:	409a      	lsls	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	f010803f 	.word	0xf010803f

08002be0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
 8002bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_DMA_Start_IT+0x26>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e040      	b.n	8002c88 <HAL_DMA_Start_IT+0xa8>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d12f      	bne.n	8002c7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f000 f9b8 	bl	8002fa4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c38:	223f      	movs	r2, #63	@ 0x3f
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0216 	orr.w	r2, r2, #22
 8002c4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d007      	beq.n	8002c68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0208 	orr.w	r2, r2, #8
 8002c66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e005      	b.n	8002c86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c82:	2302      	movs	r3, #2
 8002c84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3718      	adds	r7, #24
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c9c:	4b8e      	ldr	r3, [pc, #568]	@ (8002ed8 <HAL_DMA_IRQHandler+0x248>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a8e      	ldr	r2, [pc, #568]	@ (8002edc <HAL_DMA_IRQHandler+0x24c>)
 8002ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca6:	0a9b      	lsrs	r3, r3, #10
 8002ca8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cba:	2208      	movs	r2, #8
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d01a      	beq.n	8002cfc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0204 	bic.w	r2, r2, #4
 8002ce2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce8:	2208      	movs	r2, #8
 8002cea:	409a      	lsls	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf4:	f043 0201 	orr.w	r2, r3, #1
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d00:	2201      	movs	r2, #1
 8002d02:	409a      	lsls	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d012      	beq.n	8002d32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00b      	beq.n	8002d32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	2201      	movs	r2, #1
 8002d20:	409a      	lsls	r2, r3
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d2a:	f043 0202 	orr.w	r2, r3, #2
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d36:	2204      	movs	r2, #4
 8002d38:	409a      	lsls	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d012      	beq.n	8002d68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00b      	beq.n	8002d68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	2204      	movs	r2, #4
 8002d56:	409a      	lsls	r2, r3
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d60:	f043 0204 	orr.w	r2, r3, #4
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d043      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d03c      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8a:	2210      	movs	r2, #16
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d018      	beq.n	8002dd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d108      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d024      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	4798      	blx	r3
 8002dbe:	e01f      	b.n	8002e00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d01b      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	4798      	blx	r3
 8002dd0:	e016      	b.n	8002e00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d107      	bne.n	8002df0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0208 	bic.w	r2, r2, #8
 8002dee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d003      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e04:	2220      	movs	r2, #32
 8002e06:	409a      	lsls	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 808f 	beq.w	8002f30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8087 	beq.w	8002f30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e26:	2220      	movs	r2, #32
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b05      	cmp	r3, #5
 8002e38:	d136      	bne.n	8002ea8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0216 	bic.w	r2, r2, #22
 8002e48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <HAL_DMA_IRQHandler+0x1da>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0208 	bic.w	r2, r2, #8
 8002e78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7e:	223f      	movs	r2, #63	@ 0x3f
 8002e80:	409a      	lsls	r2, r3
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d07e      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	4798      	blx	r3
        }
        return;
 8002ea6:	e079      	b.n	8002f9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d01d      	beq.n	8002ef2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10d      	bne.n	8002ee0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d031      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4798      	blx	r3
 8002ed4:	e02c      	b.n	8002f30 <HAL_DMA_IRQHandler+0x2a0>
 8002ed6:	bf00      	nop
 8002ed8:	20000000 	.word	0x20000000
 8002edc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d023      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	4798      	blx	r3
 8002ef0:	e01e      	b.n	8002f30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10f      	bne.n	8002f20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0210 	bic.w	r2, r2, #16
 8002f0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d032      	beq.n	8002f9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d022      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2205      	movs	r2, #5
 8002f48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d307      	bcc.n	8002f78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f2      	bne.n	8002f5c <HAL_DMA_IRQHandler+0x2cc>
 8002f76:	e000      	b.n	8002f7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	4798      	blx	r3
 8002f9a:	e000      	b.n	8002f9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f9c:	bf00      	nop
    }
  }
}
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b40      	cmp	r3, #64	@ 0x40
 8002fd0:	d108      	bne.n	8002fe4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fe2:	e007      	b.n	8002ff4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	60da      	str	r2, [r3, #12]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3b10      	subs	r3, #16
 8003010:	4a14      	ldr	r2, [pc, #80]	@ (8003064 <DMA_CalcBaseAndBitshift+0x64>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	091b      	lsrs	r3, r3, #4
 8003018:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800301a:	4a13      	ldr	r2, [pc, #76]	@ (8003068 <DMA_CalcBaseAndBitshift+0x68>)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4413      	add	r3, r2
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b03      	cmp	r3, #3
 800302c:	d909      	bls.n	8003042 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003036:	f023 0303 	bic.w	r3, r3, #3
 800303a:	1d1a      	adds	r2, r3, #4
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003040:	e007      	b.n	8003052 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800304a:	f023 0303 	bic.w	r3, r3, #3
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	aaaaaaab 	.word	0xaaaaaaab
 8003068:	0800ca84 	.word	0x0800ca84

0800306c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d11f      	bne.n	80030c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d856      	bhi.n	800313a <DMA_CheckFifoParam+0xce>
 800308c:	a201      	add	r2, pc, #4	@ (adr r2, 8003094 <DMA_CheckFifoParam+0x28>)
 800308e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003092:	bf00      	nop
 8003094:	080030a5 	.word	0x080030a5
 8003098:	080030b7 	.word	0x080030b7
 800309c:	080030a5 	.word	0x080030a5
 80030a0:	0800313b 	.word	0x0800313b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d046      	beq.n	800313e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b4:	e043      	b.n	800313e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030be:	d140      	bne.n	8003142 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c4:	e03d      	b.n	8003142 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ce:	d121      	bne.n	8003114 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d837      	bhi.n	8003146 <DMA_CheckFifoParam+0xda>
 80030d6:	a201      	add	r2, pc, #4	@ (adr r2, 80030dc <DMA_CheckFifoParam+0x70>)
 80030d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030dc:	080030ed 	.word	0x080030ed
 80030e0:	080030f3 	.word	0x080030f3
 80030e4:	080030ed 	.word	0x080030ed
 80030e8:	08003105 	.word	0x08003105
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
      break;
 80030f0:	e030      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d025      	beq.n	800314a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003102:	e022      	b.n	800314a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003108:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800310c:	d11f      	bne.n	800314e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003112:	e01c      	b.n	800314e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d903      	bls.n	8003122 <DMA_CheckFifoParam+0xb6>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b03      	cmp	r3, #3
 800311e:	d003      	beq.n	8003128 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003120:	e018      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	73fb      	strb	r3, [r7, #15]
      break;
 8003126:	e015      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00e      	beq.n	8003152 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	73fb      	strb	r3, [r7, #15]
      break;
 8003138:	e00b      	b.n	8003152 <DMA_CheckFifoParam+0xe6>
      break;
 800313a:	bf00      	nop
 800313c:	e00a      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;
 800313e:	bf00      	nop
 8003140:	e008      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;
 8003142:	bf00      	nop
 8003144:	e006      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;
 8003146:	bf00      	nop
 8003148:	e004      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;
 800314a:	bf00      	nop
 800314c:	e002      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;   
 800314e:	bf00      	nop
 8003150:	e000      	b.n	8003154 <DMA_CheckFifoParam+0xe8>
      break;
 8003152:	bf00      	nop
    }
  } 
  
  return status; 
 8003154:	7bfb      	ldrb	r3, [r7, #15]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop

08003164 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e03b      	b.n	80031ee <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fe fcf8 	bl	8001b80 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b4:	f023 0107 	bic.w	r1, r3, #7
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68d1      	ldr	r1, [r2, #12]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	6812      	ldr	r2, [r2, #0]
 80031da:	430b      	orrs	r3, r1
 80031dc:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003210:	2b01      	cmp	r3, #1
 8003212:	d101      	bne.n	8003218 <HAL_DMA2D_ConfigLayer+0x20>
 8003214:	2302      	movs	r3, #2
 8003216:	e079      	b.n	800330c <HAL_DMA2D_ConfigLayer+0x114>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2202      	movs	r2, #2
 8003224:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	3318      	adds	r3, #24
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	041b      	lsls	r3, r3, #16
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003242:	4b35      	ldr	r3, [pc, #212]	@ (8003318 <HAL_DMA2D_ConfigLayer+0x120>)
 8003244:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b0a      	cmp	r3, #10
 800324c:	d003      	beq.n	8003256 <HAL_DMA2D_ConfigLayer+0x5e>
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b09      	cmp	r3, #9
 8003254:	d107      	bne.n	8003266 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
 8003264:	e005      	b.n	8003272 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	061b      	lsls	r3, r3, #24
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d120      	bne.n	80032ba <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	43db      	mvns	r3, r3
 8003282:	ea02 0103 	and.w	r1, r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	430a      	orrs	r2, r1
 800328e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	693a      	ldr	r2, [r7, #16]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b0a      	cmp	r3, #10
 80032a0:	d003      	beq.n	80032aa <HAL_DMA2D_ConfigLayer+0xb2>
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b09      	cmp	r3, #9
 80032a8:	d127      	bne.n	80032fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	68da      	ldr	r2, [r3, #12]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80032b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80032b8:	e01f      	b.n	80032fa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	69da      	ldr	r2, [r3, #28]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	43db      	mvns	r3, r3
 80032c4:	ea02 0103 	and.w	r1, r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b0a      	cmp	r3, #10
 80032e2:	d003      	beq.n	80032ec <HAL_DMA2D_ConfigLayer+0xf4>
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d106      	bne.n	80032fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80032f8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	371c      	adds	r7, #28
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	ff03000f 	.word	0xff03000f

0800331c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800331c:	b480      	push	{r7}
 800331e:	b089      	sub	sp, #36	@ 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	e177      	b.n	8003628 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003338:	2201      	movs	r2, #1
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	4013      	ands	r3, r2
 800334a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	429a      	cmp	r2, r3
 8003352:	f040 8166 	bne.w	8003622 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d005      	beq.n	800336e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800336a:	2b02      	cmp	r3, #2
 800336c:	d130      	bne.n	80033d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	2203      	movs	r2, #3
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4313      	orrs	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033a4:	2201      	movs	r2, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	091b      	lsrs	r3, r3, #4
 80033ba:	f003 0201 	and.w	r2, r3, #1
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d017      	beq.n	800340c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2203      	movs	r2, #3
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4013      	ands	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d123      	bne.n	8003460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	08da      	lsrs	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3208      	adds	r2, #8
 8003420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	220f      	movs	r2, #15
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	08da      	lsrs	r2, r3, #3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3208      	adds	r2, #8
 800345a:	69b9      	ldr	r1, [r7, #24]
 800345c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	2203      	movs	r2, #3
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0203 	and.w	r2, r3, #3
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80c0 	beq.w	8003622 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	4b66      	ldr	r3, [pc, #408]	@ (8003640 <HAL_GPIO_Init+0x324>)
 80034a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034aa:	4a65      	ldr	r2, [pc, #404]	@ (8003640 <HAL_GPIO_Init+0x324>)
 80034ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034b2:	4b63      	ldr	r3, [pc, #396]	@ (8003640 <HAL_GPIO_Init+0x324>)
 80034b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034be:	4a61      	ldr	r2, [pc, #388]	@ (8003644 <HAL_GPIO_Init+0x328>)
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	089b      	lsrs	r3, r3, #2
 80034c4:	3302      	adds	r3, #2
 80034c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	220f      	movs	r2, #15
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_GPIO_Init+0x32c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d037      	beq.n	800355a <HAL_GPIO_Init+0x23e>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a57      	ldr	r2, [pc, #348]	@ (800364c <HAL_GPIO_Init+0x330>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d031      	beq.n	8003556 <HAL_GPIO_Init+0x23a>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a56      	ldr	r2, [pc, #344]	@ (8003650 <HAL_GPIO_Init+0x334>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d02b      	beq.n	8003552 <HAL_GPIO_Init+0x236>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a55      	ldr	r2, [pc, #340]	@ (8003654 <HAL_GPIO_Init+0x338>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d025      	beq.n	800354e <HAL_GPIO_Init+0x232>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a54      	ldr	r2, [pc, #336]	@ (8003658 <HAL_GPIO_Init+0x33c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d01f      	beq.n	800354a <HAL_GPIO_Init+0x22e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a53      	ldr	r2, [pc, #332]	@ (800365c <HAL_GPIO_Init+0x340>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d019      	beq.n	8003546 <HAL_GPIO_Init+0x22a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a52      	ldr	r2, [pc, #328]	@ (8003660 <HAL_GPIO_Init+0x344>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d013      	beq.n	8003542 <HAL_GPIO_Init+0x226>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a51      	ldr	r2, [pc, #324]	@ (8003664 <HAL_GPIO_Init+0x348>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00d      	beq.n	800353e <HAL_GPIO_Init+0x222>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a50      	ldr	r2, [pc, #320]	@ (8003668 <HAL_GPIO_Init+0x34c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d007      	beq.n	800353a <HAL_GPIO_Init+0x21e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a4f      	ldr	r2, [pc, #316]	@ (800366c <HAL_GPIO_Init+0x350>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <HAL_GPIO_Init+0x21a>
 8003532:	2309      	movs	r3, #9
 8003534:	e012      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003536:	230a      	movs	r3, #10
 8003538:	e010      	b.n	800355c <HAL_GPIO_Init+0x240>
 800353a:	2308      	movs	r3, #8
 800353c:	e00e      	b.n	800355c <HAL_GPIO_Init+0x240>
 800353e:	2307      	movs	r3, #7
 8003540:	e00c      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003542:	2306      	movs	r3, #6
 8003544:	e00a      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003546:	2305      	movs	r3, #5
 8003548:	e008      	b.n	800355c <HAL_GPIO_Init+0x240>
 800354a:	2304      	movs	r3, #4
 800354c:	e006      	b.n	800355c <HAL_GPIO_Init+0x240>
 800354e:	2303      	movs	r3, #3
 8003550:	e004      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003552:	2302      	movs	r3, #2
 8003554:	e002      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003556:	2301      	movs	r3, #1
 8003558:	e000      	b.n	800355c <HAL_GPIO_Init+0x240>
 800355a:	2300      	movs	r3, #0
 800355c:	69fa      	ldr	r2, [r7, #28]
 800355e:	f002 0203 	and.w	r2, r2, #3
 8003562:	0092      	lsls	r2, r2, #2
 8003564:	4093      	lsls	r3, r2
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4313      	orrs	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800356c:	4935      	ldr	r1, [pc, #212]	@ (8003644 <HAL_GPIO_Init+0x328>)
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	089b      	lsrs	r3, r3, #2
 8003572:	3302      	adds	r3, #2
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800357a:	4b3d      	ldr	r3, [pc, #244]	@ (8003670 <HAL_GPIO_Init+0x354>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	43db      	mvns	r3, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	4313      	orrs	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800359e:	4a34      	ldr	r2, [pc, #208]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035a4:	4b32      	ldr	r3, [pc, #200]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035c8:	4a29      	ldr	r2, [pc, #164]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035ce:	4b28      	ldr	r3, [pc, #160]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003670 <HAL_GPIO_Init+0x354>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800361c:	4a14      	ldr	r2, [pc, #80]	@ (8003670 <HAL_GPIO_Init+0x354>)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3301      	adds	r3, #1
 8003626:	61fb      	str	r3, [r7, #28]
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	2b0f      	cmp	r3, #15
 800362c:	f67f ae84 	bls.w	8003338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003630:	bf00      	nop
 8003632:	bf00      	nop
 8003634:	3724      	adds	r7, #36	@ 0x24
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	40013800 	.word	0x40013800
 8003648:	40020000 	.word	0x40020000
 800364c:	40020400 	.word	0x40020400
 8003650:	40020800 	.word	0x40020800
 8003654:	40020c00 	.word	0x40020c00
 8003658:	40021000 	.word	0x40021000
 800365c:	40021400 	.word	0x40021400
 8003660:	40021800 	.word	0x40021800
 8003664:	40021c00 	.word	0x40021c00
 8003668:	40022000 	.word	0x40022000
 800366c:	40022400 	.word	0x40022400
 8003670:	40013c00 	.word	0x40013c00

08003674 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	887b      	ldrh	r3, [r7, #2]
 8003686:	4013      	ands	r3, r2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800368c:	2301      	movs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
 8003690:	e001      	b.n	8003696 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003692:	2300      	movs	r3, #0
 8003694:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003696:	7bfb      	ldrb	r3, [r7, #15]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	460b      	mov	r3, r1
 80036ae:	807b      	strh	r3, [r7, #2]
 80036b0:	4613      	mov	r3, r2
 80036b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036b4:	787b      	ldrb	r3, [r7, #1]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036c0:	e003      	b.n	80036ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036c2:	887b      	ldrh	r3, [r7, #2]
 80036c4:	041a      	lsls	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	619a      	str	r2, [r3, #24]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b085      	sub	sp, #20
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	460b      	mov	r3, r1
 80036e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036e8:	887a      	ldrh	r2, [r7, #2]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4013      	ands	r3, r2
 80036ee:	041a      	lsls	r2, r3, #16
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	43d9      	mvns	r1, r3
 80036f4:	887b      	ldrh	r3, [r7, #2]
 80036f6:	400b      	ands	r3, r1
 80036f8:	431a      	orrs	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	619a      	str	r2, [r3, #24]
}
 80036fe:	bf00      	nop
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
	...

0800370c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e12b      	b.n	8003976 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7fe fa46 	bl	8001bc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2224      	movs	r2, #36	@ 0x24
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0201 	bic.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800375e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800376e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003770:	f002 fa84 	bl	8005c7c <HAL_RCC_GetPCLK1Freq>
 8003774:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	4a81      	ldr	r2, [pc, #516]	@ (8003980 <HAL_I2C_Init+0x274>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d807      	bhi.n	8003790 <HAL_I2C_Init+0x84>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4a80      	ldr	r2, [pc, #512]	@ (8003984 <HAL_I2C_Init+0x278>)
 8003784:	4293      	cmp	r3, r2
 8003786:	bf94      	ite	ls
 8003788:	2301      	movls	r3, #1
 800378a:	2300      	movhi	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	e006      	b.n	800379e <HAL_I2C_Init+0x92>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4a7d      	ldr	r2, [pc, #500]	@ (8003988 <HAL_I2C_Init+0x27c>)
 8003794:	4293      	cmp	r3, r2
 8003796:	bf94      	ite	ls
 8003798:	2301      	movls	r3, #1
 800379a:	2300      	movhi	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e0e7      	b.n	8003976 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4a78      	ldr	r2, [pc, #480]	@ (800398c <HAL_I2C_Init+0x280>)
 80037aa:	fba2 2303 	umull	r2, r3, r2, r3
 80037ae:	0c9b      	lsrs	r3, r3, #18
 80037b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003980 <HAL_I2C_Init+0x274>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d802      	bhi.n	80037e0 <HAL_I2C_Init+0xd4>
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	3301      	adds	r3, #1
 80037de:	e009      	b.n	80037f4 <HAL_I2C_Init+0xe8>
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80037e6:	fb02 f303 	mul.w	r3, r2, r3
 80037ea:	4a69      	ldr	r2, [pc, #420]	@ (8003990 <HAL_I2C_Init+0x284>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	099b      	lsrs	r3, r3, #6
 80037f2:	3301      	adds	r3, #1
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003806:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	495c      	ldr	r1, [pc, #368]	@ (8003980 <HAL_I2C_Init+0x274>)
 8003810:	428b      	cmp	r3, r1
 8003812:	d819      	bhi.n	8003848 <HAL_I2C_Init+0x13c>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1e59      	subs	r1, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003822:	1c59      	adds	r1, r3, #1
 8003824:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003828:	400b      	ands	r3, r1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <HAL_I2C_Init+0x138>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1e59      	subs	r1, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	fbb1 f3f3 	udiv	r3, r1, r3
 800383c:	3301      	adds	r3, #1
 800383e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003842:	e051      	b.n	80038e8 <HAL_I2C_Init+0x1dc>
 8003844:	2304      	movs	r3, #4
 8003846:	e04f      	b.n	80038e8 <HAL_I2C_Init+0x1dc>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d111      	bne.n	8003874 <HAL_I2C_Init+0x168>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1e58      	subs	r0, r3, #1
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6859      	ldr	r1, [r3, #4]
 8003858:	460b      	mov	r3, r1
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	440b      	add	r3, r1
 800385e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003862:	3301      	adds	r3, #1
 8003864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003868:	2b00      	cmp	r3, #0
 800386a:	bf0c      	ite	eq
 800386c:	2301      	moveq	r3, #1
 800386e:	2300      	movne	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	e012      	b.n	800389a <HAL_I2C_Init+0x18e>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	1e58      	subs	r0, r3, #1
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	460b      	mov	r3, r1
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	0099      	lsls	r1, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	fbb0 f3f3 	udiv	r3, r0, r3
 800388a:	3301      	adds	r3, #1
 800388c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003890:	2b00      	cmp	r3, #0
 8003892:	bf0c      	ite	eq
 8003894:	2301      	moveq	r3, #1
 8003896:	2300      	movne	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <HAL_I2C_Init+0x196>
 800389e:	2301      	movs	r3, #1
 80038a0:	e022      	b.n	80038e8 <HAL_I2C_Init+0x1dc>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10e      	bne.n	80038c8 <HAL_I2C_Init+0x1bc>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	1e58      	subs	r0, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6859      	ldr	r1, [r3, #4]
 80038b2:	460b      	mov	r3, r1
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	440b      	add	r3, r1
 80038b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80038bc:	3301      	adds	r3, #1
 80038be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038c6:	e00f      	b.n	80038e8 <HAL_I2C_Init+0x1dc>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	1e58      	subs	r0, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	460b      	mov	r3, r1
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	0099      	lsls	r1, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	fbb0 f3f3 	udiv	r3, r0, r3
 80038de:	3301      	adds	r3, #1
 80038e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	6809      	ldr	r1, [r1, #0]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003916:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6911      	ldr	r1, [r2, #16]
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	68d2      	ldr	r2, [r2, #12]
 8003922:	4311      	orrs	r1, r2
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	430b      	orrs	r3, r1
 800392a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695a      	ldr	r2, [r3, #20]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0201 	orr.w	r2, r2, #1
 8003956:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	000186a0 	.word	0x000186a0
 8003984:	001e847f 	.word	0x001e847f
 8003988:	003d08ff 	.word	0x003d08ff
 800398c:	431bde83 	.word	0x431bde83
 8003990:	10624dd3 	.word	0x10624dd3

08003994 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d129      	bne.n	80039fe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2224      	movs	r2, #36	@ 0x24
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 0210 	bic.w	r2, r2, #16
 80039d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d12a      	bne.n	8003a7c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2224      	movs	r2, #36	@ 0x24
 8003a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003a46:	89fb      	ldrh	r3, [r7, #14]
 8003a48:	f023 030f 	bic.w	r3, r3, #15
 8003a4c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	89fb      	ldrh	r3, [r7, #14]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	89fa      	ldrh	r2, [r7, #14]
 8003a5e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e000      	b.n	8003a7e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003a7c:	2302      	movs	r3, #2
  }
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr

08003a8a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e08f      	b.n	8003bbc <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d106      	bne.n	8003ab6 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7fe f8f1 	bl	8001c98 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2202      	movs	r2, #2
 8003aba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	699a      	ldr	r2, [r3, #24]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003acc:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6999      	ldr	r1, [r3, #24]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003ae2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	041b      	lsls	r3, r3, #16
 8003af8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6999      	ldr	r1, [r3, #24]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	041b      	lsls	r3, r3, #16
 8003b0e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a19      	ldr	r1, [r3, #32]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b22:	041b      	lsls	r3, r3, #16
 8003b24:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	041b      	lsls	r3, r3, #16
 8003b3a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b50:	021b      	lsls	r3, r3, #8
 8003b52:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003b5a:	041b      	lsls	r3, r3, #16
 8003b5c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003b80:	431a      	orrs	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0206 	orr.w	r2, r2, #6
 8003b98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699a      	ldr	r2, [r3, #24]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f042 0201 	orr.w	r2, r2, #1
 8003ba8:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003bc4:	b5b0      	push	{r4, r5, r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_LTDC_ConfigLayer+0x1a>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e02c      	b.n	8003c38 <HAL_LTDC_ConfigLayer+0x74>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2202      	movs	r2, #2
 8003bea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2134      	movs	r1, #52	@ 0x34
 8003bf4:	fb01 f303 	mul.w	r3, r1, r3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4614      	mov	r4, r2
 8003c02:	461d      	mov	r5, r3
 8003c04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c10:	682b      	ldr	r3, [r5, #0]
 8003c12:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	68b9      	ldr	r1, [r7, #8]
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f811 	bl	8003c40 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2201      	movs	r2, #1
 8003c24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bdb0      	pop	{r4, r5, r7, pc}

08003c40 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b089      	sub	sp, #36	@ 0x24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	0c1b      	lsrs	r3, r3, #16
 8003c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c5c:	4413      	add	r3, r2
 8003c5e:	041b      	lsls	r3, r3, #16
 8003c60:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	01db      	lsls	r3, r3, #7
 8003c6c:	4413      	add	r3, r2
 8003c6e:	3384      	adds	r3, #132	@ 0x84
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	6812      	ldr	r2, [r2, #0]
 8003c76:	4611      	mov	r1, r2
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	01d2      	lsls	r2, r2, #7
 8003c7c:	440a      	add	r2, r1
 8003c7e:	3284      	adds	r2, #132	@ 0x84
 8003c80:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003c84:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	0c1b      	lsrs	r3, r3, #16
 8003c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003c96:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003c98:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	01db      	lsls	r3, r3, #7
 8003ca4:	440b      	add	r3, r1
 8003ca6:	3384      	adds	r3, #132	@ 0x84
 8003ca8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003cae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cbe:	4413      	add	r3, r2
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	461a      	mov	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	01db      	lsls	r3, r3, #7
 8003cce:	4413      	add	r3, r2
 8003cd0:	3384      	adds	r3, #132	@ 0x84
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	4611      	mov	r1, r2
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	01d2      	lsls	r2, r2, #7
 8003cde:	440a      	add	r2, r1
 8003ce0:	3284      	adds	r2, #132	@ 0x84
 8003ce2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003ce6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cf6:	4413      	add	r3, r2
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4619      	mov	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	01db      	lsls	r3, r3, #7
 8003d04:	440b      	add	r3, r1
 8003d06:	3384      	adds	r3, #132	@ 0x84
 8003d08:	4619      	mov	r1, r3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	01db      	lsls	r3, r3, #7
 8003d1a:	4413      	add	r3, r2
 8003d1c:	3384      	adds	r3, #132	@ 0x84
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	6812      	ldr	r2, [r2, #0]
 8003d24:	4611      	mov	r1, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	01d2      	lsls	r2, r2, #7
 8003d2a:	440a      	add	r2, r1
 8003d2c:	3284      	adds	r2, #132	@ 0x84
 8003d2e:	f023 0307 	bic.w	r3, r3, #7
 8003d32:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	01db      	lsls	r3, r3, #7
 8003d3e:	4413      	add	r3, r2
 8003d40:	3384      	adds	r3, #132	@ 0x84
 8003d42:	461a      	mov	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003d5a:	041b      	lsls	r3, r3, #16
 8003d5c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	061b      	lsls	r3, r3, #24
 8003d64:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	431a      	orrs	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	01db      	lsls	r3, r3, #7
 8003d80:	440b      	add	r3, r1
 8003d82:	3384      	adds	r3, #132	@ 0x84
 8003d84:	4619      	mov	r1, r3
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	01db      	lsls	r3, r3, #7
 8003d96:	4413      	add	r3, r2
 8003d98:	3384      	adds	r3, #132	@ 0x84
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	6812      	ldr	r2, [r2, #0]
 8003da0:	4611      	mov	r1, r2
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	01d2      	lsls	r2, r2, #7
 8003da6:	440a      	add	r2, r1
 8003da8:	3284      	adds	r2, #132	@ 0x84
 8003daa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003dae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	461a      	mov	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	01db      	lsls	r3, r3, #7
 8003dba:	4413      	add	r3, r2
 8003dbc:	3384      	adds	r3, #132	@ 0x84
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	01db      	lsls	r3, r3, #7
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3384      	adds	r3, #132	@ 0x84
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	6812      	ldr	r2, [r2, #0]
 8003dda:	4611      	mov	r1, r2
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	01d2      	lsls	r2, r2, #7
 8003de0:	440a      	add	r2, r1
 8003de2:	3284      	adds	r2, #132	@ 0x84
 8003de4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003de8:	f023 0307 	bic.w	r3, r3, #7
 8003dec:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	69da      	ldr	r2, [r3, #28]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	68f9      	ldr	r1, [r7, #12]
 8003df8:	6809      	ldr	r1, [r1, #0]
 8003dfa:	4608      	mov	r0, r1
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	01c9      	lsls	r1, r1, #7
 8003e00:	4401      	add	r1, r0
 8003e02:	3184      	adds	r1, #132	@ 0x84
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	01db      	lsls	r3, r3, #7
 8003e12:	4413      	add	r3, r2
 8003e14:	3384      	adds	r3, #132	@ 0x84
 8003e16:	461a      	mov	r2, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d102      	bne.n	8003e2c <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8003e26:	2304      	movs	r3, #4
 8003e28:	61fb      	str	r3, [r7, #28]
 8003e2a:	e01b      	b.n	8003e64 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d102      	bne.n	8003e3a <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8003e34:	2303      	movs	r3, #3
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	e014      	b.n	8003e64 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d00b      	beq.n	8003e5a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d007      	beq.n	8003e5a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	d003      	beq.n	8003e5a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003e56:	2b07      	cmp	r3, #7
 8003e58:	d102      	bne.n	8003e60 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	61fb      	str	r3, [r7, #28]
 8003e5e:	e001      	b.n	8003e64 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003e60:	2301      	movs	r3, #1
 8003e62:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	461a      	mov	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	01db      	lsls	r3, r3, #7
 8003e6e:	4413      	add	r3, r2
 8003e70:	3384      	adds	r3, #132	@ 0x84
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	6812      	ldr	r2, [r2, #0]
 8003e78:	4611      	mov	r1, r2
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	01d2      	lsls	r2, r2, #7
 8003e7e:	440a      	add	r2, r1
 8003e80:	3284      	adds	r2, #132	@ 0x84
 8003e82:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003e86:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	69fa      	ldr	r2, [r7, #28]
 8003e8e:	fb02 f303 	mul.w	r3, r2, r3
 8003e92:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	6859      	ldr	r1, [r3, #4]
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	1acb      	subs	r3, r1, r3
 8003e9e:	69f9      	ldr	r1, [r7, #28]
 8003ea0:	fb01 f303 	mul.w	r3, r1, r3
 8003ea4:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003ea6:	68f9      	ldr	r1, [r7, #12]
 8003ea8:	6809      	ldr	r1, [r1, #0]
 8003eaa:	4608      	mov	r0, r1
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	01c9      	lsls	r1, r1, #7
 8003eb0:	4401      	add	r1, r0
 8003eb2:	3184      	adds	r1, #132	@ 0x84
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	01db      	lsls	r3, r3, #7
 8003ec2:	4413      	add	r3, r2
 8003ec4:	3384      	adds	r3, #132	@ 0x84
 8003ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	6812      	ldr	r2, [r2, #0]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	01d2      	lsls	r2, r2, #7
 8003ed2:	440a      	add	r2, r1
 8003ed4:	3284      	adds	r2, #132	@ 0x84
 8003ed6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003eda:	f023 0307 	bic.w	r3, r3, #7
 8003ede:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	01db      	lsls	r3, r3, #7
 8003eea:	4413      	add	r3, r2
 8003eec:	3384      	adds	r3, #132	@ 0x84
 8003eee:	461a      	mov	r2, r3
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	01db      	lsls	r3, r3, #7
 8003f00:	4413      	add	r3, r2
 8003f02:	3384      	adds	r3, #132	@ 0x84
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	6812      	ldr	r2, [r2, #0]
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	01d2      	lsls	r2, r2, #7
 8003f10:	440a      	add	r2, r1
 8003f12:	3284      	adds	r2, #132	@ 0x84
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	6013      	str	r3, [r2, #0]
}
 8003f1a:	bf00      	nop
 8003f1c:	3724      	adds	r7, #36	@ 0x24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b086      	sub	sp, #24
 8003f2a:	af02      	add	r7, sp, #8
 8003f2c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e101      	b.n	800413c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d106      	bne.n	8003f58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f006 f98e 	bl	800a274 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f66:	d102      	bne.n	8003f6e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f003 f8e9 	bl	800714a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	7c1a      	ldrb	r2, [r3, #16]
 8003f80:	f88d 2000 	strb.w	r2, [sp]
 8003f84:	3304      	adds	r3, #4
 8003f86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f88:	f002 ffc8 	bl	8006f1c <USB_CoreInit>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2202      	movs	r2, #2
 8003f96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e0ce      	b.n	800413c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f003 f8e1 	bl	800716c <USB_SetCurrentMode>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0bf      	b.n	800413c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]
 8003fc0:	e04a      	b.n	8004058 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003fc2:	7bfa      	ldrb	r2, [r7, #15]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	3315      	adds	r3, #21
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003fd6:	7bfa      	ldrb	r2, [r7, #15]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	4413      	add	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	3314      	adds	r3, #20
 8003fe6:	7bfa      	ldrb	r2, [r7, #15]
 8003fe8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fea:	7bfa      	ldrb	r2, [r7, #15]
 8003fec:	7bfb      	ldrb	r3, [r7, #15]
 8003fee:	b298      	uxth	r0, r3
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	332e      	adds	r3, #46	@ 0x2e
 8003ffe:	4602      	mov	r2, r0
 8004000:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004002:	7bfa      	ldrb	r2, [r7, #15]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	3318      	adds	r3, #24
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004016:	7bfa      	ldrb	r2, [r7, #15]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	4413      	add	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	331c      	adds	r3, #28
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800402a:	7bfa      	ldrb	r2, [r7, #15]
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	440b      	add	r3, r1
 8004038:	3320      	adds	r3, #32
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800403e:	7bfa      	ldrb	r2, [r7, #15]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	3324      	adds	r3, #36	@ 0x24
 800404e:	2200      	movs	r2, #0
 8004050:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	3301      	adds	r3, #1
 8004056:	73fb      	strb	r3, [r7, #15]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	791b      	ldrb	r3, [r3, #4]
 800405c:	7bfa      	ldrb	r2, [r7, #15]
 800405e:	429a      	cmp	r2, r3
 8004060:	d3af      	bcc.n	8003fc2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004062:	2300      	movs	r3, #0
 8004064:	73fb      	strb	r3, [r7, #15]
 8004066:	e044      	b.n	80040f2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004068:	7bfa      	ldrb	r2, [r7, #15]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	4413      	add	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800407e:	7bfa      	ldrb	r2, [r7, #15]
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004090:	7bfa      	ldrb	r2, [r7, #15]
 8004092:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004094:	7bfa      	ldrb	r2, [r7, #15]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	4413      	add	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80040a6:	2200      	movs	r2, #0
 80040a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80040aa:	7bfa      	ldrb	r2, [r7, #15]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80040c0:	7bfa      	ldrb	r2, [r7, #15]
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	4413      	add	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	3301      	adds	r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	791b      	ldrb	r3, [r3, #4]
 80040f6:	7bfa      	ldrb	r2, [r7, #15]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d3b5      	bcc.n	8004068 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6818      	ldr	r0, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	7c1a      	ldrb	r2, [r3, #16]
 8004104:	f88d 2000 	strb.w	r2, [sp]
 8004108:	3304      	adds	r3, #4
 800410a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800410c:	f003 f87a 	bl	8007204 <USB_DevInit>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2202      	movs	r2, #2
 800411a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e00c      	b.n	800413c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4618      	mov	r0, r3
 8004136:	f004 f8c4 	bl	80082c2 <USB_DevDisconnect>

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_PCD_Start+0x1c>
 800415c:	2302      	movs	r3, #2
 800415e:	e022      	b.n	80041a6 <HAL_PCD_Start+0x62>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d009      	beq.n	8004188 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004178:	2b01      	cmp	r3, #1
 800417a:	d105      	bne.n	8004188 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f002 ffcb 	bl	8007128 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f004 f872 	bl	8008280 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80041ae:	b590      	push	{r4, r7, lr}
 80041b0:	b08d      	sub	sp, #52	@ 0x34
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f004 f930 	bl	800842a <USB_GetMode>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f040 848c 	bne.w	8004aea <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f004 f894 	bl	8008304 <USB_ReadInterrupts>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8482 	beq.w	8004ae8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	0a1b      	lsrs	r3, r3, #8
 80041ee:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f004 f881 	bl	8008304 <USB_ReadInterrupts>
 8004202:	4603      	mov	r3, r0
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b02      	cmp	r3, #2
 800420a:	d107      	bne.n	800421c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695a      	ldr	r2, [r3, #20]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f002 0202 	and.w	r2, r2, #2
 800421a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	f004 f86f 	bl	8008304 <USB_ReadInterrupts>
 8004226:	4603      	mov	r3, r0
 8004228:	f003 0310 	and.w	r3, r3, #16
 800422c:	2b10      	cmp	r3, #16
 800422e:	d161      	bne.n	80042f4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699a      	ldr	r2, [r3, #24]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0210 	bic.w	r2, r2, #16
 800423e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f003 020f 	and.w	r2, r3, #15
 800424c:	4613      	mov	r3, r2
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	4413      	add	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	4413      	add	r3, r2
 800425c:	3304      	adds	r3, #4
 800425e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004266:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800426a:	d124      	bne.n	80042b6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004272:	4013      	ands	r3, r2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d035      	beq.n	80042e4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	091b      	lsrs	r3, r3, #4
 8004280:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004282:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004286:	b29b      	uxth	r3, r3
 8004288:	461a      	mov	r2, r3
 800428a:	6a38      	ldr	r0, [r7, #32]
 800428c:	f003 fea6 	bl	8007fdc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	091b      	lsrs	r3, r3, #4
 8004298:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800429c:	441a      	add	r2, r3
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	091b      	lsrs	r3, r3, #4
 80042aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042ae:	441a      	add	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	615a      	str	r2, [r3, #20]
 80042b4:	e016      	b.n	80042e4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80042bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80042c0:	d110      	bne.n	80042e4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042c8:	2208      	movs	r2, #8
 80042ca:	4619      	mov	r1, r3
 80042cc:	6a38      	ldr	r0, [r7, #32]
 80042ce:	f003 fe85 	bl	8007fdc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	695a      	ldr	r2, [r3, #20]
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	091b      	lsrs	r3, r3, #4
 80042da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042de:	441a      	add	r2, r3
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699a      	ldr	r2, [r3, #24]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f042 0210 	orr.w	r2, r2, #16
 80042f2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f004 f803 	bl	8008304 <USB_ReadInterrupts>
 80042fe:	4603      	mov	r3, r0
 8004300:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004304:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004308:	f040 80a7 	bne.w	800445a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4618      	mov	r0, r3
 8004316:	f004 f808 	bl	800832a <USB_ReadDevAllOutEpInterrupt>
 800431a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800431c:	e099      	b.n	8004452 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800431e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 808e 	beq.w	8004446 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	4611      	mov	r1, r2
 8004334:	4618      	mov	r0, r3
 8004336:	f004 f82c 	bl	8008392 <USB_ReadDevOutEPInterrupt>
 800433a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00c      	beq.n	8004360 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	015a      	lsls	r2, r3, #5
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	4413      	add	r3, r2
 800434e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004352:	461a      	mov	r2, r3
 8004354:	2301      	movs	r3, #1
 8004356:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004358:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fe8c 	bl	8005078 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00c      	beq.n	8004384 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	4413      	add	r3, r2
 8004372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004376:	461a      	mov	r2, r3
 8004378:	2308      	movs	r3, #8
 800437a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800437c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 ff62 	bl	8005248 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f003 0310 	and.w	r3, r3, #16
 800438a:	2b00      	cmp	r3, #0
 800438c:	d008      	beq.n	80043a0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	015a      	lsls	r2, r3, #5
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	4413      	add	r3, r2
 8004396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800439a:	461a      	mov	r2, r3
 800439c:	2310      	movs	r3, #16
 800439e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d030      	beq.n	800440c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b2:	2b80      	cmp	r3, #128	@ 0x80
 80043b4:	d109      	bne.n	80043ca <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	69fa      	ldr	r2, [r7, #28]
 80043c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043c8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80043ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	4413      	add	r3, r2
 80043dc:	3304      	adds	r3, #4
 80043de:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	78db      	ldrb	r3, [r3, #3]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d108      	bne.n	80043fa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	2200      	movs	r2, #0
 80043ec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	4619      	mov	r1, r3
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f006 f84d 	bl	800a494 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004406:	461a      	mov	r2, r3
 8004408:	2302      	movs	r3, #2
 800440a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	015a      	lsls	r2, r3, #5
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	4413      	add	r3, r2
 800441e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004422:	461a      	mov	r2, r3
 8004424:	2320      	movs	r3, #32
 8004426:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d009      	beq.n	8004446 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443e:	461a      	mov	r2, r3
 8004440:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004444:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	3301      	adds	r3, #1
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800444c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800444e:	085b      	lsrs	r3, r3, #1
 8004450:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004454:	2b00      	cmp	r3, #0
 8004456:	f47f af62 	bne.w	800431e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f003 ff50 	bl	8008304 <USB_ReadInterrupts>
 8004464:	4603      	mov	r3, r0
 8004466:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800446a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800446e:	f040 80db 	bne.w	8004628 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f003 ff71 	bl	800835e <USB_ReadDevAllInEpInterrupt>
 800447c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800447e:	2300      	movs	r3, #0
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004482:	e0cd      	b.n	8004620 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	f000 80c2 	beq.w	8004614 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	4611      	mov	r1, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f003 ff97 	bl	80083ce <USB_ReadDevInEPInterrupt>
 80044a0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d057      	beq.n	800455c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	f003 030f 	and.w	r3, r3, #15
 80044b2:	2201      	movs	r2, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	69f9      	ldr	r1, [r7, #28]
 80044c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044cc:	4013      	ands	r3, r2
 80044ce:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	015a      	lsls	r2, r3, #5
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	4413      	add	r3, r2
 80044d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044dc:	461a      	mov	r2, r3
 80044de:	2301      	movs	r3, #1
 80044e0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	799b      	ldrb	r3, [r3, #6]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d132      	bne.n	8004550 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ee:	4613      	mov	r3, r2
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	440b      	add	r3, r1
 80044f8:	3320      	adds	r3, #32
 80044fa:	6819      	ldr	r1, [r3, #0]
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004500:	4613      	mov	r3, r2
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4403      	add	r3, r0
 800450a:	331c      	adds	r3, #28
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4419      	add	r1, r3
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004514:	4613      	mov	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	4413      	add	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4403      	add	r3, r0
 800451e:	3320      	adds	r3, #32
 8004520:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	2b00      	cmp	r3, #0
 8004526:	d113      	bne.n	8004550 <HAL_PCD_IRQHandler+0x3a2>
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	3324      	adds	r3, #36	@ 0x24
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d108      	bne.n	8004550 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6818      	ldr	r0, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004548:	461a      	mov	r2, r3
 800454a:	2101      	movs	r1, #1
 800454c:	f003 ff9e 	bl	800848c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004552:	b2db      	uxtb	r3, r3
 8004554:	4619      	mov	r1, r3
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f005 ff17 	bl	800a38a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d008      	beq.n	8004578 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	015a      	lsls	r2, r3, #5
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	4413      	add	r3, r2
 800456e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004572:	461a      	mov	r2, r3
 8004574:	2308      	movs	r3, #8
 8004576:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b00      	cmp	r3, #0
 8004580:	d008      	beq.n	8004594 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800458e:	461a      	mov	r2, r3
 8004590:	2310      	movs	r3, #16
 8004592:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459a:	2b00      	cmp	r3, #0
 800459c:	d008      	beq.n	80045b0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045aa:	461a      	mov	r2, r3
 80045ac:	2340      	movs	r3, #64	@ 0x40
 80045ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d023      	beq.n	8004602 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80045ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045bc:	6a38      	ldr	r0, [r7, #32]
 80045be:	f002 ff85 	bl	80074cc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	4613      	mov	r3, r2
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	4413      	add	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	3310      	adds	r3, #16
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	4413      	add	r3, r2
 80045d2:	3304      	adds	r3, #4
 80045d4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	78db      	ldrb	r3, [r3, #3]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d108      	bne.n	80045f0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80045e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	4619      	mov	r1, r3
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f005 ff64 	bl	800a4b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	4413      	add	r3, r2
 80045f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045fc:	461a      	mov	r2, r3
 80045fe:	2302      	movs	r3, #2
 8004600:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800460c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 fca5 	bl	8004f5e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	3301      	adds	r3, #1
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	085b      	lsrs	r3, r3, #1
 800461e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	2b00      	cmp	r3, #0
 8004624:	f47f af2e 	bne.w	8004484 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f003 fe69 	bl	8008304 <USB_ReadInterrupts>
 8004632:	4603      	mov	r3, r0
 8004634:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004638:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800463c:	d122      	bne.n	8004684 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800464c:	f023 0301 	bic.w	r3, r3, #1
 8004650:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004658:	2b01      	cmp	r3, #1
 800465a:	d108      	bne.n	800466e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004664:	2100      	movs	r1, #0
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fe8c 	bl	8005384 <HAL_PCDEx_LPM_Callback>
 800466c:	e002      	b.n	8004674 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f005 ff02 	bl	800a478 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695a      	ldr	r2, [r3, #20]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004682:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f003 fe3b 	bl	8008304 <USB_ReadInterrupts>
 800468e:	4603      	mov	r3, r0
 8004690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004698:	d112      	bne.n	80046c0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 0301 	and.w	r3, r3, #1
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d102      	bne.n	80046b0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f005 febe 	bl	800a42c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80046be:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f003 fe1d 	bl	8008304 <USB_ReadInterrupts>
 80046ca:	4603      	mov	r3, r0
 80046cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d4:	f040 80b7 	bne.w	8004846 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046e6:	f023 0301 	bic.w	r3, r3, #1
 80046ea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2110      	movs	r1, #16
 80046f2:	4618      	mov	r0, r3
 80046f4:	f002 feea 	bl	80074cc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046f8:	2300      	movs	r3, #0
 80046fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046fc:	e046      	b.n	800478c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	015a      	lsls	r2, r3, #5
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	4413      	add	r3, r2
 8004706:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800470a:	461a      	mov	r2, r3
 800470c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004710:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004714:	015a      	lsls	r2, r3, #5
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	4413      	add	r3, r2
 800471a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004722:	0151      	lsls	r1, r2, #5
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	440a      	add	r2, r1
 8004728:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800472c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004730:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004734:	015a      	lsls	r2, r3, #5
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	4413      	add	r3, r2
 800473a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800473e:	461a      	mov	r2, r3
 8004740:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004744:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004748:	015a      	lsls	r2, r3, #5
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	4413      	add	r3, r2
 800474e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004756:	0151      	lsls	r1, r2, #5
 8004758:	69fa      	ldr	r2, [r7, #28]
 800475a:	440a      	add	r2, r1
 800475c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004760:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004764:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004776:	0151      	lsls	r1, r2, #5
 8004778:	69fa      	ldr	r2, [r7, #28]
 800477a:	440a      	add	r2, r1
 800477c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004780:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004784:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004788:	3301      	adds	r3, #1
 800478a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	791b      	ldrb	r3, [r3, #4]
 8004790:	461a      	mov	r2, r3
 8004792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004794:	4293      	cmp	r3, r2
 8004796:	d3b2      	bcc.n	80046fe <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	69fa      	ldr	r2, [r7, #28]
 80047a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047a6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80047aa:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	7bdb      	ldrb	r3, [r3, #15]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d016      	beq.n	80047e2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047c4:	f043 030b 	orr.w	r3, r3, #11
 80047c8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d4:	69fa      	ldr	r2, [r7, #28]
 80047d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047da:	f043 030b 	orr.w	r3, r3, #11
 80047de:	6453      	str	r3, [r2, #68]	@ 0x44
 80047e0:	e015      	b.n	800480e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	69fa      	ldr	r2, [r7, #28]
 80047ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047f4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80047f8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	69fa      	ldr	r2, [r7, #28]
 8004804:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004808:	f043 030b 	orr.w	r3, r3, #11
 800480c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69fa      	ldr	r2, [r7, #28]
 8004818:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800481c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004820:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004830:	461a      	mov	r2, r3
 8004832:	f003 fe2b 	bl	800848c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695a      	ldr	r2, [r3, #20]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004844:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f003 fd5a 	bl	8008304 <USB_ReadInterrupts>
 8004850:	4603      	mov	r3, r0
 8004852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800485a:	d123      	bne.n	80048a4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4618      	mov	r0, r3
 8004862:	f003 fdf0 	bl	8008446 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f002 fea7 	bl	80075be <USB_GetDevSpeed>
 8004870:	4603      	mov	r3, r0
 8004872:	461a      	mov	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681c      	ldr	r4, [r3, #0]
 800487c:	f001 f9f2 	bl	8005c64 <HAL_RCC_GetHCLKFreq>
 8004880:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004886:	461a      	mov	r2, r3
 8004888:	4620      	mov	r0, r4
 800488a:	f002 fbab 	bl	8006fe4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f005 fda3 	bl	800a3da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	695a      	ldr	r2, [r3, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80048a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f003 fd2b 	bl	8008304 <USB_ReadInterrupts>
 80048ae:	4603      	mov	r3, r0
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d10a      	bne.n	80048ce <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f005 fd80 	bl	800a3be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695a      	ldr	r2, [r3, #20]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f002 0208 	and.w	r2, r2, #8
 80048cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f003 fd16 	bl	8008304 <USB_ReadInterrupts>
 80048d8:	4603      	mov	r3, r0
 80048da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048de:	2b80      	cmp	r3, #128	@ 0x80
 80048e0:	d123      	bne.n	800492a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048ee:	2301      	movs	r3, #1
 80048f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f2:	e014      	b.n	800491e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f8:	4613      	mov	r3, r2
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	4413      	add	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	440b      	add	r3, r1
 8004902:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d105      	bne.n	8004918 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	b2db      	uxtb	r3, r3
 8004910:	4619      	mov	r1, r3
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 faf2 	bl	8004efc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	3301      	adds	r3, #1
 800491c:	627b      	str	r3, [r7, #36]	@ 0x24
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	791b      	ldrb	r3, [r3, #4]
 8004922:	461a      	mov	r2, r3
 8004924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004926:	4293      	cmp	r3, r2
 8004928:	d3e4      	bcc.n	80048f4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f003 fce8 	bl	8008304 <USB_ReadInterrupts>
 8004934:	4603      	mov	r3, r0
 8004936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800493a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800493e:	d13c      	bne.n	80049ba <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004940:	2301      	movs	r3, #1
 8004942:	627b      	str	r3, [r7, #36]	@ 0x24
 8004944:	e02b      	b.n	800499e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004948:	015a      	lsls	r2, r3, #5
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	4413      	add	r3, r2
 800494e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800495a:	4613      	mov	r3, r2
 800495c:	00db      	lsls	r3, r3, #3
 800495e:	4413      	add	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	3318      	adds	r3, #24
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d115      	bne.n	8004998 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800496c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800496e:	2b00      	cmp	r3, #0
 8004970:	da12      	bge.n	8004998 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004976:	4613      	mov	r3, r2
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	4413      	add	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	440b      	add	r3, r1
 8004980:	3317      	adds	r3, #23
 8004982:	2201      	movs	r2, #1
 8004984:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004988:	b2db      	uxtb	r3, r3
 800498a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800498e:	b2db      	uxtb	r3, r3
 8004990:	4619      	mov	r1, r3
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fab2 	bl	8004efc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499a:	3301      	adds	r3, #1
 800499c:	627b      	str	r3, [r7, #36]	@ 0x24
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	791b      	ldrb	r3, [r3, #4]
 80049a2:	461a      	mov	r2, r3
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d3cd      	bcc.n	8004946 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695a      	ldr	r2, [r3, #20]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80049b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f003 fca0 	bl	8008304 <USB_ReadInterrupts>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ce:	d156      	bne.n	8004a7e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049d0:	2301      	movs	r3, #1
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049d4:	e045      	b.n	8004a62 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80049d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ea:	4613      	mov	r3, r2
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	4413      	add	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d12e      	bne.n	8004a5c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80049fe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	da2b      	bge.n	8004a5c <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	0c1a      	lsrs	r2, r3, #16
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004a0e:	4053      	eors	r3, r2
 8004a10:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d121      	bne.n	8004a5c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004a18:	6879      	ldr	r1, [r7, #4]
 8004a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	4413      	add	r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10a      	bne.n	8004a5c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	69fa      	ldr	r2, [r7, #28]
 8004a50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a58:	6053      	str	r3, [r2, #4]
            break;
 8004a5a:	e008      	b.n	8004a6e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	3301      	adds	r3, #1
 8004a60:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	791b      	ldrb	r3, [r3, #4]
 8004a66:	461a      	mov	r2, r3
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d3b3      	bcc.n	80049d6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004a7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f003 fc3e 	bl	8008304 <USB_ReadInterrupts>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a92:	d10a      	bne.n	8004aaa <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f005 fd21 	bl	800a4dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695a      	ldr	r2, [r3, #20]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004aa8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f003 fc28 	bl	8008304 <USB_ReadInterrupts>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d115      	bne.n	8004aea <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d002      	beq.n	8004ad6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f005 fd11 	bl	800a4f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	6859      	ldr	r1, [r3, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	605a      	str	r2, [r3, #4]
 8004ae6:	e000      	b.n	8004aea <HAL_PCD_IRQHandler+0x93c>
      return;
 8004ae8:	bf00      	nop
    }
  }
}
 8004aea:	3734      	adds	r7, #52	@ 0x34
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd90      	pop	{r4, r7, pc}

08004af0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_PCD_SetAddress+0x1a>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e012      	b.n	8004b30 <HAL_PCD_SetAddress+0x40>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	78fa      	ldrb	r2, [r7, #3]
 8004b16:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f003 fb87 	bl	8008234 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	4608      	mov	r0, r1
 8004b42:	4611      	mov	r1, r2
 8004b44:	461a      	mov	r2, r3
 8004b46:	4603      	mov	r3, r0
 8004b48:	70fb      	strb	r3, [r7, #3]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	803b      	strh	r3, [r7, #0]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da0f      	bge.n	8004b7e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b5e:	78fb      	ldrb	r3, [r7, #3]
 8004b60:	f003 020f 	and.w	r2, r3, #15
 8004b64:	4613      	mov	r3, r2
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	4413      	add	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	3310      	adds	r3, #16
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	4413      	add	r3, r2
 8004b72:	3304      	adds	r3, #4
 8004b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	705a      	strb	r2, [r3, #1]
 8004b7c:	e00f      	b.n	8004b9e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	f003 020f 	and.w	r2, r3, #15
 8004b84:	4613      	mov	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4413      	add	r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	3304      	adds	r3, #4
 8004b96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b9e:	78fb      	ldrb	r3, [r7, #3]
 8004ba0:	f003 030f 	and.w	r3, r3, #15
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004baa:	883b      	ldrh	r3, [r7, #0]
 8004bac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	78ba      	ldrb	r2, [r7, #2]
 8004bb8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	785b      	ldrb	r3, [r3, #1]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d004      	beq.n	8004bcc <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004bcc:	78bb      	ldrb	r3, [r7, #2]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d102      	bne.n	8004bd8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d101      	bne.n	8004be6 <HAL_PCD_EP_Open+0xae>
 8004be2:	2302      	movs	r3, #2
 8004be4:	e00e      	b.n	8004c04 <HAL_PCD_EP_Open+0xcc>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68f9      	ldr	r1, [r7, #12]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f002 fd07 	bl	8007608 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004c02:	7afb      	ldrb	r3, [r7, #11]
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	460b      	mov	r3, r1
 8004c16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	da0f      	bge.n	8004c40 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c20:	78fb      	ldrb	r3, [r7, #3]
 8004c22:	f003 020f 	and.w	r2, r3, #15
 8004c26:	4613      	mov	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	3310      	adds	r3, #16
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	4413      	add	r3, r2
 8004c34:	3304      	adds	r3, #4
 8004c36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	705a      	strb	r2, [r3, #1]
 8004c3e:	e00f      	b.n	8004c60 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	f003 020f 	and.w	r2, r3, #15
 8004c46:	4613      	mov	r3, r2
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	4413      	add	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	4413      	add	r3, r2
 8004c56:	3304      	adds	r3, #4
 8004c58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c60:	78fb      	ldrb	r3, [r7, #3]
 8004c62:	f003 030f 	and.w	r3, r3, #15
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d101      	bne.n	8004c7a <HAL_PCD_EP_Close+0x6e>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e00e      	b.n	8004c98 <HAL_PCD_EP_Close+0x8c>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68f9      	ldr	r1, [r7, #12]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f002 fd45 	bl	8007718 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	607a      	str	r2, [r7, #4]
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	460b      	mov	r3, r1
 8004cae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cb0:	7afb      	ldrb	r3, [r7, #11]
 8004cb2:	f003 020f 	and.w	r2, r3, #15
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ce2:	7afb      	ldrb	r3, [r7, #11]
 8004ce4:	f003 030f 	and.w	r3, r3, #15
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	799b      	ldrb	r3, [r3, #6]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d102      	bne.n	8004cfc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6818      	ldr	r0, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	799b      	ldrb	r3, [r3, #6]
 8004d04:	461a      	mov	r2, r3
 8004d06:	6979      	ldr	r1, [r7, #20]
 8004d08:	f002 fde2 	bl	80078d0 <USB_EPStartXfer>

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3718      	adds	r7, #24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b086      	sub	sp, #24
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	60f8      	str	r0, [r7, #12]
 8004d1e:	607a      	str	r2, [r7, #4]
 8004d20:	603b      	str	r3, [r7, #0]
 8004d22:	460b      	mov	r3, r1
 8004d24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d26:	7afb      	ldrb	r3, [r7, #11]
 8004d28:	f003 020f 	and.w	r2, r3, #15
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	00db      	lsls	r3, r3, #3
 8004d30:	4413      	add	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	3310      	adds	r3, #16
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	4413      	add	r3, r2
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2201      	movs	r2, #1
 8004d54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d56:	7afb      	ldrb	r3, [r7, #11]
 8004d58:	f003 030f 	and.w	r3, r3, #15
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	799b      	ldrb	r3, [r3, #6]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d102      	bne.n	8004d70 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6818      	ldr	r0, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	799b      	ldrb	r3, [r3, #6]
 8004d78:	461a      	mov	r2, r3
 8004d7a:	6979      	ldr	r1, [r7, #20]
 8004d7c:	f002 fda8 	bl	80078d0 <USB_EPStartXfer>

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	460b      	mov	r3, r1
 8004d94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d96:	78fb      	ldrb	r3, [r7, #3]
 8004d98:	f003 030f 	and.w	r3, r3, #15
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	7912      	ldrb	r2, [r2, #4]
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d901      	bls.n	8004da8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e04f      	b.n	8004e48 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004da8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	da0f      	bge.n	8004dd0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	f003 020f 	and.w	r2, r3, #15
 8004db6:	4613      	mov	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	3310      	adds	r3, #16
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	705a      	strb	r2, [r3, #1]
 8004dce:	e00d      	b.n	8004dec <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004dd0:	78fa      	ldrb	r2, [r7, #3]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	00db      	lsls	r3, r3, #3
 8004dd6:	4413      	add	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	4413      	add	r3, r2
 8004de2:	3304      	adds	r3, #4
 8004de4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2201      	movs	r2, #1
 8004df0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004df2:	78fb      	ldrb	r3, [r7, #3]
 8004df4:	f003 030f 	and.w	r3, r3, #15
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_PCD_EP_SetStall+0x82>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e01d      	b.n	8004e48 <HAL_PCD_EP_SetStall+0xbe>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68f9      	ldr	r1, [r7, #12]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f003 f936 	bl	800808c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e20:	78fb      	ldrb	r3, [r7, #3]
 8004e22:	f003 030f 	and.w	r3, r3, #15
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d109      	bne.n	8004e3e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6818      	ldr	r0, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	7999      	ldrb	r1, [r3, #6]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e38:	461a      	mov	r2, r3
 8004e3a:	f003 fb27 	bl	800848c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	f003 030f 	and.w	r3, r3, #15
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	7912      	ldrb	r2, [r2, #4]
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d901      	bls.n	8004e6e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e042      	b.n	8004ef4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	da0f      	bge.n	8004e96 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e76:	78fb      	ldrb	r3, [r7, #3]
 8004e78:	f003 020f 	and.w	r2, r3, #15
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	3310      	adds	r3, #16
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	4413      	add	r3, r2
 8004e8a:	3304      	adds	r3, #4
 8004e8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	705a      	strb	r2, [r3, #1]
 8004e94:	e00f      	b.n	8004eb6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	f003 020f 	and.w	r2, r3, #15
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	4413      	add	r3, r2
 8004eac:	3304      	adds	r3, #4
 8004eae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ebc:	78fb      	ldrb	r3, [r7, #3]
 8004ebe:	f003 030f 	and.w	r3, r3, #15
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d101      	bne.n	8004ed6 <HAL_PCD_EP_ClrStall+0x86>
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	e00e      	b.n	8004ef4 <HAL_PCD_EP_ClrStall+0xa4>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68f9      	ldr	r1, [r7, #12]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f003 f93f 	bl	8008168 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004f08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	da0c      	bge.n	8004f2a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	f003 020f 	and.w	r2, r3, #15
 8004f16:	4613      	mov	r3, r2
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4413      	add	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	3310      	adds	r3, #16
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	4413      	add	r3, r2
 8004f24:	3304      	adds	r3, #4
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	e00c      	b.n	8004f44 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	f003 020f 	and.w	r2, r3, #15
 8004f30:	4613      	mov	r3, r2
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	4413      	add	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	4413      	add	r3, r2
 8004f40:	3304      	adds	r3, #4
 8004f42:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68f9      	ldr	r1, [r7, #12]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f002 ff5e 	bl	8007e0c <USB_EPStopXfer>
 8004f50:	4603      	mov	r3, r0
 8004f52:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004f54:	7afb      	ldrb	r3, [r7, #11]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b08a      	sub	sp, #40	@ 0x28
 8004f62:	af02      	add	r7, sp, #8
 8004f64:	6078      	str	r0, [r7, #4]
 8004f66:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	4613      	mov	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	3310      	adds	r3, #16
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	4413      	add	r3, r2
 8004f82:	3304      	adds	r3, #4
 8004f84:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d901      	bls.n	8004f96 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e06b      	b.n	800506e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	69fa      	ldr	r2, [r7, #28]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d902      	bls.n	8004fb2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	3303      	adds	r3, #3
 8004fb6:	089b      	lsrs	r3, r3, #2
 8004fb8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fba:	e02a      	b.n	8005012 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d902      	bls.n	8004fd8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	3303      	adds	r3, #3
 8004fdc:	089b      	lsrs	r3, r3, #2
 8004fde:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	68d9      	ldr	r1, [r3, #12]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	6978      	ldr	r0, [r7, #20]
 8004ff6:	f002 ffb3 	bl	8007f60 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	441a      	add	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	695a      	ldr	r2, [r3, #20]
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	441a      	add	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	429a      	cmp	r2, r3
 8005026:	d809      	bhi.n	800503c <PCD_WriteEmptyTxFifo+0xde>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	695a      	ldr	r2, [r3, #20]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005030:	429a      	cmp	r2, r3
 8005032:	d203      	bcs.n	800503c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1bf      	bne.n	8004fbc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	695b      	ldr	r3, [r3, #20]
 8005044:	429a      	cmp	r2, r3
 8005046:	d811      	bhi.n	800506c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f003 030f 	and.w	r3, r3, #15
 800504e:	2201      	movs	r2, #1
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800505c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	43db      	mvns	r3, r3
 8005062:	6939      	ldr	r1, [r7, #16]
 8005064:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005068:	4013      	ands	r3, r2
 800506a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b088      	sub	sp, #32
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	333c      	adds	r3, #60	@ 0x3c
 8005090:	3304      	adds	r3, #4
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	015a      	lsls	r2, r3, #5
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	799b      	ldrb	r3, [r3, #6]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d17b      	bne.n	80051a6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f003 0308 	and.w	r3, r3, #8
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d015      	beq.n	80050e4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	4a61      	ldr	r2, [pc, #388]	@ (8005240 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	f240 80b9 	bls.w	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 80b3 	beq.w	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	015a      	lsls	r2, r3, #5
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	4413      	add	r3, r2
 80050d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050da:	461a      	mov	r2, r3
 80050dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050e0:	6093      	str	r3, [r2, #8]
 80050e2:	e0a7      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f003 0320 	and.w	r3, r3, #32
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d009      	beq.n	8005102 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	015a      	lsls	r2, r3, #5
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	4413      	add	r3, r2
 80050f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050fa:	461a      	mov	r2, r3
 80050fc:	2320      	movs	r3, #32
 80050fe:	6093      	str	r3, [r2, #8]
 8005100:	e098      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005108:	2b00      	cmp	r3, #0
 800510a:	f040 8093 	bne.w	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	4a4b      	ldr	r2, [pc, #300]	@ (8005240 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d90f      	bls.n	8005136 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	4413      	add	r3, r2
 8005128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800512c:	461a      	mov	r2, r3
 800512e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005132:	6093      	str	r3, [r2, #8]
 8005134:	e07e      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	4613      	mov	r3, r2
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	4413      	add	r3, r2
 8005148:	3304      	adds	r3, #4
 800514a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a1a      	ldr	r2, [r3, #32]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	0159      	lsls	r1, r3, #5
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	440b      	add	r3, r1
 8005158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005162:	1ad2      	subs	r2, r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d114      	bne.n	8005198 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d109      	bne.n	800518a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005180:	461a      	mov	r2, r3
 8005182:	2101      	movs	r1, #1
 8005184:	f003 f982 	bl	800848c <USB_EP0_OutStart>
 8005188:	e006      	b.n	8005198 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	441a      	add	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	b2db      	uxtb	r3, r3
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f005 f8d8 	bl	800a354 <HAL_PCD_DataOutStageCallback>
 80051a4:	e046      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	4a26      	ldr	r2, [pc, #152]	@ (8005244 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d124      	bne.n	80051f8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00a      	beq.n	80051ce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	015a      	lsls	r2, r3, #5
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	4413      	add	r3, r2
 80051c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c4:	461a      	mov	r2, r3
 80051c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ca:	6093      	str	r3, [r2, #8]
 80051cc:	e032      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	015a      	lsls	r2, r3, #5
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	4413      	add	r3, r2
 80051e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051e4:	461a      	mov	r2, r3
 80051e6:	2320      	movs	r3, #32
 80051e8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	4619      	mov	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f005 f8af 	bl	800a354 <HAL_PCD_DataOutStageCallback>
 80051f6:	e01d      	b.n	8005234 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d114      	bne.n	8005228 <PCD_EP_OutXfrComplete_int+0x1b0>
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	4613      	mov	r3, r2
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	440b      	add	r3, r1
 800520c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d108      	bne.n	8005228 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005220:	461a      	mov	r2, r3
 8005222:	2100      	movs	r1, #0
 8005224:	f003 f932 	bl	800848c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	b2db      	uxtb	r3, r3
 800522c:	4619      	mov	r1, r3
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f005 f890 	bl	800a354 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3720      	adds	r7, #32
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	4f54300a 	.word	0x4f54300a
 8005244:	4f54310a 	.word	0x4f54310a

08005248 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	333c      	adds	r3, #60	@ 0x3c
 8005260:	3304      	adds	r3, #4
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	4413      	add	r3, r2
 800526e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4a15      	ldr	r2, [pc, #84]	@ (80052d0 <PCD_EP_OutSetupPacket_int+0x88>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d90e      	bls.n	800529c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005284:	2b00      	cmp	r3, #0
 8005286:	d009      	beq.n	800529c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4413      	add	r3, r2
 8005290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005294:	461a      	mov	r2, r3
 8005296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800529a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f005 f847 	bl	800a330 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	4a0a      	ldr	r2, [pc, #40]	@ (80052d0 <PCD_EP_OutSetupPacket_int+0x88>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d90c      	bls.n	80052c4 <PCD_EP_OutSetupPacket_int+0x7c>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	799b      	ldrb	r3, [r3, #6]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d108      	bne.n	80052c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6818      	ldr	r0, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052bc:	461a      	mov	r2, r3
 80052be:	2101      	movs	r1, #1
 80052c0:	f003 f8e4 	bl	800848c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3718      	adds	r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	4f54300a 	.word	0x4f54300a

080052d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
 80052e0:	4613      	mov	r3, r2
 80052e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80052ec:	78fb      	ldrb	r3, [r7, #3]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d107      	bne.n	8005302 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80052f2:	883b      	ldrh	r3, [r7, #0]
 80052f4:	0419      	lsls	r1, r3, #16
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8005300:	e028      	b.n	8005354 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005308:	0c1b      	lsrs	r3, r3, #16
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	4413      	add	r3, r2
 800530e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005310:	2300      	movs	r3, #0
 8005312:	73fb      	strb	r3, [r7, #15]
 8005314:	e00d      	b.n	8005332 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	3340      	adds	r3, #64	@ 0x40
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	4413      	add	r3, r2
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	0c1b      	lsrs	r3, r3, #16
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	4413      	add	r3, r2
 800532a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	3301      	adds	r3, #1
 8005330:	73fb      	strb	r3, [r7, #15]
 8005332:	7bfa      	ldrb	r2, [r7, #15]
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	3b01      	subs	r3, #1
 8005338:	429a      	cmp	r2, r3
 800533a:	d3ec      	bcc.n	8005316 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800533c:	883b      	ldrh	r3, [r7, #0]
 800533e:	0418      	lsls	r0, r3, #16
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6819      	ldr	r1, [r3, #0]
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	3b01      	subs	r3, #1
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	4302      	orrs	r2, r0
 800534c:	3340      	adds	r3, #64	@ 0x40
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	440b      	add	r3, r1
 8005352:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
 800536a:	460b      	mov	r3, r1
 800536c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	887a      	ldrh	r2, [r7, #2]
 8005374:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	460b      	mov	r3, r1
 800538e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e267      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d075      	beq.n	80054a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80053ba:	4b88      	ldr	r3, [pc, #544]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 030c 	and.w	r3, r3, #12
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	d00c      	beq.n	80053e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053c6:	4b85      	ldr	r3, [pc, #532]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80053ce:	2b08      	cmp	r3, #8
 80053d0:	d112      	bne.n	80053f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053d2:	4b82      	ldr	r3, [pc, #520]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053de:	d10b      	bne.n	80053f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053e0:	4b7e      	ldr	r3, [pc, #504]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d05b      	beq.n	80054a4 <HAL_RCC_OscConfig+0x108>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d157      	bne.n	80054a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e242      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005400:	d106      	bne.n	8005410 <HAL_RCC_OscConfig+0x74>
 8005402:	4b76      	ldr	r3, [pc, #472]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a75      	ldr	r2, [pc, #468]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	e01d      	b.n	800544c <HAL_RCC_OscConfig+0xb0>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005418:	d10c      	bne.n	8005434 <HAL_RCC_OscConfig+0x98>
 800541a:	4b70      	ldr	r3, [pc, #448]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a6f      	ldr	r2, [pc, #444]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005420:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	4b6d      	ldr	r3, [pc, #436]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a6c      	ldr	r2, [pc, #432]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 800542c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005430:	6013      	str	r3, [r2, #0]
 8005432:	e00b      	b.n	800544c <HAL_RCC_OscConfig+0xb0>
 8005434:	4b69      	ldr	r3, [pc, #420]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a68      	ldr	r2, [pc, #416]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 800543a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	4b66      	ldr	r3, [pc, #408]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a65      	ldr	r2, [pc, #404]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800544a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d013      	beq.n	800547c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005454:	f7fd f804 	bl	8002460 <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800545a:	e008      	b.n	800546e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800545c:	f7fd f800 	bl	8002460 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b64      	cmp	r3, #100	@ 0x64
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e207      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546e:	4b5b      	ldr	r3, [pc, #364]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0f0      	beq.n	800545c <HAL_RCC_OscConfig+0xc0>
 800547a:	e014      	b.n	80054a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547c:	f7fc fff0 	bl	8002460 <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005484:	f7fc ffec 	bl	8002460 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b64      	cmp	r3, #100	@ 0x64
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e1f3      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005496:	4b51      	ldr	r3, [pc, #324]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1f0      	bne.n	8005484 <HAL_RCC_OscConfig+0xe8>
 80054a2:	e000      	b.n	80054a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d063      	beq.n	800557a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80054b2:	4b4a      	ldr	r3, [pc, #296]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f003 030c 	and.w	r3, r3, #12
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00b      	beq.n	80054d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054be:	4b47      	ldr	r3, [pc, #284]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d11c      	bne.n	8005504 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ca:	4b44      	ldr	r3, [pc, #272]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d116      	bne.n	8005504 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d6:	4b41      	ldr	r3, [pc, #260]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d005      	beq.n	80054ee <HAL_RCC_OscConfig+0x152>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d001      	beq.n	80054ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e1c7      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ee:	4b3b      	ldr	r3, [pc, #236]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4937      	ldr	r1, [pc, #220]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005502:	e03a      	b.n	800557a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d020      	beq.n	800554e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800550c:	4b34      	ldr	r3, [pc, #208]	@ (80055e0 <HAL_RCC_OscConfig+0x244>)
 800550e:	2201      	movs	r2, #1
 8005510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005512:	f7fc ffa5 	bl	8002460 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005518:	e008      	b.n	800552c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800551a:	f7fc ffa1 	bl	8002460 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e1a8      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800552c:	4b2b      	ldr	r3, [pc, #172]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0f0      	beq.n	800551a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005538:	4b28      	ldr	r3, [pc, #160]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4925      	ldr	r1, [pc, #148]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005548:	4313      	orrs	r3, r2
 800554a:	600b      	str	r3, [r1, #0]
 800554c:	e015      	b.n	800557a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800554e:	4b24      	ldr	r3, [pc, #144]	@ (80055e0 <HAL_RCC_OscConfig+0x244>)
 8005550:	2200      	movs	r2, #0
 8005552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005554:	f7fc ff84 	bl	8002460 <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800555c:	f7fc ff80 	bl	8002460 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e187      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556e:	4b1b      	ldr	r3, [pc, #108]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1f0      	bne.n	800555c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d036      	beq.n	80055f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d016      	beq.n	80055bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800558e:	4b15      	ldr	r3, [pc, #84]	@ (80055e4 <HAL_RCC_OscConfig+0x248>)
 8005590:	2201      	movs	r2, #1
 8005592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005594:	f7fc ff64 	bl	8002460 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800559c:	f7fc ff60 	bl	8002460 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e167      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ae:	4b0b      	ldr	r3, [pc, #44]	@ (80055dc <HAL_RCC_OscConfig+0x240>)
 80055b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0f0      	beq.n	800559c <HAL_RCC_OscConfig+0x200>
 80055ba:	e01b      	b.n	80055f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055bc:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <HAL_RCC_OscConfig+0x248>)
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055c2:	f7fc ff4d 	bl	8002460 <HAL_GetTick>
 80055c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055c8:	e00e      	b.n	80055e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055ca:	f7fc ff49 	bl	8002460 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d907      	bls.n	80055e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e150      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
 80055dc:	40023800 	.word	0x40023800
 80055e0:	42470000 	.word	0x42470000
 80055e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055e8:	4b88      	ldr	r3, [pc, #544]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80055ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1ea      	bne.n	80055ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0304 	and.w	r3, r3, #4
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 8097 	beq.w	8005730 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005602:	2300      	movs	r3, #0
 8005604:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005606:	4b81      	ldr	r3, [pc, #516]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10f      	bne.n	8005632 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005612:	2300      	movs	r3, #0
 8005614:	60bb      	str	r3, [r7, #8]
 8005616:	4b7d      	ldr	r3, [pc, #500]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561a:	4a7c      	ldr	r2, [pc, #496]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800561c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005620:	6413      	str	r3, [r2, #64]	@ 0x40
 8005622:	4b7a      	ldr	r3, [pc, #488]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800562a:	60bb      	str	r3, [r7, #8]
 800562c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800562e:	2301      	movs	r3, #1
 8005630:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005632:	4b77      	ldr	r3, [pc, #476]	@ (8005810 <HAL_RCC_OscConfig+0x474>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800563a:	2b00      	cmp	r3, #0
 800563c:	d118      	bne.n	8005670 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800563e:	4b74      	ldr	r3, [pc, #464]	@ (8005810 <HAL_RCC_OscConfig+0x474>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a73      	ldr	r2, [pc, #460]	@ (8005810 <HAL_RCC_OscConfig+0x474>)
 8005644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005648:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800564a:	f7fc ff09 	bl	8002460 <HAL_GetTick>
 800564e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005650:	e008      	b.n	8005664 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005652:	f7fc ff05 	bl	8002460 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d901      	bls.n	8005664 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e10c      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005664:	4b6a      	ldr	r3, [pc, #424]	@ (8005810 <HAL_RCC_OscConfig+0x474>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0f0      	beq.n	8005652 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d106      	bne.n	8005686 <HAL_RCC_OscConfig+0x2ea>
 8005678:	4b64      	ldr	r3, [pc, #400]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800567a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800567c:	4a63      	ldr	r2, [pc, #396]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	6713      	str	r3, [r2, #112]	@ 0x70
 8005684:	e01c      	b.n	80056c0 <HAL_RCC_OscConfig+0x324>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	2b05      	cmp	r3, #5
 800568c:	d10c      	bne.n	80056a8 <HAL_RCC_OscConfig+0x30c>
 800568e:	4b5f      	ldr	r3, [pc, #380]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005692:	4a5e      	ldr	r2, [pc, #376]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005694:	f043 0304 	orr.w	r3, r3, #4
 8005698:	6713      	str	r3, [r2, #112]	@ 0x70
 800569a:	4b5c      	ldr	r3, [pc, #368]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800569c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569e:	4a5b      	ldr	r2, [pc, #364]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80056a6:	e00b      	b.n	80056c0 <HAL_RCC_OscConfig+0x324>
 80056a8:	4b58      	ldr	r3, [pc, #352]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ac:	4a57      	ldr	r2, [pc, #348]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056ae:	f023 0301 	bic.w	r3, r3, #1
 80056b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80056b4:	4b55      	ldr	r3, [pc, #340]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b8:	4a54      	ldr	r2, [pc, #336]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056ba:	f023 0304 	bic.w	r3, r3, #4
 80056be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d015      	beq.n	80056f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056c8:	f7fc feca 	bl	8002460 <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ce:	e00a      	b.n	80056e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d0:	f7fc fec6 	bl	8002460 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056de:	4293      	cmp	r3, r2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e0cb      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e6:	4b49      	ldr	r3, [pc, #292]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d0ee      	beq.n	80056d0 <HAL_RCC_OscConfig+0x334>
 80056f2:	e014      	b.n	800571e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056f4:	f7fc feb4 	bl	8002460 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056fa:	e00a      	b.n	8005712 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fc:	f7fc feb0 	bl	8002460 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800570a:	4293      	cmp	r3, r2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e0b5      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005712:	4b3e      	ldr	r3, [pc, #248]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1ee      	bne.n	80056fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800571e:	7dfb      	ldrb	r3, [r7, #23]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d105      	bne.n	8005730 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005724:	4b39      	ldr	r3, [pc, #228]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005728:	4a38      	ldr	r2, [pc, #224]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800572a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800572e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 80a1 	beq.w	800587c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800573a:	4b34      	ldr	r3, [pc, #208]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 030c 	and.w	r3, r3, #12
 8005742:	2b08      	cmp	r3, #8
 8005744:	d05c      	beq.n	8005800 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	2b02      	cmp	r3, #2
 800574c:	d141      	bne.n	80057d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800574e:	4b31      	ldr	r3, [pc, #196]	@ (8005814 <HAL_RCC_OscConfig+0x478>)
 8005750:	2200      	movs	r2, #0
 8005752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005754:	f7fc fe84 	bl	8002460 <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800575c:	f7fc fe80 	bl	8002460 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b02      	cmp	r3, #2
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e087      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576e:	4b27      	ldr	r3, [pc, #156]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f0      	bne.n	800575c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	69da      	ldr	r2, [r3, #28]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	431a      	orrs	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005788:	019b      	lsls	r3, r3, #6
 800578a:	431a      	orrs	r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005790:	085b      	lsrs	r3, r3, #1
 8005792:	3b01      	subs	r3, #1
 8005794:	041b      	lsls	r3, r3, #16
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	061b      	lsls	r3, r3, #24
 800579e:	491b      	ldr	r1, [pc, #108]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005814 <HAL_RCC_OscConfig+0x478>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057aa:	f7fc fe59 	bl	8002460 <HAL_GetTick>
 80057ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b0:	e008      	b.n	80057c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057b2:	f7fc fe55 	bl	8002460 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d901      	bls.n	80057c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e05c      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c4:	4b11      	ldr	r3, [pc, #68]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d0f0      	beq.n	80057b2 <HAL_RCC_OscConfig+0x416>
 80057d0:	e054      	b.n	800587c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057d2:	4b10      	ldr	r3, [pc, #64]	@ (8005814 <HAL_RCC_OscConfig+0x478>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d8:	f7fc fe42 	bl	8002460 <HAL_GetTick>
 80057dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057de:	e008      	b.n	80057f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e0:	f7fc fe3e 	bl	8002460 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d901      	bls.n	80057f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e045      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f2:	4b06      	ldr	r3, [pc, #24]	@ (800580c <HAL_RCC_OscConfig+0x470>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1f0      	bne.n	80057e0 <HAL_RCC_OscConfig+0x444>
 80057fe:	e03d      	b.n	800587c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d107      	bne.n	8005818 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e038      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
 800580c:	40023800 	.word	0x40023800
 8005810:	40007000 	.word	0x40007000
 8005814:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005818:	4b1b      	ldr	r3, [pc, #108]	@ (8005888 <HAL_RCC_OscConfig+0x4ec>)
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d028      	beq.n	8005878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005830:	429a      	cmp	r2, r3
 8005832:	d121      	bne.n	8005878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583e:	429a      	cmp	r2, r3
 8005840:	d11a      	bne.n	8005878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005848:	4013      	ands	r3, r2
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800584e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005850:	4293      	cmp	r3, r2
 8005852:	d111      	bne.n	8005878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585e:	085b      	lsrs	r3, r3, #1
 8005860:	3b01      	subs	r3, #1
 8005862:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005864:	429a      	cmp	r2, r3
 8005866:	d107      	bne.n	8005878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005872:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005874:	429a      	cmp	r2, r3
 8005876:	d001      	beq.n	800587c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e000      	b.n	800587e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	40023800 	.word	0x40023800

0800588c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d101      	bne.n	80058a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e0cc      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058a0:	4b68      	ldr	r3, [pc, #416]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d90c      	bls.n	80058c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ae:	4b65      	ldr	r3, [pc, #404]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058b6:	4b63      	ldr	r3, [pc, #396]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 030f 	and.w	r3, r3, #15
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d001      	beq.n	80058c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0b8      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d020      	beq.n	8005916 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d005      	beq.n	80058ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058e0:	4b59      	ldr	r3, [pc, #356]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	4a58      	ldr	r2, [pc, #352]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80058ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0308 	and.w	r3, r3, #8
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058f8:	4b53      	ldr	r3, [pc, #332]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	4a52      	ldr	r2, [pc, #328]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80058fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005902:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005904:	4b50      	ldr	r3, [pc, #320]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	494d      	ldr	r1, [pc, #308]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005912:	4313      	orrs	r3, r2
 8005914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d044      	beq.n	80059ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d107      	bne.n	800593a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800592a:	4b47      	ldr	r3, [pc, #284]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d119      	bne.n	800596a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e07f      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d003      	beq.n	800594a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005946:	2b03      	cmp	r3, #3
 8005948:	d107      	bne.n	800595a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800594a:	4b3f      	ldr	r3, [pc, #252]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d109      	bne.n	800596a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e06f      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800595a:	4b3b      	ldr	r3, [pc, #236]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e067      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800596a:	4b37      	ldr	r3, [pc, #220]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f023 0203 	bic.w	r2, r3, #3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	4934      	ldr	r1, [pc, #208]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005978:	4313      	orrs	r3, r2
 800597a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800597c:	f7fc fd70 	bl	8002460 <HAL_GetTick>
 8005980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005982:	e00a      	b.n	800599a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005984:	f7fc fd6c 	bl	8002460 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005992:	4293      	cmp	r3, r2
 8005994:	d901      	bls.n	800599a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e04f      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800599a:	4b2b      	ldr	r3, [pc, #172]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 020c 	and.w	r2, r3, #12
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d1eb      	bne.n	8005984 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059ac:	4b25      	ldr	r3, [pc, #148]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 030f 	and.w	r3, r3, #15
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d20c      	bcs.n	80059d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ba:	4b22      	ldr	r3, [pc, #136]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059c2:	4b20      	ldr	r3, [pc, #128]	@ (8005a44 <HAL_RCC_ClockConfig+0x1b8>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	683a      	ldr	r2, [r7, #0]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d001      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e032      	b.n	8005a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0304 	and.w	r3, r3, #4
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d008      	beq.n	80059f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059e0:	4b19      	ldr	r3, [pc, #100]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	4916      	ldr	r1, [pc, #88]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d009      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059fe:	4b12      	ldr	r3, [pc, #72]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	490e      	ldr	r1, [pc, #56]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a12:	f000 f821 	bl	8005a58 <HAL_RCC_GetSysClockFreq>
 8005a16:	4602      	mov	r2, r0
 8005a18:	4b0b      	ldr	r3, [pc, #44]	@ (8005a48 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	091b      	lsrs	r3, r3, #4
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	490a      	ldr	r1, [pc, #40]	@ (8005a4c <HAL_RCC_ClockConfig+0x1c0>)
 8005a24:	5ccb      	ldrb	r3, [r1, r3]
 8005a26:	fa22 f303 	lsr.w	r3, r2, r3
 8005a2a:	4a09      	ldr	r2, [pc, #36]	@ (8005a50 <HAL_RCC_ClockConfig+0x1c4>)
 8005a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005a2e:	4b09      	ldr	r3, [pc, #36]	@ (8005a54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fc fcd0 	bl	80023d8 <HAL_InitTick>

  return HAL_OK;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	40023c00 	.word	0x40023c00
 8005a48:	40023800 	.word	0x40023800
 8005a4c:	0800ca6c 	.word	0x0800ca6c
 8005a50:	20000000 	.word	0x20000000
 8005a54:	20000004 	.word	0x20000004

08005a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a5c:	b094      	sub	sp, #80	@ 0x50
 8005a5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005a60:	2300      	movs	r3, #0
 8005a62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005a64:	2300      	movs	r3, #0
 8005a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a70:	4b79      	ldr	r3, [pc, #484]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f003 030c 	and.w	r3, r3, #12
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d00d      	beq.n	8005a98 <HAL_RCC_GetSysClockFreq+0x40>
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	f200 80e1 	bhi.w	8005c44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d002      	beq.n	8005a8c <HAL_RCC_GetSysClockFreq+0x34>
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d003      	beq.n	8005a92 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a8a:	e0db      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a8c:	4b73      	ldr	r3, [pc, #460]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8005a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a90:	e0db      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a92:	4b73      	ldr	r3, [pc, #460]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a96:	e0d8      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a98:	4b6f      	ldr	r3, [pc, #444]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005aa0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005aa2:	4b6d      	ldr	r3, [pc, #436]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d063      	beq.n	8005b76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aae:	4b6a      	ldr	r3, [pc, #424]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	099b      	lsrs	r3, r3, #6
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ab8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005abc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ac6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005aca:	4622      	mov	r2, r4
 8005acc:	462b      	mov	r3, r5
 8005ace:	f04f 0000 	mov.w	r0, #0
 8005ad2:	f04f 0100 	mov.w	r1, #0
 8005ad6:	0159      	lsls	r1, r3, #5
 8005ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005adc:	0150      	lsls	r0, r2, #5
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	1a51      	subs	r1, r2, r1
 8005ae6:	6139      	str	r1, [r7, #16]
 8005ae8:	4629      	mov	r1, r5
 8005aea:	eb63 0301 	sbc.w	r3, r3, r1
 8005aee:	617b      	str	r3, [r7, #20]
 8005af0:	f04f 0200 	mov.w	r2, #0
 8005af4:	f04f 0300 	mov.w	r3, #0
 8005af8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005afc:	4659      	mov	r1, fp
 8005afe:	018b      	lsls	r3, r1, #6
 8005b00:	4651      	mov	r1, sl
 8005b02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b06:	4651      	mov	r1, sl
 8005b08:	018a      	lsls	r2, r1, #6
 8005b0a:	4651      	mov	r1, sl
 8005b0c:	ebb2 0801 	subs.w	r8, r2, r1
 8005b10:	4659      	mov	r1, fp
 8005b12:	eb63 0901 	sbc.w	r9, r3, r1
 8005b16:	f04f 0200 	mov.w	r2, #0
 8005b1a:	f04f 0300 	mov.w	r3, #0
 8005b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b2a:	4690      	mov	r8, r2
 8005b2c:	4699      	mov	r9, r3
 8005b2e:	4623      	mov	r3, r4
 8005b30:	eb18 0303 	adds.w	r3, r8, r3
 8005b34:	60bb      	str	r3, [r7, #8]
 8005b36:	462b      	mov	r3, r5
 8005b38:	eb49 0303 	adc.w	r3, r9, r3
 8005b3c:	60fb      	str	r3, [r7, #12]
 8005b3e:	f04f 0200 	mov.w	r2, #0
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	024b      	lsls	r3, r1, #9
 8005b4e:	4621      	mov	r1, r4
 8005b50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b54:	4621      	mov	r1, r4
 8005b56:	024a      	lsls	r2, r1, #9
 8005b58:	4610      	mov	r0, r2
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b5e:	2200      	movs	r2, #0
 8005b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005b68:	f7fa fec8 	bl	80008fc <__aeabi_uldivmod>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4613      	mov	r3, r2
 8005b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b74:	e058      	b.n	8005c28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b76:	4b38      	ldr	r3, [pc, #224]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	099b      	lsrs	r3, r3, #6
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	4618      	mov	r0, r3
 8005b80:	4611      	mov	r1, r2
 8005b82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b86:	623b      	str	r3, [r7, #32]
 8005b88:	2300      	movs	r3, #0
 8005b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b90:	4642      	mov	r2, r8
 8005b92:	464b      	mov	r3, r9
 8005b94:	f04f 0000 	mov.w	r0, #0
 8005b98:	f04f 0100 	mov.w	r1, #0
 8005b9c:	0159      	lsls	r1, r3, #5
 8005b9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ba2:	0150      	lsls	r0, r2, #5
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4641      	mov	r1, r8
 8005baa:	ebb2 0a01 	subs.w	sl, r2, r1
 8005bae:	4649      	mov	r1, r9
 8005bb0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005bc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005bc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005bc8:	ebb2 040a 	subs.w	r4, r2, sl
 8005bcc:	eb63 050b 	sbc.w	r5, r3, fp
 8005bd0:	f04f 0200 	mov.w	r2, #0
 8005bd4:	f04f 0300 	mov.w	r3, #0
 8005bd8:	00eb      	lsls	r3, r5, #3
 8005bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bde:	00e2      	lsls	r2, r4, #3
 8005be0:	4614      	mov	r4, r2
 8005be2:	461d      	mov	r5, r3
 8005be4:	4643      	mov	r3, r8
 8005be6:	18e3      	adds	r3, r4, r3
 8005be8:	603b      	str	r3, [r7, #0]
 8005bea:	464b      	mov	r3, r9
 8005bec:	eb45 0303 	adc.w	r3, r5, r3
 8005bf0:	607b      	str	r3, [r7, #4]
 8005bf2:	f04f 0200 	mov.w	r2, #0
 8005bf6:	f04f 0300 	mov.w	r3, #0
 8005bfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bfe:	4629      	mov	r1, r5
 8005c00:	028b      	lsls	r3, r1, #10
 8005c02:	4621      	mov	r1, r4
 8005c04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c08:	4621      	mov	r1, r4
 8005c0a:	028a      	lsls	r2, r1, #10
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c12:	2200      	movs	r2, #0
 8005c14:	61bb      	str	r3, [r7, #24]
 8005c16:	61fa      	str	r2, [r7, #28]
 8005c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c1c:	f7fa fe6e 	bl	80008fc <__aeabi_uldivmod>
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	4613      	mov	r3, r2
 8005c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	0c1b      	lsrs	r3, r3, #16
 8005c2e:	f003 0303 	and.w	r3, r3, #3
 8005c32:	3301      	adds	r3, #1
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005c38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c42:	e002      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c44:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8005c46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3750      	adds	r7, #80	@ 0x50
 8005c50:	46bd      	mov	sp, r7
 8005c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c56:	bf00      	nop
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	00f42400 	.word	0x00f42400
 8005c60:	007a1200 	.word	0x007a1200

08005c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c68:	4b03      	ldr	r3, [pc, #12]	@ (8005c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000000 	.word	0x20000000

08005c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c80:	f7ff fff0 	bl	8005c64 <HAL_RCC_GetHCLKFreq>
 8005c84:	4602      	mov	r2, r0
 8005c86:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	0a9b      	lsrs	r3, r3, #10
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	4903      	ldr	r1, [pc, #12]	@ (8005ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c92:	5ccb      	ldrb	r3, [r1, r3]
 8005c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	0800ca7c 	.word	0x0800ca7c

08005ca4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ca8:	f7ff ffdc 	bl	8005c64 <HAL_RCC_GetHCLKFreq>
 8005cac:	4602      	mov	r2, r0
 8005cae:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	0b5b      	lsrs	r3, r3, #13
 8005cb4:	f003 0307 	and.w	r3, r3, #7
 8005cb8:	4903      	ldr	r1, [pc, #12]	@ (8005cc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cba:	5ccb      	ldrb	r3, [r1, r3]
 8005cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	40023800 	.word	0x40023800
 8005cc8:	0800ca7c 	.word	0x0800ca7c

08005ccc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10b      	bne.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d105      	bne.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d075      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d00:	4b91      	ldr	r3, [pc, #580]	@ (8005f48 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d06:	f7fc fbab 	bl	8002460 <HAL_GetTick>
 8005d0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d0c:	e008      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d0e:	f7fc fba7 	bl	8002460 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e189      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d20:	4b8a      	ldr	r3, [pc, #552]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1f0      	bne.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d009      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	019a      	lsls	r2, r3, #6
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	071b      	lsls	r3, r3, #28
 8005d44:	4981      	ldr	r1, [pc, #516]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d01f      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d58:	4b7c      	ldr	r3, [pc, #496]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d5e:	0f1b      	lsrs	r3, r3, #28
 8005d60:	f003 0307 	and.w	r3, r3, #7
 8005d64:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	019a      	lsls	r2, r3, #6
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	061b      	lsls	r3, r3, #24
 8005d72:	431a      	orrs	r2, r3
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	071b      	lsls	r3, r3, #28
 8005d78:	4974      	ldr	r1, [pc, #464]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d80:	4b72      	ldr	r3, [pc, #456]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d86:	f023 021f 	bic.w	r2, r3, #31
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	496e      	ldr	r1, [pc, #440]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00d      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	019a      	lsls	r2, r3, #6
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	061b      	lsls	r3, r3, #24
 8005db0:	431a      	orrs	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	071b      	lsls	r3, r3, #28
 8005db8:	4964      	ldr	r1, [pc, #400]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005dc0:	4b61      	ldr	r3, [pc, #388]	@ (8005f48 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005dc6:	f7fc fb4b 	bl	8002460 <HAL_GetTick>
 8005dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005dcc:	e008      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005dce:	f7fc fb47 	bl	8002460 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e129      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005de0:	4b5a      	ldr	r3, [pc, #360]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0f0      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d105      	bne.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d079      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e04:	4b52      	ldr	r3, [pc, #328]	@ (8005f50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e0a:	f7fc fb29 	bl	8002460 <HAL_GetTick>
 8005e0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e10:	e008      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e12:	f7fc fb25 	bl	8002460 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e107      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e24:	4b49      	ldr	r3, [pc, #292]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e30:	d0ef      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0304 	and.w	r3, r3, #4
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d020      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e3e:	4b43      	ldr	r3, [pc, #268]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e44:	0f1b      	lsrs	r3, r3, #28
 8005e46:	f003 0307 	and.w	r3, r3, #7
 8005e4a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	019a      	lsls	r2, r3, #6
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	061b      	lsls	r3, r3, #24
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	071b      	lsls	r3, r3, #28
 8005e5e:	493b      	ldr	r1, [pc, #236]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005e66:	4b39      	ldr	r3, [pc, #228]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e6c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	021b      	lsls	r3, r3, #8
 8005e78:	4934      	ldr	r1, [pc, #208]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d01e      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e92:	0e1b      	lsrs	r3, r3, #24
 8005e94:	f003 030f 	and.w	r3, r3, #15
 8005e98:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	019a      	lsls	r2, r3, #6
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	061b      	lsls	r3, r3, #24
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	071b      	lsls	r3, r3, #28
 8005eac:	4927      	ldr	r1, [pc, #156]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005eb4:	4b25      	ldr	r3, [pc, #148]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec2:	4922      	ldr	r1, [pc, #136]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005eca:	4b21      	ldr	r3, [pc, #132]	@ (8005f50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ed0:	f7fc fac6 	bl	8002460 <HAL_GetTick>
 8005ed4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ed8:	f7fc fac2 	bl	8002460 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e0a4      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005eea:	4b18      	ldr	r3, [pc, #96]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ef6:	d1ef      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0320 	and.w	r3, r3, #32
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 808b 	beq.w	800601c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f06:	2300      	movs	r3, #0
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	4b10      	ldr	r3, [pc, #64]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f0e:	4a0f      	ldr	r2, [pc, #60]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f16:	4b0d      	ldr	r3, [pc, #52]	@ (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005f22:	4b0c      	ldr	r3, [pc, #48]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a0b      	ldr	r2, [pc, #44]	@ (8005f54 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f2c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f2e:	f7fc fa97 	bl	8002460 <HAL_GetTick>
 8005f32:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f34:	e010      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f36:	f7fc fa93 	bl	8002460 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d909      	bls.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e075      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005f48:	42470068 	.word	0x42470068
 8005f4c:	40023800 	.word	0x40023800
 8005f50:	42470070 	.word	0x42470070
 8005f54:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f58:	4b38      	ldr	r3, [pc, #224]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0e8      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f64:	4b36      	ldr	r3, [pc, #216]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d02f      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d028      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f82:	4b2f      	ldr	r3, [pc, #188]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f8a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f8c:	4b2d      	ldr	r3, [pc, #180]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005f8e:	2201      	movs	r2, #1
 8005f90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f92:	4b2c      	ldr	r3, [pc, #176]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f98:	4a29      	ldr	r2, [pc, #164]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f9e:	4b28      	ldr	r3, [pc, #160]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d114      	bne.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005faa:	f7fc fa59 	bl	8002460 <HAL_GetTick>
 8005fae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fb0:	e00a      	b.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb2:	f7fc fa55 	bl	8002460 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d901      	bls.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	e035      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d0ee      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fe0:	d10d      	bne.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005fe2:	4b17      	ldr	r3, [pc, #92]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005ff2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff6:	4912      	ldr	r1, [pc, #72]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	608b      	str	r3, [r1, #8]
 8005ffc:	e005      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005ffe:	4b10      	ldr	r3, [pc, #64]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	4a0f      	ldr	r2, [pc, #60]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006004:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006008:	6093      	str	r3, [r2, #8]
 800600a:	4b0d      	ldr	r3, [pc, #52]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800600c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006016:	490a      	ldr	r1, [pc, #40]	@ (8006040 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006018:	4313      	orrs	r3, r2
 800601a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0310 	and.w	r3, r3, #16
 8006024:	2b00      	cmp	r3, #0
 8006026:	d004      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800602e:	4b06      	ldr	r3, [pc, #24]	@ (8006048 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006030:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3718      	adds	r7, #24
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40007000 	.word	0x40007000
 8006040:	40023800 	.word	0x40023800
 8006044:	42470e40 	.word	0x42470e40
 8006048:	424711e0 	.word	0x424711e0

0800604c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e025      	b.n	80060ac <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b00      	cmp	r3, #0
 800606a:	d106      	bne.n	800607a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7fc f87b 	bl	8002170 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2202      	movs	r2, #2
 800607e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	3304      	adds	r3, #4
 800608a:	4619      	mov	r1, r3
 800608c:	4610      	mov	r0, r2
 800608e:	f000 fe7f 	bl	8006d90 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6818      	ldr	r0, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	461a      	mov	r2, r3
 800609c:	6839      	ldr	r1, [r7, #0]
 800609e:	f000 fed4 	bl	8006e4a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3708      	adds	r7, #8
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b082      	sub	sp, #8
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d101      	bne.n	80060c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e07b      	b.n	80061be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d108      	bne.n	80060e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060d6:	d009      	beq.n	80060ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	61da      	str	r2, [r3, #28]
 80060de:	e005      	b.n	80060ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d106      	bne.n	800610c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f7fb feee 	bl	8001ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006122:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006134:	431a      	orrs	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800615c:	431a      	orrs	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006166:	431a      	orrs	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a1b      	ldr	r3, [r3, #32]
 800616c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006170:	ea42 0103 	orr.w	r1, r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006178:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	430a      	orrs	r2, r1
 8006182:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	0c1b      	lsrs	r3, r3, #16
 800618a:	f003 0104 	and.w	r1, r3, #4
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006192:	f003 0210 	and.w	r2, r3, #16
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69da      	ldr	r2, [r3, #28]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3708      	adds	r7, #8
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b082      	sub	sp, #8
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e041      	b.n	800625c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7fb fec3 	bl	8001f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	3304      	adds	r3, #4
 8006202:	4619      	mov	r1, r3
 8006204:	4610      	mov	r0, r2
 8006206:	f000 f895 	bl	8006334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3708      	adds	r7, #8
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b01      	cmp	r3, #1
 8006276:	d001      	beq.n	800627c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e046      	b.n	800630a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a23      	ldr	r2, [pc, #140]	@ (8006318 <HAL_TIM_Base_Start+0xb4>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d022      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006296:	d01d      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1f      	ldr	r2, [pc, #124]	@ (800631c <HAL_TIM_Base_Start+0xb8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d018      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006320 <HAL_TIM_Base_Start+0xbc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d013      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006324 <HAL_TIM_Base_Start+0xc0>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d00e      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006328 <HAL_TIM_Base_Start+0xc4>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d009      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a19      	ldr	r2, [pc, #100]	@ (800632c <HAL_TIM_Base_Start+0xc8>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d004      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a18      	ldr	r2, [pc, #96]	@ (8006330 <HAL_TIM_Base_Start+0xcc>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d111      	bne.n	80062f8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b06      	cmp	r3, #6
 80062e4:	d010      	beq.n	8006308 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0201 	orr.w	r2, r2, #1
 80062f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f6:	e007      	b.n	8006308 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0201 	orr.w	r2, r2, #1
 8006306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40010000 	.word	0x40010000
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800
 8006324:	40000c00 	.word	0x40000c00
 8006328:	40010400 	.word	0x40010400
 800632c:	40014000 	.word	0x40014000
 8006330:	40001800 	.word	0x40001800

08006334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a43      	ldr	r2, [pc, #268]	@ (8006454 <TIM_Base_SetConfig+0x120>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d013      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006352:	d00f      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a40      	ldr	r2, [pc, #256]	@ (8006458 <TIM_Base_SetConfig+0x124>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d00b      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a3f      	ldr	r2, [pc, #252]	@ (800645c <TIM_Base_SetConfig+0x128>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d007      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a3e      	ldr	r2, [pc, #248]	@ (8006460 <TIM_Base_SetConfig+0x12c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d003      	beq.n	8006374 <TIM_Base_SetConfig+0x40>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a3d      	ldr	r2, [pc, #244]	@ (8006464 <TIM_Base_SetConfig+0x130>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d108      	bne.n	8006386 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800637a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a32      	ldr	r2, [pc, #200]	@ (8006454 <TIM_Base_SetConfig+0x120>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d02b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006394:	d027      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a2f      	ldr	r2, [pc, #188]	@ (8006458 <TIM_Base_SetConfig+0x124>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d023      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a2e      	ldr	r2, [pc, #184]	@ (800645c <TIM_Base_SetConfig+0x128>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d01f      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006460 <TIM_Base_SetConfig+0x12c>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d01b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006464 <TIM_Base_SetConfig+0x130>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d017      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006468 <TIM_Base_SetConfig+0x134>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d013      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a2a      	ldr	r2, [pc, #168]	@ (800646c <TIM_Base_SetConfig+0x138>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d00f      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a29      	ldr	r2, [pc, #164]	@ (8006470 <TIM_Base_SetConfig+0x13c>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d00b      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a28      	ldr	r2, [pc, #160]	@ (8006474 <TIM_Base_SetConfig+0x140>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d007      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a27      	ldr	r2, [pc, #156]	@ (8006478 <TIM_Base_SetConfig+0x144>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_Base_SetConfig+0xb2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a26      	ldr	r2, [pc, #152]	@ (800647c <TIM_Base_SetConfig+0x148>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d108      	bne.n	80063f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	689a      	ldr	r2, [r3, #8]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a0e      	ldr	r2, [pc, #56]	@ (8006454 <TIM_Base_SetConfig+0x120>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d003      	beq.n	8006426 <TIM_Base_SetConfig+0xf2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a10      	ldr	r2, [pc, #64]	@ (8006464 <TIM_Base_SetConfig+0x130>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d103      	bne.n	800642e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f043 0204 	orr.w	r2, r3, #4
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	601a      	str	r2, [r3, #0]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40010000 	.word	0x40010000
 8006458:	40000400 	.word	0x40000400
 800645c:	40000800 	.word	0x40000800
 8006460:	40000c00 	.word	0x40000c00
 8006464:	40010400 	.word	0x40010400
 8006468:	40014000 	.word	0x40014000
 800646c:	40014400 	.word	0x40014400
 8006470:	40014800 	.word	0x40014800
 8006474:	40001800 	.word	0x40001800
 8006478:	40001c00 	.word	0x40001c00
 800647c:	40002000 	.word	0x40002000

08006480 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006494:	2302      	movs	r3, #2
 8006496:	e05a      	b.n	800654e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a21      	ldr	r2, [pc, #132]	@ (800655c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d022      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e4:	d01d      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006560 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d018      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006564 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d013      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a1a      	ldr	r2, [pc, #104]	@ (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00e      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a18      	ldr	r2, [pc, #96]	@ (800656c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d009      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a17      	ldr	r2, [pc, #92]	@ (8006570 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d004      	beq.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a15      	ldr	r2, [pc, #84]	@ (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d10c      	bne.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	4313      	orrs	r3, r2
 8006532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40010000 	.word	0x40010000
 8006560:	40000400 	.word	0x40000400
 8006564:	40000800 	.word	0x40000800
 8006568:	40000c00 	.word	0x40000c00
 800656c:	40010400 	.word	0x40010400
 8006570:	40014000 	.word	0x40014000
 8006574:	40001800 	.word	0x40001800

08006578 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e042      	b.n	8006610 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fb fd0c 	bl	8001fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2224      	movs	r2, #36	@ 0x24
 80065a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f973 	bl	80068a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691a      	ldr	r2, [r3, #16]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695a      	ldr	r2, [r3, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68da      	ldr	r2, [r3, #12]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2220      	movs	r2, #32
 8006604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b08a      	sub	sp, #40	@ 0x28
 800661c:	af02      	add	r7, sp, #8
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	603b      	str	r3, [r7, #0]
 8006624:	4613      	mov	r3, r2
 8006626:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b20      	cmp	r3, #32
 8006636:	d175      	bne.n	8006724 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d002      	beq.n	8006644 <HAL_UART_Transmit+0x2c>
 800663e:	88fb      	ldrh	r3, [r7, #6]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e06e      	b.n	8006726 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2221      	movs	r2, #33	@ 0x21
 8006652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006656:	f7fb ff03 	bl	8002460 <HAL_GetTick>
 800665a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	88fa      	ldrh	r2, [r7, #6]
 8006660:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	88fa      	ldrh	r2, [r7, #6]
 8006666:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006670:	d108      	bne.n	8006684 <HAL_UART_Transmit+0x6c>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d104      	bne.n	8006684 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800667a:	2300      	movs	r3, #0
 800667c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	61bb      	str	r3, [r7, #24]
 8006682:	e003      	b.n	800668c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006688:	2300      	movs	r3, #0
 800668a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800668c:	e02e      	b.n	80066ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	2200      	movs	r2, #0
 8006696:	2180      	movs	r1, #128	@ 0x80
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 f848 	bl	800672e <UART_WaitOnFlagUntilTimeout>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e03a      	b.n	8006726 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10b      	bne.n	80066ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	3302      	adds	r3, #2
 80066ca:	61bb      	str	r3, [r7, #24]
 80066cc:	e007      	b.n	80066de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	781a      	ldrb	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	3301      	adds	r3, #1
 80066dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1cb      	bne.n	800668e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2200      	movs	r2, #0
 80066fe:	2140      	movs	r1, #64	@ 0x40
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f000 f814 	bl	800672e <UART_WaitOnFlagUntilTimeout>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e006      	b.n	8006726 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	e000      	b.n	8006726 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006724:	2302      	movs	r3, #2
  }
}
 8006726:	4618      	mov	r0, r3
 8006728:	3720      	adds	r7, #32
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b086      	sub	sp, #24
 8006732:	af00      	add	r7, sp, #0
 8006734:	60f8      	str	r0, [r7, #12]
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	603b      	str	r3, [r7, #0]
 800673a:	4613      	mov	r3, r2
 800673c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800673e:	e03b      	b.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006746:	d037      	beq.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006748:	f7fb fe8a 	bl	8002460 <HAL_GetTick>
 800674c:	4602      	mov	r2, r0
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	6a3a      	ldr	r2, [r7, #32]
 8006754:	429a      	cmp	r2, r3
 8006756:	d302      	bcc.n	800675e <UART_WaitOnFlagUntilTimeout+0x30>
 8006758:	6a3b      	ldr	r3, [r7, #32]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e03a      	b.n	80067d8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	f003 0304 	and.w	r3, r3, #4
 800676c:	2b00      	cmp	r3, #0
 800676e:	d023      	beq.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	2b80      	cmp	r3, #128	@ 0x80
 8006774:	d020      	beq.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	2b40      	cmp	r3, #64	@ 0x40
 800677a:	d01d      	beq.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 0308 	and.w	r3, r3, #8
 8006786:	2b08      	cmp	r3, #8
 8006788:	d116      	bne.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	617b      	str	r3, [r7, #20]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	617b      	str	r3, [r7, #20]
 800679e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f000 f81d 	bl	80067e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2208      	movs	r2, #8
 80067aa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e00f      	b.n	80067d8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	4013      	ands	r3, r2
 80067c2:	68ba      	ldr	r2, [r7, #8]
 80067c4:	429a      	cmp	r2, r3
 80067c6:	bf0c      	ite	eq
 80067c8:	2301      	moveq	r3, #1
 80067ca:	2300      	movne	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	461a      	mov	r2, r3
 80067d0:	79fb      	ldrb	r3, [r7, #7]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d0b4      	beq.n	8006740 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3718      	adds	r7, #24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b095      	sub	sp, #84	@ 0x54
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	330c      	adds	r3, #12
 80067ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f2:	e853 3f00 	ldrex	r3, [r3]
 80067f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	330c      	adds	r3, #12
 8006806:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006808:	643a      	str	r2, [r7, #64]	@ 0x40
 800680a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800680e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006810:	e841 2300 	strex	r3, r2, [r1]
 8006814:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006818:	2b00      	cmp	r3, #0
 800681a:	d1e5      	bne.n	80067e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3314      	adds	r3, #20
 8006822:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006824:	6a3b      	ldr	r3, [r7, #32]
 8006826:	e853 3f00 	ldrex	r3, [r3]
 800682a:	61fb      	str	r3, [r7, #28]
   return(result);
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f023 0301 	bic.w	r3, r3, #1
 8006832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	3314      	adds	r3, #20
 800683a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800683c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800683e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006842:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e5      	bne.n	800681c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006854:	2b01      	cmp	r3, #1
 8006856:	d119      	bne.n	800688c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	e853 3f00 	ldrex	r3, [r3]
 8006866:	60bb      	str	r3, [r7, #8]
   return(result);
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	f023 0310 	bic.w	r3, r3, #16
 800686e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	330c      	adds	r3, #12
 8006876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006878:	61ba      	str	r2, [r7, #24]
 800687a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687c:	6979      	ldr	r1, [r7, #20]
 800687e:	69ba      	ldr	r2, [r7, #24]
 8006880:	e841 2300 	strex	r3, r2, [r1]
 8006884:	613b      	str	r3, [r7, #16]
   return(result);
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1e5      	bne.n	8006858 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2220      	movs	r2, #32
 8006890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800689a:	bf00      	nop
 800689c:	3754      	adds	r7, #84	@ 0x54
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
	...

080068a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068ac:	b0c0      	sub	sp, #256	@ 0x100
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80068c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c4:	68d9      	ldr	r1, [r3, #12]
 80068c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	ea40 0301 	orr.w	r3, r0, r1
 80068d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80068d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	431a      	orrs	r2, r3
 80068e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	431a      	orrs	r2, r3
 80068e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80068f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006900:	f021 010c 	bic.w	r1, r1, #12
 8006904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800690e:	430b      	orrs	r3, r1
 8006910:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800691e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006922:	6999      	ldr	r1, [r3, #24]
 8006924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	ea40 0301 	orr.w	r3, r0, r1
 800692e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	4b8f      	ldr	r3, [pc, #572]	@ (8006b74 <UART_SetConfig+0x2cc>)
 8006938:	429a      	cmp	r2, r3
 800693a:	d005      	beq.n	8006948 <UART_SetConfig+0xa0>
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4b8d      	ldr	r3, [pc, #564]	@ (8006b78 <UART_SetConfig+0x2d0>)
 8006944:	429a      	cmp	r2, r3
 8006946:	d104      	bne.n	8006952 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006948:	f7ff f9ac 	bl	8005ca4 <HAL_RCC_GetPCLK2Freq>
 800694c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006950:	e003      	b.n	800695a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006952:	f7ff f993 	bl	8005c7c <HAL_RCC_GetPCLK1Freq>
 8006956:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800695a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006964:	f040 810c 	bne.w	8006b80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800696c:	2200      	movs	r2, #0
 800696e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006972:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006976:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800697a:	4622      	mov	r2, r4
 800697c:	462b      	mov	r3, r5
 800697e:	1891      	adds	r1, r2, r2
 8006980:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006982:	415b      	adcs	r3, r3
 8006984:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006986:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800698a:	4621      	mov	r1, r4
 800698c:	eb12 0801 	adds.w	r8, r2, r1
 8006990:	4629      	mov	r1, r5
 8006992:	eb43 0901 	adc.w	r9, r3, r1
 8006996:	f04f 0200 	mov.w	r2, #0
 800699a:	f04f 0300 	mov.w	r3, #0
 800699e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069aa:	4690      	mov	r8, r2
 80069ac:	4699      	mov	r9, r3
 80069ae:	4623      	mov	r3, r4
 80069b0:	eb18 0303 	adds.w	r3, r8, r3
 80069b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069b8:	462b      	mov	r3, r5
 80069ba:	eb49 0303 	adc.w	r3, r9, r3
 80069be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80069d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80069d6:	460b      	mov	r3, r1
 80069d8:	18db      	adds	r3, r3, r3
 80069da:	653b      	str	r3, [r7, #80]	@ 0x50
 80069dc:	4613      	mov	r3, r2
 80069de:	eb42 0303 	adc.w	r3, r2, r3
 80069e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80069e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80069e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80069ec:	f7f9 ff86 	bl	80008fc <__aeabi_uldivmod>
 80069f0:	4602      	mov	r2, r0
 80069f2:	460b      	mov	r3, r1
 80069f4:	4b61      	ldr	r3, [pc, #388]	@ (8006b7c <UART_SetConfig+0x2d4>)
 80069f6:	fba3 2302 	umull	r2, r3, r3, r2
 80069fa:	095b      	lsrs	r3, r3, #5
 80069fc:	011c      	lsls	r4, r3, #4
 80069fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006a0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006a10:	4642      	mov	r2, r8
 8006a12:	464b      	mov	r3, r9
 8006a14:	1891      	adds	r1, r2, r2
 8006a16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a18:	415b      	adcs	r3, r3
 8006a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006a20:	4641      	mov	r1, r8
 8006a22:	eb12 0a01 	adds.w	sl, r2, r1
 8006a26:	4649      	mov	r1, r9
 8006a28:	eb43 0b01 	adc.w	fp, r3, r1
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a40:	4692      	mov	sl, r2
 8006a42:	469b      	mov	fp, r3
 8006a44:	4643      	mov	r3, r8
 8006a46:	eb1a 0303 	adds.w	r3, sl, r3
 8006a4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a4e:	464b      	mov	r3, r9
 8006a50:	eb4b 0303 	adc.w	r3, fp, r3
 8006a54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006a68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	18db      	adds	r3, r3, r3
 8006a70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a72:	4613      	mov	r3, r2
 8006a74:	eb42 0303 	adc.w	r3, r2, r3
 8006a78:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006a7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006a82:	f7f9 ff3b 	bl	80008fc <__aeabi_uldivmod>
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4611      	mov	r1, r2
 8006a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8006b7c <UART_SetConfig+0x2d4>)
 8006a8e:	fba3 2301 	umull	r2, r3, r3, r1
 8006a92:	095b      	lsrs	r3, r3, #5
 8006a94:	2264      	movs	r2, #100	@ 0x64
 8006a96:	fb02 f303 	mul.w	r3, r2, r3
 8006a9a:	1acb      	subs	r3, r1, r3
 8006a9c:	00db      	lsls	r3, r3, #3
 8006a9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006aa2:	4b36      	ldr	r3, [pc, #216]	@ (8006b7c <UART_SetConfig+0x2d4>)
 8006aa4:	fba3 2302 	umull	r2, r3, r3, r2
 8006aa8:	095b      	lsrs	r3, r3, #5
 8006aaa:	005b      	lsls	r3, r3, #1
 8006aac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ab0:	441c      	add	r4, r3
 8006ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006abc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006ac0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006ac4:	4642      	mov	r2, r8
 8006ac6:	464b      	mov	r3, r9
 8006ac8:	1891      	adds	r1, r2, r2
 8006aca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006acc:	415b      	adcs	r3, r3
 8006ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ad0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006ad4:	4641      	mov	r1, r8
 8006ad6:	1851      	adds	r1, r2, r1
 8006ad8:	6339      	str	r1, [r7, #48]	@ 0x30
 8006ada:	4649      	mov	r1, r9
 8006adc:	414b      	adcs	r3, r1
 8006ade:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae0:	f04f 0200 	mov.w	r2, #0
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006aec:	4659      	mov	r1, fp
 8006aee:	00cb      	lsls	r3, r1, #3
 8006af0:	4651      	mov	r1, sl
 8006af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006af6:	4651      	mov	r1, sl
 8006af8:	00ca      	lsls	r2, r1, #3
 8006afa:	4610      	mov	r0, r2
 8006afc:	4619      	mov	r1, r3
 8006afe:	4603      	mov	r3, r0
 8006b00:	4642      	mov	r2, r8
 8006b02:	189b      	adds	r3, r3, r2
 8006b04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b08:	464b      	mov	r3, r9
 8006b0a:	460a      	mov	r2, r1
 8006b0c:	eb42 0303 	adc.w	r3, r2, r3
 8006b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006b24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b28:	460b      	mov	r3, r1
 8006b2a:	18db      	adds	r3, r3, r3
 8006b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b2e:	4613      	mov	r3, r2
 8006b30:	eb42 0303 	adc.w	r3, r2, r3
 8006b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006b3e:	f7f9 fedd 	bl	80008fc <__aeabi_uldivmod>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4b0d      	ldr	r3, [pc, #52]	@ (8006b7c <UART_SetConfig+0x2d4>)
 8006b48:	fba3 1302 	umull	r1, r3, r3, r2
 8006b4c:	095b      	lsrs	r3, r3, #5
 8006b4e:	2164      	movs	r1, #100	@ 0x64
 8006b50:	fb01 f303 	mul.w	r3, r1, r3
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	3332      	adds	r3, #50	@ 0x32
 8006b5a:	4a08      	ldr	r2, [pc, #32]	@ (8006b7c <UART_SetConfig+0x2d4>)
 8006b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b60:	095b      	lsrs	r3, r3, #5
 8006b62:	f003 0207 	and.w	r2, r3, #7
 8006b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4422      	add	r2, r4
 8006b6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b70:	e106      	b.n	8006d80 <UART_SetConfig+0x4d8>
 8006b72:	bf00      	nop
 8006b74:	40011000 	.word	0x40011000
 8006b78:	40011400 	.word	0x40011400
 8006b7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b84:	2200      	movs	r2, #0
 8006b86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006b8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006b92:	4642      	mov	r2, r8
 8006b94:	464b      	mov	r3, r9
 8006b96:	1891      	adds	r1, r2, r2
 8006b98:	6239      	str	r1, [r7, #32]
 8006b9a:	415b      	adcs	r3, r3
 8006b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ba2:	4641      	mov	r1, r8
 8006ba4:	1854      	adds	r4, r2, r1
 8006ba6:	4649      	mov	r1, r9
 8006ba8:	eb43 0501 	adc.w	r5, r3, r1
 8006bac:	f04f 0200 	mov.w	r2, #0
 8006bb0:	f04f 0300 	mov.w	r3, #0
 8006bb4:	00eb      	lsls	r3, r5, #3
 8006bb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bba:	00e2      	lsls	r2, r4, #3
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	461d      	mov	r5, r3
 8006bc0:	4643      	mov	r3, r8
 8006bc2:	18e3      	adds	r3, r4, r3
 8006bc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bc8:	464b      	mov	r3, r9
 8006bca:	eb45 0303 	adc.w	r3, r5, r3
 8006bce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006bde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006be2:	f04f 0200 	mov.w	r2, #0
 8006be6:	f04f 0300 	mov.w	r3, #0
 8006bea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006bee:	4629      	mov	r1, r5
 8006bf0:	008b      	lsls	r3, r1, #2
 8006bf2:	4621      	mov	r1, r4
 8006bf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	008a      	lsls	r2, r1, #2
 8006bfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006c00:	f7f9 fe7c 	bl	80008fc <__aeabi_uldivmod>
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	4b60      	ldr	r3, [pc, #384]	@ (8006d8c <UART_SetConfig+0x4e4>)
 8006c0a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c0e:	095b      	lsrs	r3, r3, #5
 8006c10:	011c      	lsls	r4, r3, #4
 8006c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c16:	2200      	movs	r2, #0
 8006c18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006c24:	4642      	mov	r2, r8
 8006c26:	464b      	mov	r3, r9
 8006c28:	1891      	adds	r1, r2, r2
 8006c2a:	61b9      	str	r1, [r7, #24]
 8006c2c:	415b      	adcs	r3, r3
 8006c2e:	61fb      	str	r3, [r7, #28]
 8006c30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c34:	4641      	mov	r1, r8
 8006c36:	1851      	adds	r1, r2, r1
 8006c38:	6139      	str	r1, [r7, #16]
 8006c3a:	4649      	mov	r1, r9
 8006c3c:	414b      	adcs	r3, r1
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	00cb      	lsls	r3, r1, #3
 8006c50:	4651      	mov	r1, sl
 8006c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c56:	4651      	mov	r1, sl
 8006c58:	00ca      	lsls	r2, r1, #3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	4603      	mov	r3, r0
 8006c60:	4642      	mov	r2, r8
 8006c62:	189b      	adds	r3, r3, r2
 8006c64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c68:	464b      	mov	r3, r9
 8006c6a:	460a      	mov	r2, r1
 8006c6c:	eb42 0303 	adc.w	r3, r2, r3
 8006c70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006c80:	f04f 0200 	mov.w	r2, #0
 8006c84:	f04f 0300 	mov.w	r3, #0
 8006c88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	008b      	lsls	r3, r1, #2
 8006c90:	4641      	mov	r1, r8
 8006c92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c96:	4641      	mov	r1, r8
 8006c98:	008a      	lsls	r2, r1, #2
 8006c9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006c9e:	f7f9 fe2d 	bl	80008fc <__aeabi_uldivmod>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	4b38      	ldr	r3, [pc, #224]	@ (8006d8c <UART_SetConfig+0x4e4>)
 8006caa:	fba3 2301 	umull	r2, r3, r3, r1
 8006cae:	095b      	lsrs	r3, r3, #5
 8006cb0:	2264      	movs	r2, #100	@ 0x64
 8006cb2:	fb02 f303 	mul.w	r3, r2, r3
 8006cb6:	1acb      	subs	r3, r1, r3
 8006cb8:	011b      	lsls	r3, r3, #4
 8006cba:	3332      	adds	r3, #50	@ 0x32
 8006cbc:	4a33      	ldr	r2, [pc, #204]	@ (8006d8c <UART_SetConfig+0x4e4>)
 8006cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc2:	095b      	lsrs	r3, r3, #5
 8006cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cc8:	441c      	add	r4, r3
 8006cca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cce:	2200      	movs	r2, #0
 8006cd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006cd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006cd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006cd8:	4642      	mov	r2, r8
 8006cda:	464b      	mov	r3, r9
 8006cdc:	1891      	adds	r1, r2, r2
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	415b      	adcs	r3, r3
 8006ce2:	60fb      	str	r3, [r7, #12]
 8006ce4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ce8:	4641      	mov	r1, r8
 8006cea:	1851      	adds	r1, r2, r1
 8006cec:	6039      	str	r1, [r7, #0]
 8006cee:	4649      	mov	r1, r9
 8006cf0:	414b      	adcs	r3, r1
 8006cf2:	607b      	str	r3, [r7, #4]
 8006cf4:	f04f 0200 	mov.w	r2, #0
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d00:	4659      	mov	r1, fp
 8006d02:	00cb      	lsls	r3, r1, #3
 8006d04:	4651      	mov	r1, sl
 8006d06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d0a:	4651      	mov	r1, sl
 8006d0c:	00ca      	lsls	r2, r1, #3
 8006d0e:	4610      	mov	r0, r2
 8006d10:	4619      	mov	r1, r3
 8006d12:	4603      	mov	r3, r0
 8006d14:	4642      	mov	r2, r8
 8006d16:	189b      	adds	r3, r3, r2
 8006d18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	460a      	mov	r2, r1
 8006d1e:	eb42 0303 	adc.w	r3, r2, r3
 8006d22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006d30:	f04f 0200 	mov.w	r2, #0
 8006d34:	f04f 0300 	mov.w	r3, #0
 8006d38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	008b      	lsls	r3, r1, #2
 8006d40:	4641      	mov	r1, r8
 8006d42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d46:	4641      	mov	r1, r8
 8006d48:	008a      	lsls	r2, r1, #2
 8006d4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006d4e:	f7f9 fdd5 	bl	80008fc <__aeabi_uldivmod>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	4b0d      	ldr	r3, [pc, #52]	@ (8006d8c <UART_SetConfig+0x4e4>)
 8006d58:	fba3 1302 	umull	r1, r3, r3, r2
 8006d5c:	095b      	lsrs	r3, r3, #5
 8006d5e:	2164      	movs	r1, #100	@ 0x64
 8006d60:	fb01 f303 	mul.w	r3, r1, r3
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	3332      	adds	r3, #50	@ 0x32
 8006d6a:	4a08      	ldr	r2, [pc, #32]	@ (8006d8c <UART_SetConfig+0x4e4>)
 8006d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d70:	095b      	lsrs	r3, r3, #5
 8006d72:	f003 020f 	and.w	r2, r3, #15
 8006d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4422      	add	r2, r4
 8006d7e:	609a      	str	r2, [r3, #8]
}
 8006d80:	bf00      	nop
 8006d82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006d86:	46bd      	mov	sp, r7
 8006d88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d8c:	51eb851f 	.word	0x51eb851f

08006d90 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d123      	bne.n	8006dea <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006daa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006dae:	683a      	ldr	r2, [r7, #0]
 8006db0:	6851      	ldr	r1, [r2, #4]
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	6892      	ldr	r2, [r2, #8]
 8006db6:	4311      	orrs	r1, r2
 8006db8:	683a      	ldr	r2, [r7, #0]
 8006dba:	68d2      	ldr	r2, [r2, #12]
 8006dbc:	4311      	orrs	r1, r2
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	6912      	ldr	r2, [r2, #16]
 8006dc2:	4311      	orrs	r1, r2
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	6952      	ldr	r2, [r2, #20]
 8006dc8:	4311      	orrs	r1, r2
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	6992      	ldr	r2, [r2, #24]
 8006dce:	4311      	orrs	r1, r2
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	69d2      	ldr	r2, [r2, #28]
 8006dd4:	4311      	orrs	r1, r2
 8006dd6:	683a      	ldr	r2, [r7, #0]
 8006dd8:	6a12      	ldr	r2, [r2, #32]
 8006dda:	4311      	orrs	r1, r2
 8006ddc:	683a      	ldr	r2, [r7, #0]
 8006dde:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006de0:	430a      	orrs	r2, r1
 8006de2:	431a      	orrs	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	e028      	b.n	8006e3c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	69d9      	ldr	r1, [r3, #28]
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	4319      	orrs	r1, r3
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e00:	430b      	orrs	r3, r1
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006e10:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006e14:	683a      	ldr	r2, [r7, #0]
 8006e16:	6851      	ldr	r1, [r2, #4]
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	6892      	ldr	r2, [r2, #8]
 8006e1c:	4311      	orrs	r1, r2
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	68d2      	ldr	r2, [r2, #12]
 8006e22:	4311      	orrs	r1, r2
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	6912      	ldr	r2, [r2, #16]
 8006e28:	4311      	orrs	r1, r2
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	6952      	ldr	r2, [r2, #20]
 8006e2e:	4311      	orrs	r1, r2
 8006e30:	683a      	ldr	r2, [r7, #0]
 8006e32:	6992      	ldr	r2, [r2, #24]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b085      	sub	sp, #20
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d128      	bne.n	8006eae <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	1e59      	subs	r1, r3, #1
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	011b      	lsls	r3, r3, #4
 8006e72:	4319      	orrs	r1, r3
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	021b      	lsls	r3, r3, #8
 8006e7c:	4319      	orrs	r1, r3
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	031b      	lsls	r3, r3, #12
 8006e86:	4319      	orrs	r1, r3
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	041b      	lsls	r3, r3, #16
 8006e90:	4319      	orrs	r1, r3
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	051b      	lsls	r3, r3, #20
 8006e9a:	4319      	orrs	r1, r3
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	061b      	lsls	r3, r3, #24
 8006ea4:	430b      	orrs	r3, r1
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	609a      	str	r2, [r3, #8]
 8006eac:	e02f      	b.n	8006f0e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006eb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	68d2      	ldr	r2, [r2, #12]
 8006ebe:	3a01      	subs	r2, #1
 8006ec0:	0311      	lsls	r1, r2, #12
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	6952      	ldr	r2, [r2, #20]
 8006ec6:	3a01      	subs	r2, #1
 8006ec8:	0512      	lsls	r2, r2, #20
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	1e59      	subs	r1, r3, #1
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	4319      	orrs	r1, r3
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	021b      	lsls	r3, r3, #8
 8006ef2:	4319      	orrs	r1, r3
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	041b      	lsls	r3, r3, #16
 8006efc:	4319      	orrs	r1, r3
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	3b01      	subs	r3, #1
 8006f04:	061b      	lsls	r3, r3, #24
 8006f06:	430b      	orrs	r3, r1
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3714      	adds	r7, #20
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f1c:	b084      	sub	sp, #16
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	f107 001c 	add.w	r0, r7, #28
 8006f2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d123      	bne.n	8006f7e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006f4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d105      	bne.n	8006f72 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f001 fae8 	bl	8008548 <USB_CoreReset>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	73fb      	strb	r3, [r7, #15]
 8006f7c:	e01b      	b.n	8006fb6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 fadc 	bl	8008548 <USB_CoreReset>
 8006f90:	4603      	mov	r3, r0
 8006f92:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006f94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d106      	bne.n	8006faa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	639a      	str	r2, [r3, #56]	@ 0x38
 8006fa8:	e005      	b.n	8006fb6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006fb6:	7fbb      	ldrb	r3, [r7, #30]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d10b      	bne.n	8006fd4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f043 0206 	orr.w	r2, r3, #6
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f043 0220 	orr.w	r2, r3, #32
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fe0:	b004      	add	sp, #16
 8006fe2:	4770      	bx	lr

08006fe4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	4613      	mov	r3, r2
 8006ff0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006ff2:	79fb      	ldrb	r3, [r7, #7]
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d165      	bne.n	80070c4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	4a41      	ldr	r2, [pc, #260]	@ (8007100 <USB_SetTurnaroundTime+0x11c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d906      	bls.n	800700e <USB_SetTurnaroundTime+0x2a>
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4a40      	ldr	r2, [pc, #256]	@ (8007104 <USB_SetTurnaroundTime+0x120>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d202      	bcs.n	800700e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007008:	230f      	movs	r3, #15
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	e062      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	4a3c      	ldr	r2, [pc, #240]	@ (8007104 <USB_SetTurnaroundTime+0x120>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d306      	bcc.n	8007024 <USB_SetTurnaroundTime+0x40>
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	4a3b      	ldr	r2, [pc, #236]	@ (8007108 <USB_SetTurnaroundTime+0x124>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d202      	bcs.n	8007024 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800701e:	230e      	movs	r3, #14
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	e057      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	4a38      	ldr	r2, [pc, #224]	@ (8007108 <USB_SetTurnaroundTime+0x124>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d306      	bcc.n	800703a <USB_SetTurnaroundTime+0x56>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	4a37      	ldr	r2, [pc, #220]	@ (800710c <USB_SetTurnaroundTime+0x128>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d202      	bcs.n	800703a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007034:	230d      	movs	r3, #13
 8007036:	617b      	str	r3, [r7, #20]
 8007038:	e04c      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	4a33      	ldr	r2, [pc, #204]	@ (800710c <USB_SetTurnaroundTime+0x128>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d306      	bcc.n	8007050 <USB_SetTurnaroundTime+0x6c>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	4a32      	ldr	r2, [pc, #200]	@ (8007110 <USB_SetTurnaroundTime+0x12c>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d802      	bhi.n	8007050 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800704a:	230c      	movs	r3, #12
 800704c:	617b      	str	r3, [r7, #20]
 800704e:	e041      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	4a2f      	ldr	r2, [pc, #188]	@ (8007110 <USB_SetTurnaroundTime+0x12c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d906      	bls.n	8007066 <USB_SetTurnaroundTime+0x82>
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	4a2e      	ldr	r2, [pc, #184]	@ (8007114 <USB_SetTurnaroundTime+0x130>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d802      	bhi.n	8007066 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007060:	230b      	movs	r3, #11
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	e036      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	4a2a      	ldr	r2, [pc, #168]	@ (8007114 <USB_SetTurnaroundTime+0x130>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d906      	bls.n	800707c <USB_SetTurnaroundTime+0x98>
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	4a29      	ldr	r2, [pc, #164]	@ (8007118 <USB_SetTurnaroundTime+0x134>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d802      	bhi.n	800707c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007076:	230a      	movs	r3, #10
 8007078:	617b      	str	r3, [r7, #20]
 800707a:	e02b      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4a26      	ldr	r2, [pc, #152]	@ (8007118 <USB_SetTurnaroundTime+0x134>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d906      	bls.n	8007092 <USB_SetTurnaroundTime+0xae>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	4a25      	ldr	r2, [pc, #148]	@ (800711c <USB_SetTurnaroundTime+0x138>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d202      	bcs.n	8007092 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800708c:	2309      	movs	r3, #9
 800708e:	617b      	str	r3, [r7, #20]
 8007090:	e020      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	4a21      	ldr	r2, [pc, #132]	@ (800711c <USB_SetTurnaroundTime+0x138>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d306      	bcc.n	80070a8 <USB_SetTurnaroundTime+0xc4>
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4a20      	ldr	r2, [pc, #128]	@ (8007120 <USB_SetTurnaroundTime+0x13c>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d802      	bhi.n	80070a8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80070a2:	2308      	movs	r3, #8
 80070a4:	617b      	str	r3, [r7, #20]
 80070a6:	e015      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007120 <USB_SetTurnaroundTime+0x13c>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d906      	bls.n	80070be <USB_SetTurnaroundTime+0xda>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4a1c      	ldr	r2, [pc, #112]	@ (8007124 <USB_SetTurnaroundTime+0x140>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d202      	bcs.n	80070be <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80070b8:	2307      	movs	r3, #7
 80070ba:	617b      	str	r3, [r7, #20]
 80070bc:	e00a      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80070be:	2306      	movs	r3, #6
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	e007      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80070c4:	79fb      	ldrb	r3, [r7, #7]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d102      	bne.n	80070d0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80070ca:	2309      	movs	r3, #9
 80070cc:	617b      	str	r3, [r7, #20]
 80070ce:	e001      	b.n	80070d4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80070d0:	2309      	movs	r3, #9
 80070d2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	68da      	ldr	r2, [r3, #12]
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	029b      	lsls	r3, r3, #10
 80070e8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80070ec:	431a      	orrs	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	371c      	adds	r7, #28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	00d8acbf 	.word	0x00d8acbf
 8007104:	00e4e1c0 	.word	0x00e4e1c0
 8007108:	00f42400 	.word	0x00f42400
 800710c:	01067380 	.word	0x01067380
 8007110:	011a499f 	.word	0x011a499f
 8007114:	01312cff 	.word	0x01312cff
 8007118:	014ca43f 	.word	0x014ca43f
 800711c:	016e3600 	.word	0x016e3600
 8007120:	01a6ab1f 	.word	0x01a6ab1f
 8007124:	01e84800 	.word	0x01e84800

08007128 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f043 0201 	orr.w	r2, r3, #1
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800714a:	b480      	push	{r7}
 800714c:	b083      	sub	sp, #12
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f023 0201 	bic.w	r2, r3, #1
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	460b      	mov	r3, r1
 8007176:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007188:	78fb      	ldrb	r3, [r7, #3]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d115      	bne.n	80071ba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800719a:	200a      	movs	r0, #10
 800719c:	f7fb f96c 	bl	8002478 <HAL_Delay>
      ms += 10U;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	330a      	adds	r3, #10
 80071a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f001 f93f 	bl	800842a <USB_GetMode>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d01e      	beq.n	80071f0 <USB_SetCurrentMode+0x84>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2bc7      	cmp	r3, #199	@ 0xc7
 80071b6:	d9f0      	bls.n	800719a <USB_SetCurrentMode+0x2e>
 80071b8:	e01a      	b.n	80071f0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80071ba:	78fb      	ldrb	r3, [r7, #3]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d115      	bne.n	80071ec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071cc:	200a      	movs	r0, #10
 80071ce:	f7fb f953 	bl	8002478 <HAL_Delay>
      ms += 10U;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	330a      	adds	r3, #10
 80071d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f001 f926 	bl	800842a <USB_GetMode>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d005      	beq.n	80071f0 <USB_SetCurrentMode+0x84>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2bc7      	cmp	r3, #199	@ 0xc7
 80071e8:	d9f0      	bls.n	80071cc <USB_SetCurrentMode+0x60>
 80071ea:	e001      	b.n	80071f0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e005      	b.n	80071fc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2bc8      	cmp	r3, #200	@ 0xc8
 80071f4:	d101      	bne.n	80071fa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e000      	b.n	80071fc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007204:	b084      	sub	sp, #16
 8007206:	b580      	push	{r7, lr}
 8007208:	b086      	sub	sp, #24
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
 800720e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007212:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800721e:	2300      	movs	r3, #0
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	e009      	b.n	8007238 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	3340      	adds	r3, #64	@ 0x40
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	4413      	add	r3, r2
 800722e:	2200      	movs	r2, #0
 8007230:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	3301      	adds	r3, #1
 8007236:	613b      	str	r3, [r7, #16]
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	2b0e      	cmp	r3, #14
 800723c:	d9f2      	bls.n	8007224 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800723e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007242:	2b00      	cmp	r3, #0
 8007244:	d11c      	bne.n	8007280 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007254:	f043 0302 	orr.w	r3, r3, #2
 8007258:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007276:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	639a      	str	r2, [r3, #56]	@ 0x38
 800727e:	e00b      	b.n	8007298 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007284:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007290:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800729e:	461a      	mov	r2, r3
 80072a0:	2300      	movs	r3, #0
 80072a2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d10d      	bne.n	80072c8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80072ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d104      	bne.n	80072be <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80072b4:	2100      	movs	r1, #0
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 f968 	bl	800758c <USB_SetDevSpeed>
 80072bc:	e008      	b.n	80072d0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80072be:	2101      	movs	r1, #1
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f963 	bl	800758c <USB_SetDevSpeed>
 80072c6:	e003      	b.n	80072d0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80072c8:	2103      	movs	r1, #3
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f95e 	bl	800758c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80072d0:	2110      	movs	r1, #16
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f8fa 	bl	80074cc <USB_FlushTxFifo>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d001      	beq.n	80072e2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f924 	bl	8007530 <USB_FlushRxFifo>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d001      	beq.n	80072f2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072f8:	461a      	mov	r2, r3
 80072fa:	2300      	movs	r3, #0
 80072fc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007304:	461a      	mov	r2, r3
 8007306:	2300      	movs	r3, #0
 8007308:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007310:	461a      	mov	r2, r3
 8007312:	2300      	movs	r3, #0
 8007314:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007316:	2300      	movs	r3, #0
 8007318:	613b      	str	r3, [r7, #16]
 800731a:	e043      	b.n	80073a4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	015a      	lsls	r2, r3, #5
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	4413      	add	r3, r2
 8007324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800732e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007332:	d118      	bne.n	8007366 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10a      	bne.n	8007350 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007346:	461a      	mov	r2, r3
 8007348:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800734c:	6013      	str	r3, [r2, #0]
 800734e:	e013      	b.n	8007378 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800735c:	461a      	mov	r2, r3
 800735e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	e008      	b.n	8007378 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4413      	add	r3, r2
 800736e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007372:	461a      	mov	r2, r3
 8007374:	2300      	movs	r3, #0
 8007376:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	4413      	add	r3, r2
 8007380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007384:	461a      	mov	r2, r3
 8007386:	2300      	movs	r3, #0
 8007388:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	015a      	lsls	r2, r3, #5
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4413      	add	r3, r2
 8007392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007396:	461a      	mov	r2, r3
 8007398:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800739c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	3301      	adds	r3, #1
 80073a2:	613b      	str	r3, [r7, #16]
 80073a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80073a8:	461a      	mov	r2, r3
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d3b5      	bcc.n	800731c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073b0:	2300      	movs	r3, #0
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	e043      	b.n	800743e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	015a      	lsls	r2, r3, #5
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	4413      	add	r3, r2
 80073be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073cc:	d118      	bne.n	8007400 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d10a      	bne.n	80073ea <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e0:	461a      	mov	r2, r3
 80073e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	e013      	b.n	8007412 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f6:	461a      	mov	r2, r3
 80073f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073fc:	6013      	str	r3, [r2, #0]
 80073fe:	e008      	b.n	8007412 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800740c:	461a      	mov	r2, r3
 800740e:	2300      	movs	r3, #0
 8007410:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	015a      	lsls	r2, r3, #5
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	4413      	add	r3, r2
 800741a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800741e:	461a      	mov	r2, r3
 8007420:	2300      	movs	r3, #0
 8007422:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007430:	461a      	mov	r2, r3
 8007432:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007436:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	3301      	adds	r3, #1
 800743c:	613b      	str	r3, [r7, #16]
 800743e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007442:	461a      	mov	r2, r3
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	4293      	cmp	r3, r2
 8007448:	d3b5      	bcc.n	80073b6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800745c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800746a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800746c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007470:	2b00      	cmp	r3, #0
 8007472:	d105      	bne.n	8007480 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	f043 0210 	orr.w	r2, r3, #16
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	699a      	ldr	r2, [r3, #24]
 8007484:	4b10      	ldr	r3, [pc, #64]	@ (80074c8 <USB_DevInit+0x2c4>)
 8007486:	4313      	orrs	r3, r2
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800748c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007490:	2b00      	cmp	r3, #0
 8007492:	d005      	beq.n	80074a0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	f043 0208 	orr.w	r2, r3, #8
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80074a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d107      	bne.n	80074b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074b0:	f043 0304 	orr.w	r3, r3, #4
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80074b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3718      	adds	r7, #24
 80074be:	46bd      	mov	sp, r7
 80074c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80074c4:	b004      	add	sp, #16
 80074c6:	4770      	bx	lr
 80074c8:	803c3800 	.word	0x803c3800

080074cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b085      	sub	sp, #20
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80074d6:	2300      	movs	r3, #0
 80074d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	3301      	adds	r3, #1
 80074de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074e6:	d901      	bls.n	80074ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e01b      	b.n	8007524 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	daf2      	bge.n	80074da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	019b      	lsls	r3, r3, #6
 80074fc:	f043 0220 	orr.w	r2, r3, #32
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3301      	adds	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007510:	d901      	bls.n	8007516 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e006      	b.n	8007524 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f003 0320 	and.w	r3, r3, #32
 800751e:	2b20      	cmp	r3, #32
 8007520:	d0f0      	beq.n	8007504 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007538:	2300      	movs	r3, #0
 800753a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007548:	d901      	bls.n	800754e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	e018      	b.n	8007580 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	daf2      	bge.n	800753c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2210      	movs	r2, #16
 800755e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	3301      	adds	r3, #1
 8007564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800756c:	d901      	bls.n	8007572 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e006      	b.n	8007580 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	f003 0310 	and.w	r3, r3, #16
 800757a:	2b10      	cmp	r3, #16
 800757c:	d0f0      	beq.n	8007560 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3714      	adds	r7, #20
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	460b      	mov	r3, r1
 8007596:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	78fb      	ldrb	r3, [r7, #3]
 80075a6:	68f9      	ldr	r1, [r7, #12]
 80075a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075ac:	4313      	orrs	r3, r2
 80075ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr

080075be <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80075be:	b480      	push	{r7}
 80075c0:	b087      	sub	sp, #28
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f003 0306 	and.w	r3, r3, #6
 80075d6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d102      	bne.n	80075e4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80075de:	2300      	movs	r3, #0
 80075e0:	75fb      	strb	r3, [r7, #23]
 80075e2:	e00a      	b.n	80075fa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d002      	beq.n	80075f0 <USB_GetDevSpeed+0x32>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b06      	cmp	r3, #6
 80075ee:	d102      	bne.n	80075f6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80075f0:	2302      	movs	r3, #2
 80075f2:	75fb      	strb	r3, [r7, #23]
 80075f4:	e001      	b.n	80075fa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80075f6:	230f      	movs	r3, #15
 80075f8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80075fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	371c      	adds	r7, #28
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	785b      	ldrb	r3, [r3, #1]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d13a      	bne.n	800769a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800762a:	69da      	ldr	r2, [r3, #28]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	f003 030f 	and.w	r3, r3, #15
 8007634:	2101      	movs	r1, #1
 8007636:	fa01 f303 	lsl.w	r3, r1, r3
 800763a:	b29b      	uxth	r3, r3
 800763c:	68f9      	ldr	r1, [r7, #12]
 800763e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007642:	4313      	orrs	r3, r2
 8007644:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	015a      	lsls	r2, r3, #5
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4413      	add	r3, r2
 800764e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d155      	bne.n	8007708 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	015a      	lsls	r2, r3, #5
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	4413      	add	r3, r2
 8007664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	791b      	ldrb	r3, [r3, #4]
 8007676:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007678:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	059b      	lsls	r3, r3, #22
 800767e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007680:	4313      	orrs	r3, r2
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	0151      	lsls	r1, r2, #5
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	440a      	add	r2, r1
 800768a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800768e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007692:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	e036      	b.n	8007708 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076a0:	69da      	ldr	r2, [r3, #28]
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	2101      	movs	r1, #1
 80076ac:	fa01 f303 	lsl.w	r3, r1, r3
 80076b0:	041b      	lsls	r3, r3, #16
 80076b2:	68f9      	ldr	r1, [r7, #12]
 80076b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076b8:	4313      	orrs	r3, r2
 80076ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	015a      	lsls	r2, r3, #5
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4413      	add	r3, r2
 80076c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d11a      	bne.n	8007708 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	015a      	lsls	r2, r3, #5
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	4413      	add	r3, r2
 80076da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	791b      	ldrb	r3, [r3, #4]
 80076ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076ee:	430b      	orrs	r3, r1
 80076f0:	4313      	orrs	r3, r2
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	0151      	lsls	r1, r2, #5
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	440a      	add	r2, r1
 80076fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007706:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
	...

08007718 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	785b      	ldrb	r3, [r3, #1]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d161      	bne.n	80077f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	015a      	lsls	r2, r3, #5
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	4413      	add	r3, r2
 800773c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007746:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800774a:	d11f      	bne.n	800778c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	4413      	add	r3, r2
 8007754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	0151      	lsls	r1, r2, #5
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	440a      	add	r2, r1
 8007762:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007766:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800776a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4413      	add	r3, r2
 8007774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68ba      	ldr	r2, [r7, #8]
 800777c:	0151      	lsls	r1, r2, #5
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	440a      	add	r2, r1
 8007782:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007786:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800778a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	f003 030f 	and.w	r3, r3, #15
 800779c:	2101      	movs	r1, #1
 800779e:	fa01 f303 	lsl.w	r3, r1, r3
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	43db      	mvns	r3, r3
 80077a6:	68f9      	ldr	r1, [r7, #12]
 80077a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077ac:	4013      	ands	r3, r2
 80077ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b6:	69da      	ldr	r2, [r3, #28]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	f003 030f 	and.w	r3, r3, #15
 80077c0:	2101      	movs	r1, #1
 80077c2:	fa01 f303 	lsl.w	r3, r1, r3
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	43db      	mvns	r3, r3
 80077ca:	68f9      	ldr	r1, [r7, #12]
 80077cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077d0:	4013      	ands	r3, r2
 80077d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	0159      	lsls	r1, r3, #5
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	440b      	add	r3, r1
 80077ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ee:	4619      	mov	r1, r3
 80077f0:	4b35      	ldr	r3, [pc, #212]	@ (80078c8 <USB_DeactivateEndpoint+0x1b0>)
 80077f2:	4013      	ands	r3, r2
 80077f4:	600b      	str	r3, [r1, #0]
 80077f6:	e060      	b.n	80078ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	015a      	lsls	r2, r3, #5
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	4413      	add	r3, r2
 8007800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800780a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800780e:	d11f      	bne.n	8007850 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	440a      	add	r2, r1
 8007826:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800782a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800782e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	015a      	lsls	r2, r3, #5
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	4413      	add	r3, r2
 8007838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68ba      	ldr	r2, [r7, #8]
 8007840:	0151      	lsls	r1, r2, #5
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	440a      	add	r2, r1
 8007846:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800784a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800784e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	f003 030f 	and.w	r3, r3, #15
 8007860:	2101      	movs	r1, #1
 8007862:	fa01 f303 	lsl.w	r3, r1, r3
 8007866:	041b      	lsls	r3, r3, #16
 8007868:	43db      	mvns	r3, r3
 800786a:	68f9      	ldr	r1, [r7, #12]
 800786c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007870:	4013      	ands	r3, r2
 8007872:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800787a:	69da      	ldr	r2, [r3, #28]
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	f003 030f 	and.w	r3, r3, #15
 8007884:	2101      	movs	r1, #1
 8007886:	fa01 f303 	lsl.w	r3, r1, r3
 800788a:	041b      	lsls	r3, r3, #16
 800788c:	43db      	mvns	r3, r3
 800788e:	68f9      	ldr	r1, [r7, #12]
 8007890:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007894:	4013      	ands	r3, r2
 8007896:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	0159      	lsls	r1, r3, #5
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	440b      	add	r3, r1
 80078ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b2:	4619      	mov	r1, r3
 80078b4:	4b05      	ldr	r3, [pc, #20]	@ (80078cc <USB_DeactivateEndpoint+0x1b4>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr
 80078c8:	ec337800 	.word	0xec337800
 80078cc:	eff37800 	.word	0xeff37800

080078d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b08a      	sub	sp, #40	@ 0x28
 80078d4:	af02      	add	r7, sp, #8
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	4613      	mov	r3, r2
 80078dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	785b      	ldrb	r3, [r3, #1]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	f040 817f 	bne.w	8007bf0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d132      	bne.n	8007960 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	015a      	lsls	r2, r3, #5
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	4413      	add	r3, r2
 8007902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	69ba      	ldr	r2, [r7, #24]
 800790a:	0151      	lsls	r1, r2, #5
 800790c:	69fa      	ldr	r2, [r7, #28]
 800790e:	440a      	add	r2, r1
 8007910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007914:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007918:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800791c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	4413      	add	r3, r2
 8007926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	0151      	lsls	r1, r2, #5
 8007930:	69fa      	ldr	r2, [r7, #28]
 8007932:	440a      	add	r2, r1
 8007934:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007938:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800793c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	015a      	lsls	r2, r3, #5
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	4413      	add	r3, r2
 8007946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	69ba      	ldr	r2, [r7, #24]
 800794e:	0151      	lsls	r1, r2, #5
 8007950:	69fa      	ldr	r2, [r7, #28]
 8007952:	440a      	add	r2, r1
 8007954:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007958:	0cdb      	lsrs	r3, r3, #19
 800795a:	04db      	lsls	r3, r3, #19
 800795c:	6113      	str	r3, [r2, #16]
 800795e:	e097      	b.n	8007a90 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	0151      	lsls	r1, r2, #5
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	440a      	add	r2, r1
 8007976:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800797a:	0cdb      	lsrs	r3, r3, #19
 800797c:	04db      	lsls	r3, r3, #19
 800797e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	015a      	lsls	r2, r3, #5
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	4413      	add	r3, r2
 8007988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	69ba      	ldr	r2, [r7, #24]
 8007990:	0151      	lsls	r1, r2, #5
 8007992:	69fa      	ldr	r2, [r7, #28]
 8007994:	440a      	add	r2, r1
 8007996:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800799a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800799e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80079a2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d11a      	bne.n	80079e0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	691a      	ldr	r2, [r3, #16]
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d903      	bls.n	80079be <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	689a      	ldr	r2, [r3, #8]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	015a      	lsls	r2, r3, #5
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	4413      	add	r3, r2
 80079c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	69ba      	ldr	r2, [r7, #24]
 80079ce:	0151      	lsls	r1, r2, #5
 80079d0:	69fa      	ldr	r2, [r7, #28]
 80079d2:	440a      	add	r2, r1
 80079d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079dc:	6113      	str	r3, [r2, #16]
 80079de:	e044      	b.n	8007a6a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	691a      	ldr	r2, [r3, #16]
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	4413      	add	r3, r2
 80079ea:	1e5a      	subs	r2, r3, #1
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079f4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a02:	691a      	ldr	r2, [r3, #16]
 8007a04:	8afb      	ldrh	r3, [r7, #22]
 8007a06:	04d9      	lsls	r1, r3, #19
 8007a08:	4ba4      	ldr	r3, [pc, #656]	@ (8007c9c <USB_EPStartXfer+0x3cc>)
 8007a0a:	400b      	ands	r3, r1
 8007a0c:	69b9      	ldr	r1, [r7, #24]
 8007a0e:	0148      	lsls	r0, r1, #5
 8007a10:	69f9      	ldr	r1, [r7, #28]
 8007a12:	4401      	add	r1, r0
 8007a14:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	791b      	ldrb	r3, [r3, #4]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d122      	bne.n	8007a6a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	015a      	lsls	r2, r3, #5
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	4413      	add	r3, r2
 8007a2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	69ba      	ldr	r2, [r7, #24]
 8007a34:	0151      	lsls	r1, r2, #5
 8007a36:	69fa      	ldr	r2, [r7, #28]
 8007a38:	440a      	add	r2, r1
 8007a3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a3e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007a42:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a50:	691a      	ldr	r2, [r3, #16]
 8007a52:	8afb      	ldrh	r3, [r7, #22]
 8007a54:	075b      	lsls	r3, r3, #29
 8007a56:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007a5a:	69b9      	ldr	r1, [r7, #24]
 8007a5c:	0148      	lsls	r0, r1, #5
 8007a5e:	69f9      	ldr	r1, [r7, #28]
 8007a60:	4401      	add	r1, r0
 8007a62:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a66:	4313      	orrs	r3, r2
 8007a68:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	015a      	lsls	r2, r3, #5
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a76:	691a      	ldr	r2, [r3, #16]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a80:	69b9      	ldr	r1, [r7, #24]
 8007a82:	0148      	lsls	r0, r1, #5
 8007a84:	69f9      	ldr	r1, [r7, #28]
 8007a86:	4401      	add	r1, r0
 8007a88:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d14b      	bne.n	8007b2e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d009      	beq.n	8007ab2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	015a      	lsls	r2, r3, #5
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aaa:	461a      	mov	r2, r3
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	69db      	ldr	r3, [r3, #28]
 8007ab0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	791b      	ldrb	r3, [r3, #4]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d128      	bne.n	8007b0c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d110      	bne.n	8007aec <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	015a      	lsls	r2, r3, #5
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	69ba      	ldr	r2, [r7, #24]
 8007ada:	0151      	lsls	r1, r2, #5
 8007adc:	69fa      	ldr	r2, [r7, #28]
 8007ade:	440a      	add	r2, r1
 8007ae0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ae4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ae8:	6013      	str	r3, [r2, #0]
 8007aea:	e00f      	b.n	8007b0c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	0151      	lsls	r1, r2, #5
 8007afe:	69fa      	ldr	r2, [r7, #28]
 8007b00:	440a      	add	r2, r1
 8007b02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b0a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	69ba      	ldr	r2, [r7, #24]
 8007b1c:	0151      	lsls	r1, r2, #5
 8007b1e:	69fa      	ldr	r2, [r7, #28]
 8007b20:	440a      	add	r2, r1
 8007b22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b26:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b2a:	6013      	str	r3, [r2, #0]
 8007b2c:	e166      	b.n	8007dfc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	015a      	lsls	r2, r3, #5
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	4413      	add	r3, r2
 8007b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	69ba      	ldr	r2, [r7, #24]
 8007b3e:	0151      	lsls	r1, r2, #5
 8007b40:	69fa      	ldr	r2, [r7, #28]
 8007b42:	440a      	add	r2, r1
 8007b44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b48:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b4c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	791b      	ldrb	r3, [r3, #4]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d015      	beq.n	8007b82 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 814e 	beq.w	8007dfc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	f003 030f 	and.w	r3, r3, #15
 8007b70:	2101      	movs	r1, #1
 8007b72:	fa01 f303 	lsl.w	r3, r1, r3
 8007b76:	69f9      	ldr	r1, [r7, #28]
 8007b78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007b80:	e13c      	b.n	8007dfc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d110      	bne.n	8007bb4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	015a      	lsls	r2, r3, #5
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	4413      	add	r3, r2
 8007b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	0151      	lsls	r1, r2, #5
 8007ba4:	69fa      	ldr	r2, [r7, #28]
 8007ba6:	440a      	add	r2, r1
 8007ba8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007bb0:	6013      	str	r3, [r2, #0]
 8007bb2:	e00f      	b.n	8007bd4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	69ba      	ldr	r2, [r7, #24]
 8007bc4:	0151      	lsls	r1, r2, #5
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	440a      	add	r2, r1
 8007bca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bd2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	68d9      	ldr	r1, [r3, #12]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	781a      	ldrb	r2, [r3, #0]
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	b298      	uxth	r0, r3
 8007be2:	79fb      	ldrb	r3, [r7, #7]
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	4603      	mov	r3, r0
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 f9b9 	bl	8007f60 <USB_WritePacket>
 8007bee:	e105      	b.n	8007dfc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	015a      	lsls	r2, r3, #5
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	69ba      	ldr	r2, [r7, #24]
 8007c00:	0151      	lsls	r1, r2, #5
 8007c02:	69fa      	ldr	r2, [r7, #28]
 8007c04:	440a      	add	r2, r1
 8007c06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c0a:	0cdb      	lsrs	r3, r3, #19
 8007c0c:	04db      	lsls	r3, r3, #19
 8007c0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	015a      	lsls	r2, r3, #5
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	4413      	add	r3, r2
 8007c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	69ba      	ldr	r2, [r7, #24]
 8007c20:	0151      	lsls	r1, r2, #5
 8007c22:	69fa      	ldr	r2, [r7, #28]
 8007c24:	440a      	add	r2, r1
 8007c26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c2a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007c2e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007c32:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d132      	bne.n	8007ca0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d003      	beq.n	8007c4a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	689a      	ldr	r2, [r3, #8]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	015a      	lsls	r2, r3, #5
 8007c56:	69fb      	ldr	r3, [r7, #28]
 8007c58:	4413      	add	r3, r2
 8007c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c5e:	691a      	ldr	r2, [r3, #16]
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	6a1b      	ldr	r3, [r3, #32]
 8007c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c68:	69b9      	ldr	r1, [r7, #24]
 8007c6a:	0148      	lsls	r0, r1, #5
 8007c6c:	69f9      	ldr	r1, [r7, #28]
 8007c6e:	4401      	add	r1, r0
 8007c70:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c74:	4313      	orrs	r3, r2
 8007c76:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	69ba      	ldr	r2, [r7, #24]
 8007c88:	0151      	lsls	r1, r2, #5
 8007c8a:	69fa      	ldr	r2, [r7, #28]
 8007c8c:	440a      	add	r2, r1
 8007c8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c96:	6113      	str	r3, [r2, #16]
 8007c98:	e062      	b.n	8007d60 <USB_EPStartXfer+0x490>
 8007c9a:	bf00      	nop
 8007c9c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	691b      	ldr	r3, [r3, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d123      	bne.n	8007cf0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb4:	691a      	ldr	r2, [r3, #16]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cbe:	69b9      	ldr	r1, [r7, #24]
 8007cc0:	0148      	lsls	r0, r1, #5
 8007cc2:	69f9      	ldr	r1, [r7, #28]
 8007cc4:	4401      	add	r1, r0
 8007cc6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	69ba      	ldr	r2, [r7, #24]
 8007cde:	0151      	lsls	r1, r2, #5
 8007ce0:	69fa      	ldr	r2, [r7, #28]
 8007ce2:	440a      	add	r2, r1
 8007ce4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ce8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007cec:	6113      	str	r3, [r2, #16]
 8007cee:	e037      	b.n	8007d60 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	691a      	ldr	r2, [r3, #16]
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	1e5a      	subs	r2, r3, #1
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d04:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	8afa      	ldrh	r2, [r7, #22]
 8007d0c:	fb03 f202 	mul.w	r2, r3, r2
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	015a      	lsls	r2, r3, #5
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d20:	691a      	ldr	r2, [r3, #16]
 8007d22:	8afb      	ldrh	r3, [r7, #22]
 8007d24:	04d9      	lsls	r1, r3, #19
 8007d26:	4b38      	ldr	r3, [pc, #224]	@ (8007e08 <USB_EPStartXfer+0x538>)
 8007d28:	400b      	ands	r3, r1
 8007d2a:	69b9      	ldr	r1, [r7, #24]
 8007d2c:	0148      	lsls	r0, r1, #5
 8007d2e:	69f9      	ldr	r1, [r7, #28]
 8007d30:	4401      	add	r1, r0
 8007d32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d36:	4313      	orrs	r3, r2
 8007d38:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	69fb      	ldr	r3, [r7, #28]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d46:	691a      	ldr	r2, [r3, #16]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	6a1b      	ldr	r3, [r3, #32]
 8007d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d50:	69b9      	ldr	r1, [r7, #24]
 8007d52:	0148      	lsls	r0, r1, #5
 8007d54:	69f9      	ldr	r1, [r7, #28]
 8007d56:	4401      	add	r1, r0
 8007d58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007d60:	79fb      	ldrb	r3, [r7, #7]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d10d      	bne.n	8007d82 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d009      	beq.n	8007d82 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	68d9      	ldr	r1, [r3, #12]
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d7e:	460a      	mov	r2, r1
 8007d80:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	791b      	ldrb	r3, [r3, #4]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d128      	bne.n	8007ddc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d110      	bne.n	8007dbc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	0151      	lsls	r1, r2, #5
 8007dac:	69fa      	ldr	r2, [r7, #28]
 8007dae:	440a      	add	r2, r1
 8007db0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007db4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	e00f      	b.n	8007ddc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	015a      	lsls	r2, r3, #5
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	0151      	lsls	r1, r2, #5
 8007dce:	69fa      	ldr	r2, [r7, #28]
 8007dd0:	440a      	add	r2, r1
 8007dd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dda:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	015a      	lsls	r2, r3, #5
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	4413      	add	r3, r2
 8007de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	69ba      	ldr	r2, [r7, #24]
 8007dec:	0151      	lsls	r1, r2, #5
 8007dee:	69fa      	ldr	r2, [r7, #28]
 8007df0:	440a      	add	r2, r1
 8007df2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007df6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007dfa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	1ff80000 	.word	0x1ff80000

08007e0c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e16:	2300      	movs	r3, #0
 8007e18:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	785b      	ldrb	r3, [r3, #1]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d14a      	bne.n	8007ec0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	015a      	lsls	r2, r3, #5
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	4413      	add	r3, r2
 8007e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e42:	f040 8086 	bne.w	8007f52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	7812      	ldrb	r2, [r2, #0]
 8007e5a:	0151      	lsls	r1, r2, #5
 8007e5c:	693a      	ldr	r2, [r7, #16]
 8007e5e:	440a      	add	r2, r1
 8007e60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e68:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	7812      	ldrb	r2, [r2, #0]
 8007e7e:	0151      	lsls	r1, r2, #5
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	440a      	add	r2, r1
 8007e84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	3301      	adds	r3, #1
 8007e92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d902      	bls.n	8007ea4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ea2:	e056      	b.n	8007f52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	015a      	lsls	r2, r3, #5
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	4413      	add	r3, r2
 8007eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ebc:	d0e7      	beq.n	8007e8e <USB_EPStopXfer+0x82>
 8007ebe:	e048      	b.n	8007f52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	015a      	lsls	r2, r3, #5
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	4413      	add	r3, r2
 8007eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ed4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ed8:	d13b      	bne.n	8007f52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	015a      	lsls	r2, r3, #5
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	7812      	ldrb	r2, [r2, #0]
 8007eee:	0151      	lsls	r1, r2, #5
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	440a      	add	r2, r1
 8007ef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ef8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007efc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	7812      	ldrb	r2, [r2, #0]
 8007f12:	0151      	lsls	r1, r2, #5
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	440a      	add	r2, r1
 8007f18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	3301      	adds	r3, #1
 8007f26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d902      	bls.n	8007f38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	75fb      	strb	r3, [r7, #23]
          break;
 8007f36:	e00c      	b.n	8007f52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	781b      	ldrb	r3, [r3, #0]
 8007f3c:	015a      	lsls	r2, r3, #5
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	4413      	add	r3, r2
 8007f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f50:	d0e7      	beq.n	8007f22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	371c      	adds	r7, #28
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b089      	sub	sp, #36	@ 0x24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	4611      	mov	r1, r2
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	460b      	mov	r3, r1
 8007f70:	71fb      	strb	r3, [r7, #7]
 8007f72:	4613      	mov	r3, r2
 8007f74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d123      	bne.n	8007fce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f86:	88bb      	ldrh	r3, [r7, #4]
 8007f88:	3303      	adds	r3, #3
 8007f8a:	089b      	lsrs	r3, r3, #2
 8007f8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f8e:	2300      	movs	r3, #0
 8007f90:	61bb      	str	r3, [r7, #24]
 8007f92:	e018      	b.n	8007fc6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f94:	79fb      	ldrb	r3, [r7, #7]
 8007f96:	031a      	lsls	r2, r3, #12
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	3301      	adds	r3, #1
 8007fac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fba:	69fb      	ldr	r3, [r7, #28]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	61bb      	str	r3, [r7, #24]
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d3e2      	bcc.n	8007f94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3724      	adds	r7, #36	@ 0x24
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b08b      	sub	sp, #44	@ 0x2c
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007ff2:	88fb      	ldrh	r3, [r7, #6]
 8007ff4:	089b      	lsrs	r3, r3, #2
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007ffa:	88fb      	ldrh	r3, [r7, #6]
 8007ffc:	f003 0303 	and.w	r3, r3, #3
 8008000:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008002:	2300      	movs	r3, #0
 8008004:	623b      	str	r3, [r7, #32]
 8008006:	e014      	b.n	8008032 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008012:	601a      	str	r2, [r3, #0]
    pDest++;
 8008014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008016:	3301      	adds	r3, #1
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	3301      	adds	r3, #1
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008022:	3301      	adds	r3, #1
 8008024:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	3301      	adds	r3, #1
 800802a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	3301      	adds	r3, #1
 8008030:	623b      	str	r3, [r7, #32]
 8008032:	6a3a      	ldr	r2, [r7, #32]
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	429a      	cmp	r2, r3
 8008038:	d3e6      	bcc.n	8008008 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800803a:	8bfb      	ldrh	r3, [r7, #30]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d01e      	beq.n	800807e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008040:	2300      	movs	r3, #0
 8008042:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800804a:	461a      	mov	r2, r3
 800804c:	f107 0310 	add.w	r3, r7, #16
 8008050:	6812      	ldr	r2, [r2, #0]
 8008052:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008054:	693a      	ldr	r2, [r7, #16]
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	b2db      	uxtb	r3, r3
 800805a:	00db      	lsls	r3, r3, #3
 800805c:	fa22 f303 	lsr.w	r3, r2, r3
 8008060:	b2da      	uxtb	r2, r3
 8008062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008064:	701a      	strb	r2, [r3, #0]
      i++;
 8008066:	6a3b      	ldr	r3, [r7, #32]
 8008068:	3301      	adds	r3, #1
 800806a:	623b      	str	r3, [r7, #32]
      pDest++;
 800806c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806e:	3301      	adds	r3, #1
 8008070:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008072:	8bfb      	ldrh	r3, [r7, #30]
 8008074:	3b01      	subs	r3, #1
 8008076:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008078:	8bfb      	ldrh	r3, [r7, #30]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1ea      	bne.n	8008054 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008080:	4618      	mov	r0, r3
 8008082:	372c      	adds	r7, #44	@ 0x2c
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	785b      	ldrb	r3, [r3, #1]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d12c      	bne.n	8008102 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	015a      	lsls	r2, r3, #5
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	4413      	add	r3, r2
 80080b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	db12      	blt.n	80080e0 <USB_EPSetStall+0x54>
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00f      	beq.n	80080e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	015a      	lsls	r2, r3, #5
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	0151      	lsls	r1, r2, #5
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	440a      	add	r2, r1
 80080d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080da:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	015a      	lsls	r2, r3, #5
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	4413      	add	r3, r2
 80080e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	0151      	lsls	r1, r2, #5
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	440a      	add	r2, r1
 80080f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080fe:	6013      	str	r3, [r2, #0]
 8008100:	e02b      	b.n	800815a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	4413      	add	r3, r2
 800810a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	db12      	blt.n	800813a <USB_EPSetStall+0xae>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00f      	beq.n	800813a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	015a      	lsls	r2, r3, #5
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4413      	add	r3, r2
 8008122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	0151      	lsls	r1, r2, #5
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	440a      	add	r2, r1
 8008130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008134:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008138:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	4413      	add	r3, r2
 8008142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68ba      	ldr	r2, [r7, #8]
 800814a:	0151      	lsls	r1, r2, #5
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	440a      	add	r2, r1
 8008150:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008154:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008158:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3714      	adds	r7, #20
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	785b      	ldrb	r3, [r3, #1]
 8008180:	2b01      	cmp	r3, #1
 8008182:	d128      	bne.n	80081d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	015a      	lsls	r2, r3, #5
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4413      	add	r3, r2
 800818c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	68ba      	ldr	r2, [r7, #8]
 8008194:	0151      	lsls	r1, r2, #5
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	440a      	add	r2, r1
 800819a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800819e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	791b      	ldrb	r3, [r3, #4]
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d003      	beq.n	80081b4 <USB_EPClearStall+0x4c>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	791b      	ldrb	r3, [r3, #4]
 80081b0:	2b02      	cmp	r3, #2
 80081b2:	d138      	bne.n	8008226 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	015a      	lsls	r2, r3, #5
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	4413      	add	r3, r2
 80081bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	0151      	lsls	r1, r2, #5
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	440a      	add	r2, r1
 80081ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	e027      	b.n	8008226 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	015a      	lsls	r2, r3, #5
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	4413      	add	r3, r2
 80081de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68ba      	ldr	r2, [r7, #8]
 80081e6:	0151      	lsls	r1, r2, #5
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	440a      	add	r2, r1
 80081ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	791b      	ldrb	r3, [r3, #4]
 80081fa:	2b03      	cmp	r3, #3
 80081fc:	d003      	beq.n	8008206 <USB_EPClearStall+0x9e>
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	791b      	ldrb	r3, [r3, #4]
 8008202:	2b02      	cmp	r3, #2
 8008204:	d10f      	bne.n	8008226 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	015a      	lsls	r2, r3, #5
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	4413      	add	r3, r2
 800820e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	0151      	lsls	r1, r2, #5
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	440a      	add	r2, r1
 800821c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008224:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	460b      	mov	r3, r1
 800823e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68fa      	ldr	r2, [r7, #12]
 800824e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008252:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008256:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	78fb      	ldrb	r3, [r7, #3]
 8008262:	011b      	lsls	r3, r3, #4
 8008264:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008268:	68f9      	ldr	r1, [r7, #12]
 800826a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800826e:	4313      	orrs	r3, r2
 8008270:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3714      	adds	r7, #20
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800829a:	f023 0303 	bic.w	r3, r3, #3
 800829e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082ae:	f023 0302 	bic.w	r3, r3, #2
 80082b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082c2:	b480      	push	{r7}
 80082c4:	b085      	sub	sp, #20
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082dc:	f023 0303 	bic.w	r3, r3, #3
 80082e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082f0:	f043 0302 	orr.w	r3, r3, #2
 80082f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008304:	b480      	push	{r7}
 8008306:	b085      	sub	sp, #20
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	4013      	ands	r3, r2
 800831a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800831c:	68fb      	ldr	r3, [r7, #12]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3714      	adds	r7, #20
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800832a:	b480      	push	{r7}
 800832c:	b085      	sub	sp, #20
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800833c:	699b      	ldr	r3, [r3, #24]
 800833e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008346:	69db      	ldr	r3, [r3, #28]
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	4013      	ands	r3, r2
 800834c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	0c1b      	lsrs	r3, r3, #16
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr

0800835e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800835e:	b480      	push	{r7}
 8008360:	b085      	sub	sp, #20
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008370:	699b      	ldr	r3, [r3, #24]
 8008372:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800837a:	69db      	ldr	r3, [r3, #28]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	4013      	ands	r3, r2
 8008380:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	b29b      	uxth	r3, r3
}
 8008386:	4618      	mov	r0, r3
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008392:	b480      	push	{r7}
 8008394:	b085      	sub	sp, #20
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
 800839a:	460b      	mov	r3, r1
 800839c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80083a2:	78fb      	ldrb	r3, [r7, #3]
 80083a4:	015a      	lsls	r2, r3, #5
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	4413      	add	r3, r2
 80083aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	4013      	ands	r3, r2
 80083be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80083c0:	68bb      	ldr	r3, [r7, #8]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3714      	adds	r7, #20
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr

080083ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80083ce:	b480      	push	{r7}
 80083d0:	b087      	sub	sp, #28
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	460b      	mov	r3, r1
 80083d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80083f2:	78fb      	ldrb	r3, [r7, #3]
 80083f4:	f003 030f 	and.w	r3, r3, #15
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	fa22 f303 	lsr.w	r3, r2, r3
 80083fe:	01db      	lsls	r3, r3, #7
 8008400:	b2db      	uxtb	r3, r3
 8008402:	693a      	ldr	r2, [r7, #16]
 8008404:	4313      	orrs	r3, r2
 8008406:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008408:	78fb      	ldrb	r3, [r7, #3]
 800840a:	015a      	lsls	r2, r3, #5
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	4413      	add	r3, r2
 8008410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	693a      	ldr	r2, [r7, #16]
 8008418:	4013      	ands	r3, r2
 800841a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800841c:	68bb      	ldr	r3, [r7, #8]
}
 800841e:	4618      	mov	r0, r3
 8008420:	371c      	adds	r7, #28
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800842a:	b480      	push	{r7}
 800842c:	b083      	sub	sp, #12
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	f003 0301 	and.w	r3, r3, #1
}
 800843a:	4618      	mov	r0, r3
 800843c:	370c      	adds	r7, #12
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008446:	b480      	push	{r7}
 8008448:	b085      	sub	sp, #20
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008460:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008464:	f023 0307 	bic.w	r3, r3, #7
 8008468:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	68fa      	ldr	r2, [r7, #12]
 8008474:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800847c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800848c:	b480      	push	{r7}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	460b      	mov	r3, r1
 8008496:	607a      	str	r2, [r7, #4]
 8008498:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	333c      	adds	r3, #60	@ 0x3c
 80084a2:	3304      	adds	r3, #4
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	4a26      	ldr	r2, [pc, #152]	@ (8008544 <USB_EP0_OutStart+0xb8>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d90a      	bls.n	80084c6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084c0:	d101      	bne.n	80084c6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80084c2:	2300      	movs	r3, #0
 80084c4:	e037      	b.n	8008536 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084cc:	461a      	mov	r2, r3
 80084ce:	2300      	movs	r3, #0
 80084d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	697a      	ldr	r2, [r7, #20]
 80084f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084f4:	f043 0318 	orr.w	r3, r3, #24
 80084f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008500:	691b      	ldr	r3, [r3, #16]
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008508:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800850c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800850e:	7afb      	ldrb	r3, [r7, #11]
 8008510:	2b01      	cmp	r3, #1
 8008512:	d10f      	bne.n	8008534 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851a:	461a      	mov	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	697a      	ldr	r2, [r7, #20]
 800852a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800852e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008532:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	4f54300a 	.word	0x4f54300a

08008548 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008548:	b480      	push	{r7}
 800854a:	b085      	sub	sp, #20
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008550:	2300      	movs	r3, #0
 8008552:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	3301      	adds	r3, #1
 8008558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008560:	d901      	bls.n	8008566 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008562:	2303      	movs	r3, #3
 8008564:	e022      	b.n	80085ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	2b00      	cmp	r3, #0
 800856c:	daf2      	bge.n	8008554 <USB_CoreReset+0xc>

  count = 10U;
 800856e:	230a      	movs	r3, #10
 8008570:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008572:	e002      	b.n	800857a <USB_CoreReset+0x32>
  {
    count--;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	3b01      	subs	r3, #1
 8008578:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1f9      	bne.n	8008574 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	f043 0201 	orr.w	r2, r3, #1
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	3301      	adds	r3, #1
 8008590:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008598:	d901      	bls.n	800859e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800859a:	2303      	movs	r3, #3
 800859c:	e006      	b.n	80085ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d0f0      	beq.n	800858c <USB_CoreReset+0x44>

  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	460b      	mov	r3, r1
 80085c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80085c4:	2010      	movs	r0, #16
 80085c6:	f002 f923 	bl	800a810 <USBD_static_malloc>
 80085ca:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d109      	bne.n	80085e6 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	32b0      	adds	r2, #176	@ 0xb0
 80085dc:	2100      	movs	r1, #0
 80085de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80085e2:	2302      	movs	r3, #2
 80085e4:	e048      	b.n	8008678 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	32b0      	adds	r2, #176	@ 0xb0
 80085f0:	68f9      	ldr	r1, [r7, #12]
 80085f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	32b0      	adds	r2, #176	@ 0xb0
 8008600:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	7c1b      	ldrb	r3, [r3, #16]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10d      	bne.n	800862e <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8008612:	4b1b      	ldr	r3, [pc, #108]	@ (8008680 <USBD_HID_Init+0xc8>)
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	f003 020f 	and.w	r2, r3, #15
 800861a:	6879      	ldr	r1, [r7, #4]
 800861c:	4613      	mov	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	4413      	add	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	440b      	add	r3, r1
 8008626:	331c      	adds	r3, #28
 8008628:	2207      	movs	r2, #7
 800862a:	601a      	str	r2, [r3, #0]
 800862c:	e00c      	b.n	8008648 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800862e:	4b14      	ldr	r3, [pc, #80]	@ (8008680 <USBD_HID_Init+0xc8>)
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	f003 020f 	and.w	r2, r3, #15
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	4613      	mov	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	4413      	add	r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	331c      	adds	r3, #28
 8008644:	220a      	movs	r2, #10
 8008646:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8008648:	4b0d      	ldr	r3, [pc, #52]	@ (8008680 <USBD_HID_Init+0xc8>)
 800864a:	7819      	ldrb	r1, [r3, #0]
 800864c:	2304      	movs	r3, #4
 800864e:	2203      	movs	r2, #3
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f001 ffcc 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8008656:	4b0a      	ldr	r3, [pc, #40]	@ (8008680 <USBD_HID_Init+0xc8>)
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	f003 020f 	and.w	r2, r3, #15
 800865e:	6879      	ldr	r1, [r7, #4]
 8008660:	4613      	mov	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4413      	add	r3, r2
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	440b      	add	r3, r1
 800866a:	3323      	adds	r3, #35	@ 0x23
 800866c:	2201      	movs	r2, #1
 800866e:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8008676:	2300      	movs	r3, #0
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	200000ca 	.word	0x200000ca

08008684 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8008690:	4b1f      	ldr	r3, [pc, #124]	@ (8008710 <USBD_HID_DeInit+0x8c>)
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	4619      	mov	r1, r3
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f001 ffcf 	bl	800a63a <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800869c:	4b1c      	ldr	r3, [pc, #112]	@ (8008710 <USBD_HID_DeInit+0x8c>)
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	f003 020f 	and.w	r2, r3, #15
 80086a4:	6879      	ldr	r1, [r7, #4]
 80086a6:	4613      	mov	r3, r2
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	4413      	add	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	440b      	add	r3, r1
 80086b0:	3323      	adds	r3, #35	@ 0x23
 80086b2:	2200      	movs	r2, #0
 80086b4:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 80086b6:	4b16      	ldr	r3, [pc, #88]	@ (8008710 <USBD_HID_DeInit+0x8c>)
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	f003 020f 	and.w	r2, r3, #15
 80086be:	6879      	ldr	r1, [r7, #4]
 80086c0:	4613      	mov	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	4413      	add	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	440b      	add	r3, r1
 80086ca:	331c      	adds	r3, #28
 80086cc:	2200      	movs	r2, #0
 80086ce:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	32b0      	adds	r2, #176	@ 0xb0
 80086da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d011      	beq.n	8008706 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	32b0      	adds	r2, #176	@ 0xb0
 80086ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f002 f89b 	bl	800a82c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	32b0      	adds	r2, #176	@ 0xb0
 8008700:	2100      	movs	r1, #0
 8008702:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}
 8008710:	200000ca 	.word	0x200000ca

08008714 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	32b0      	adds	r2, #176	@ 0xb0
 8008728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872c:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800872e:	2300      	movs	r3, #0
 8008730:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8008732:	2300      	movs	r3, #0
 8008734:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800873c:	2303      	movs	r3, #3
 800873e:	e0e8      	b.n	8008912 <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008748:	2b00      	cmp	r3, #0
 800874a:	d046      	beq.n	80087da <USBD_HID_Setup+0xc6>
 800874c:	2b20      	cmp	r3, #32
 800874e:	f040 80d8 	bne.w	8008902 <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	785b      	ldrb	r3, [r3, #1]
 8008756:	3b02      	subs	r3, #2
 8008758:	2b09      	cmp	r3, #9
 800875a:	d836      	bhi.n	80087ca <USBD_HID_Setup+0xb6>
 800875c:	a201      	add	r2, pc, #4	@ (adr r2, 8008764 <USBD_HID_Setup+0x50>)
 800875e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008762:	bf00      	nop
 8008764:	080087bb 	.word	0x080087bb
 8008768:	0800879b 	.word	0x0800879b
 800876c:	080087cb 	.word	0x080087cb
 8008770:	080087cb 	.word	0x080087cb
 8008774:	080087cb 	.word	0x080087cb
 8008778:	080087cb 	.word	0x080087cb
 800877c:	080087cb 	.word	0x080087cb
 8008780:	080087cb 	.word	0x080087cb
 8008784:	080087a9 	.word	0x080087a9
 8008788:	0800878d 	.word	0x0800878d
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	885b      	ldrh	r3, [r3, #2]
 8008790:	b2db      	uxtb	r3, r3
 8008792:	461a      	mov	r2, r3
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	601a      	str	r2, [r3, #0]
          break;
 8008798:	e01e      	b.n	80087d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f001 fbcb 	bl	8009f3c <USBD_CtlSendData>
          break;
 80087a6:	e017      	b.n	80087d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	885b      	ldrh	r3, [r3, #2]
 80087ac:	0a1b      	lsrs	r3, r3, #8
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	461a      	mov	r2, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	605a      	str	r2, [r3, #4]
          break;
 80087b8:	e00e      	b.n	80087d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	3304      	adds	r3, #4
 80087be:	2201      	movs	r2, #1
 80087c0:	4619      	mov	r1, r3
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f001 fbba 	bl	8009f3c <USBD_CtlSendData>
          break;
 80087c8:	e006      	b.n	80087d8 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80087ca:	6839      	ldr	r1, [r7, #0]
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f001 fb38 	bl	8009e42 <USBD_CtlError>
          ret = USBD_FAIL;
 80087d2:	2303      	movs	r3, #3
 80087d4:	75fb      	strb	r3, [r7, #23]
          break;
 80087d6:	bf00      	nop
      }
      break;
 80087d8:	e09a      	b.n	8008910 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	785b      	ldrb	r3, [r3, #1]
 80087de:	2b0b      	cmp	r3, #11
 80087e0:	f200 8086 	bhi.w	80088f0 <USBD_HID_Setup+0x1dc>
 80087e4:	a201      	add	r2, pc, #4	@ (adr r2, 80087ec <USBD_HID_Setup+0xd8>)
 80087e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ea:	bf00      	nop
 80087ec:	0800881d 	.word	0x0800881d
 80087f0:	080088ff 	.word	0x080088ff
 80087f4:	080088f1 	.word	0x080088f1
 80087f8:	080088f1 	.word	0x080088f1
 80087fc:	080088f1 	.word	0x080088f1
 8008800:	080088f1 	.word	0x080088f1
 8008804:	08008847 	.word	0x08008847
 8008808:	080088f1 	.word	0x080088f1
 800880c:	080088f1 	.word	0x080088f1
 8008810:	080088f1 	.word	0x080088f1
 8008814:	0800889f 	.word	0x0800889f
 8008818:	080088c9 	.word	0x080088c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008822:	b2db      	uxtb	r3, r3
 8008824:	2b03      	cmp	r3, #3
 8008826:	d107      	bne.n	8008838 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008828:	f107 030a 	add.w	r3, r7, #10
 800882c:	2202      	movs	r2, #2
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f001 fb83 	bl	8009f3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008836:	e063      	b.n	8008900 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f001 fb01 	bl	8009e42 <USBD_CtlError>
            ret = USBD_FAIL;
 8008840:	2303      	movs	r3, #3
 8008842:	75fb      	strb	r3, [r7, #23]
          break;
 8008844:	e05c      	b.n	8008900 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	885b      	ldrh	r3, [r3, #2]
 800884a:	0a1b      	lsrs	r3, r3, #8
 800884c:	b29b      	uxth	r3, r3
 800884e:	2b22      	cmp	r3, #34	@ 0x22
 8008850:	d108      	bne.n	8008864 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	88db      	ldrh	r3, [r3, #6]
 8008856:	2b4a      	cmp	r3, #74	@ 0x4a
 8008858:	bf28      	it	cs
 800885a:	234a      	movcs	r3, #74	@ 0x4a
 800885c:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800885e:	4b2f      	ldr	r3, [pc, #188]	@ (800891c <USBD_HID_Setup+0x208>)
 8008860:	613b      	str	r3, [r7, #16]
 8008862:	e015      	b.n	8008890 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	885b      	ldrh	r3, [r3, #2]
 8008868:	0a1b      	lsrs	r3, r3, #8
 800886a:	b29b      	uxth	r3, r3
 800886c:	2b21      	cmp	r3, #33	@ 0x21
 800886e:	d108      	bne.n	8008882 <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8008870:	4b2b      	ldr	r3, [pc, #172]	@ (8008920 <USBD_HID_Setup+0x20c>)
 8008872:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	88db      	ldrh	r3, [r3, #6]
 8008878:	2b09      	cmp	r3, #9
 800887a:	bf28      	it	cs
 800887c:	2309      	movcs	r3, #9
 800887e:	82bb      	strh	r3, [r7, #20]
 8008880:	e006      	b.n	8008890 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f001 fadc 	bl	8009e42 <USBD_CtlError>
            ret = USBD_FAIL;
 800888a:	2303      	movs	r3, #3
 800888c:	75fb      	strb	r3, [r7, #23]
            break;
 800888e:	e037      	b.n	8008900 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8008890:	8abb      	ldrh	r3, [r7, #20]
 8008892:	461a      	mov	r2, r3
 8008894:	6939      	ldr	r1, [r7, #16]
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f001 fb50 	bl	8009f3c <USBD_CtlSendData>
          break;
 800889c:	e030      	b.n	8008900 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b03      	cmp	r3, #3
 80088a8:	d107      	bne.n	80088ba <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3308      	adds	r3, #8
 80088ae:	2201      	movs	r2, #1
 80088b0:	4619      	mov	r1, r3
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f001 fb42 	bl	8009f3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80088b8:	e022      	b.n	8008900 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80088ba:	6839      	ldr	r1, [r7, #0]
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f001 fac0 	bl	8009e42 <USBD_CtlError>
            ret = USBD_FAIL;
 80088c2:	2303      	movs	r3, #3
 80088c4:	75fb      	strb	r3, [r7, #23]
          break;
 80088c6:	e01b      	b.n	8008900 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b03      	cmp	r3, #3
 80088d2:	d106      	bne.n	80088e2 <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	885b      	ldrh	r3, [r3, #2]
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	461a      	mov	r2, r3
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80088e0:	e00e      	b.n	8008900 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80088e2:	6839      	ldr	r1, [r7, #0]
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f001 faac 	bl	8009e42 <USBD_CtlError>
            ret = USBD_FAIL;
 80088ea:	2303      	movs	r3, #3
 80088ec:	75fb      	strb	r3, [r7, #23]
          break;
 80088ee:	e007      	b.n	8008900 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80088f0:	6839      	ldr	r1, [r7, #0]
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f001 faa5 	bl	8009e42 <USBD_CtlError>
          ret = USBD_FAIL;
 80088f8:	2303      	movs	r3, #3
 80088fa:	75fb      	strb	r3, [r7, #23]
          break;
 80088fc:	e000      	b.n	8008900 <USBD_HID_Setup+0x1ec>
          break;
 80088fe:	bf00      	nop
      }
      break;
 8008900:	e006      	b.n	8008910 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8008902:	6839      	ldr	r1, [r7, #0]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f001 fa9c 	bl	8009e42 <USBD_CtlError>
      ret = USBD_FAIL;
 800890a:	2303      	movs	r3, #3
 800890c:	75fb      	strb	r3, [r7, #23]
      break;
 800890e:	bf00      	nop
  }

  return (uint8_t)ret;
 8008910:	7dfb      	ldrb	r3, [r7, #23]
}
 8008912:	4618      	mov	r0, r3
 8008914:	3718      	adds	r7, #24
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	20000080 	.word	0x20000080
 8008920:	20000068 	.word	0x20000068

08008924 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800892c:	2181      	movs	r1, #129	@ 0x81
 800892e:	4809      	ldr	r0, [pc, #36]	@ (8008954 <USBD_HID_GetFSCfgDesc+0x30>)
 8008930:	f000 fc4e 	bl	80091d0 <USBD_GetEpDesc>
 8008934:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d002      	beq.n	8008942 <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	220a      	movs	r2, #10
 8008940:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2222      	movs	r2, #34	@ 0x22
 8008946:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8008948:	4b02      	ldr	r3, [pc, #8]	@ (8008954 <USBD_HID_GetFSCfgDesc+0x30>)
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	20000044 	.word	0x20000044

08008958 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8008960:	2181      	movs	r1, #129	@ 0x81
 8008962:	4809      	ldr	r0, [pc, #36]	@ (8008988 <USBD_HID_GetHSCfgDesc+0x30>)
 8008964:	f000 fc34 	bl	80091d0 <USBD_GetEpDesc>
 8008968:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d002      	beq.n	8008976 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2207      	movs	r2, #7
 8008974:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2222      	movs	r2, #34	@ 0x22
 800897a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800897c:	4b02      	ldr	r3, [pc, #8]	@ (8008988 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800897e:	4618      	mov	r0, r3
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	20000044 	.word	0x20000044

0800898c <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8008994:	2181      	movs	r1, #129	@ 0x81
 8008996:	4809      	ldr	r0, [pc, #36]	@ (80089bc <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8008998:	f000 fc1a 	bl	80091d0 <USBD_GetEpDesc>
 800899c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d002      	beq.n	80089aa <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	220a      	movs	r2, #10
 80089a8:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2222      	movs	r2, #34	@ 0x22
 80089ae:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80089b0:	4b02      	ldr	r3, [pc, #8]	@ (80089bc <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	20000044 	.word	0x20000044

080089c0 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	32b0      	adds	r2, #176	@ 0xb0
 80089d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089da:	2200      	movs	r2, #0
 80089dc:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80089de:	2300      	movs	r3, #0
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	220a      	movs	r2, #10
 80089f8:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 80089fa:	4b03      	ldr	r3, [pc, #12]	@ (8008a08 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr
 8008a08:	20000074 	.word	0x20000074

08008a0c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b086      	sub	sp, #24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	4613      	mov	r3, r2
 8008a18:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d101      	bne.n	8008a24 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e01f      	b.n	8008a64 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d003      	beq.n	8008a4a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	79fa      	ldrb	r2, [r7, #7]
 8008a56:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f001 fd5b 	bl	800a514 <USBD_LL_Init>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008a80:	2303      	movs	r3, #3
 8008a82:	e025      	b.n	8008ad0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	683a      	ldr	r2, [r7, #0]
 8008a88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	32ae      	adds	r2, #174	@ 0xae
 8008a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d00f      	beq.n	8008ac0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	32ae      	adds	r2, #174	@ 0xae
 8008aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab0:	f107 020e 	add.w	r2, r7, #14
 8008ab4:	4610      	mov	r0, r2
 8008ab6:	4798      	blx	r3
 8008ab8:	4602      	mov	r2, r0
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f001 fd69 	bl	800a5b8 <USBD_LL_Start>
 8008ae6:	4603      	mov	r3, r0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3708      	adds	r7, #8
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008af8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b084      	sub	sp, #16
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	460b      	mov	r3, r1
 8008b10:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b12:	2300      	movs	r3, #0
 8008b14:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d009      	beq.n	8008b34 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	78fa      	ldrb	r2, [r7, #3]
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	4798      	blx	r3
 8008b30:	4603      	mov	r3, r0
 8008b32:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	460b      	mov	r3, r1
 8008b48:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	78fa      	ldrb	r2, [r7, #3]
 8008b58:	4611      	mov	r1, r2
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	4798      	blx	r3
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d001      	beq.n	8008b68 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008b64:	2303      	movs	r3, #3
 8008b66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b084      	sub	sp, #16
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b82:	6839      	ldr	r1, [r7, #0]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f001 f922 	bl	8009dce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008b98:	461a      	mov	r2, r3
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ba6:	f003 031f 	and.w	r3, r3, #31
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d01a      	beq.n	8008be4 <USBD_LL_SetupStage+0x72>
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d822      	bhi.n	8008bf8 <USBD_LL_SetupStage+0x86>
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d002      	beq.n	8008bbc <USBD_LL_SetupStage+0x4a>
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d00a      	beq.n	8008bd0 <USBD_LL_SetupStage+0x5e>
 8008bba:	e01d      	b.n	8008bf8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fb77 	bl	80092b8 <USBD_StdDevReq>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	73fb      	strb	r3, [r7, #15]
      break;
 8008bce:	e020      	b.n	8008c12 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fbdf 	bl	800939c <USBD_StdItfReq>
 8008bde:	4603      	mov	r3, r0
 8008be0:	73fb      	strb	r3, [r7, #15]
      break;
 8008be2:	e016      	b.n	8008c12 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008bea:	4619      	mov	r1, r3
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 fc41 	bl	8009474 <USBD_StdEPReq>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	73fb      	strb	r3, [r7, #15]
      break;
 8008bf6:	e00c      	b.n	8008c12 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008bfe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	4619      	mov	r1, r3
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f001 fd36 	bl	800a678 <USBD_LL_StallEP>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008c10:	bf00      	nop
  }

  return ret;
 8008c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b086      	sub	sp, #24
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	460b      	mov	r3, r1
 8008c26:	607a      	str	r2, [r7, #4]
 8008c28:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008c2e:	7afb      	ldrb	r3, [r7, #11]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d177      	bne.n	8008d24 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008c3a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008c42:	2b03      	cmp	r3, #3
 8008c44:	f040 80a1 	bne.w	8008d8a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	693a      	ldr	r2, [r7, #16]
 8008c4e:	8992      	ldrh	r2, [r2, #12]
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d91c      	bls.n	8008c8e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	693a      	ldr	r2, [r7, #16]
 8008c5a:	8992      	ldrh	r2, [r2, #12]
 8008c5c:	1a9a      	subs	r2, r3, r2
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	8992      	ldrh	r2, [r2, #12]
 8008c6a:	441a      	add	r2, r3
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	6919      	ldr	r1, [r3, #16]
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	899b      	ldrh	r3, [r3, #12]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	bf38      	it	cc
 8008c82:	4613      	movcc	r3, r2
 8008c84:	461a      	mov	r2, r3
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f001 f987 	bl	8009f9a <USBD_CtlContinueRx>
 8008c8c:	e07d      	b.n	8008d8a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c94:	f003 031f 	and.w	r3, r3, #31
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d014      	beq.n	8008cc6 <USBD_LL_DataOutStage+0xaa>
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d81d      	bhi.n	8008cdc <USBD_LL_DataOutStage+0xc0>
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <USBD_LL_DataOutStage+0x8e>
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d003      	beq.n	8008cb0 <USBD_LL_DataOutStage+0x94>
 8008ca8:	e018      	b.n	8008cdc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008caa:	2300      	movs	r3, #0
 8008cac:	75bb      	strb	r3, [r7, #22]
            break;
 8008cae:	e018      	b.n	8008ce2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	4619      	mov	r1, r3
 8008cba:	68f8      	ldr	r0, [r7, #12]
 8008cbc:	f000 fa6e 	bl	800919c <USBD_CoreFindIF>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	75bb      	strb	r3, [r7, #22]
            break;
 8008cc4:	e00d      	b.n	8008ce2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	4619      	mov	r1, r3
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f000 fa70 	bl	80091b6 <USBD_CoreFindEP>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	75bb      	strb	r3, [r7, #22]
            break;
 8008cda:	e002      	b.n	8008ce2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	75bb      	strb	r3, [r7, #22]
            break;
 8008ce0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008ce2:	7dbb      	ldrb	r3, [r7, #22]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d119      	bne.n	8008d1c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	2b03      	cmp	r3, #3
 8008cf2:	d113      	bne.n	8008d1c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008cf4:	7dba      	ldrb	r2, [r7, #22]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	32ae      	adds	r2, #174	@ 0xae
 8008cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00b      	beq.n	8008d1c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008d04:	7dba      	ldrb	r2, [r7, #22]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008d0c:	7dba      	ldrb	r2, [r7, #22]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	32ae      	adds	r2, #174	@ 0xae
 8008d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f001 f94d 	bl	8009fbc <USBD_CtlSendStatus>
 8008d22:	e032      	b.n	8008d8a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008d24:	7afb      	ldrb	r3, [r7, #11]
 8008d26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	68f8      	ldr	r0, [r7, #12]
 8008d30:	f000 fa41 	bl	80091b6 <USBD_CoreFindEP>
 8008d34:	4603      	mov	r3, r0
 8008d36:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d38:	7dbb      	ldrb	r3, [r7, #22]
 8008d3a:	2bff      	cmp	r3, #255	@ 0xff
 8008d3c:	d025      	beq.n	8008d8a <USBD_LL_DataOutStage+0x16e>
 8008d3e:	7dbb      	ldrb	r3, [r7, #22]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d122      	bne.n	8008d8a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b03      	cmp	r3, #3
 8008d4e:	d117      	bne.n	8008d80 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008d50:	7dba      	ldrb	r2, [r7, #22]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	32ae      	adds	r2, #174	@ 0xae
 8008d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d5a:	699b      	ldr	r3, [r3, #24]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00f      	beq.n	8008d80 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008d60:	7dba      	ldrb	r2, [r7, #22]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008d68:	7dba      	ldrb	r2, [r7, #22]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	32ae      	adds	r2, #174	@ 0xae
 8008d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d72:	699b      	ldr	r3, [r3, #24]
 8008d74:	7afa      	ldrb	r2, [r7, #11]
 8008d76:	4611      	mov	r1, r2
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	4798      	blx	r3
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008d80:	7dfb      	ldrb	r3, [r7, #23]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d001      	beq.n	8008d8a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008d86:	7dfb      	ldrb	r3, [r7, #23]
 8008d88:	e000      	b.n	8008d8c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3718      	adds	r7, #24
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	607a      	str	r2, [r7, #4]
 8008da0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008da2:	7afb      	ldrb	r3, [r7, #11]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d178      	bne.n	8008e9a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3314      	adds	r3, #20
 8008dac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d163      	bne.n	8008e80 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	693a      	ldr	r2, [r7, #16]
 8008dbe:	8992      	ldrh	r2, [r2, #12]
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d91c      	bls.n	8008dfe <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	8992      	ldrh	r2, [r2, #12]
 8008dcc:	1a9a      	subs	r2, r3, r2
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	691b      	ldr	r3, [r3, #16]
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	8992      	ldrh	r2, [r2, #12]
 8008dda:	441a      	add	r2, r3
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	6919      	ldr	r1, [r3, #16]
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	461a      	mov	r2, r3
 8008dea:	68f8      	ldr	r0, [r7, #12]
 8008dec:	f001 f8c4 	bl	8009f78 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008df0:	2300      	movs	r3, #0
 8008df2:	2200      	movs	r2, #0
 8008df4:	2100      	movs	r1, #0
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f001 fce8 	bl	800a7cc <USBD_LL_PrepareReceive>
 8008dfc:	e040      	b.n	8008e80 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	899b      	ldrh	r3, [r3, #12]
 8008e02:	461a      	mov	r2, r3
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d11c      	bne.n	8008e46 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	693a      	ldr	r2, [r7, #16]
 8008e12:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d316      	bcc.n	8008e46 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d20f      	bcs.n	8008e46 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e26:	2200      	movs	r2, #0
 8008e28:	2100      	movs	r1, #0
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f001 f8a4 	bl	8009f78 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e38:	2300      	movs	r3, #0
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	68f8      	ldr	r0, [r7, #12]
 8008e40:	f001 fcc4 	bl	800a7cc <USBD_LL_PrepareReceive>
 8008e44:	e01c      	b.n	8008e80 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	2b03      	cmp	r3, #3
 8008e50:	d10f      	bne.n	8008e72 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d009      	beq.n	8008e72 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	68f8      	ldr	r0, [r7, #12]
 8008e70:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e72:	2180      	movs	r1, #128	@ 0x80
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f001 fbff 	bl	800a678 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008e7a:	68f8      	ldr	r0, [r7, #12]
 8008e7c:	f001 f8b1 	bl	8009fe2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d03a      	beq.n	8008f00 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f7ff fe30 	bl	8008af0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008e98:	e032      	b.n	8008f00 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008e9a:	7afb      	ldrb	r3, [r7, #11]
 8008e9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	68f8      	ldr	r0, [r7, #12]
 8008ea6:	f000 f986 	bl	80091b6 <USBD_CoreFindEP>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008eae:	7dfb      	ldrb	r3, [r7, #23]
 8008eb0:	2bff      	cmp	r3, #255	@ 0xff
 8008eb2:	d025      	beq.n	8008f00 <USBD_LL_DataInStage+0x16c>
 8008eb4:	7dfb      	ldrb	r3, [r7, #23]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d122      	bne.n	8008f00 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b03      	cmp	r3, #3
 8008ec4:	d11c      	bne.n	8008f00 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008ec6:	7dfa      	ldrb	r2, [r7, #23]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	32ae      	adds	r2, #174	@ 0xae
 8008ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d014      	beq.n	8008f00 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008ed6:	7dfa      	ldrb	r2, [r7, #23]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008ede:	7dfa      	ldrb	r2, [r7, #23]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	32ae      	adds	r2, #174	@ 0xae
 8008ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee8:	695b      	ldr	r3, [r3, #20]
 8008eea:	7afa      	ldrb	r2, [r7, #11]
 8008eec:	4611      	mov	r1, r2
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	4798      	blx	r3
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008ef6:	7dbb      	ldrb	r3, [r7, #22]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d001      	beq.n	8008f00 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008efc:	7dbb      	ldrb	r3, [r7, #22]
 8008efe:	e000      	b.n	8008f02 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3718      	adds	r7, #24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b084      	sub	sp, #16
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f12:	2300      	movs	r3, #0
 8008f14:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2201      	movs	r2, #1
 8008f1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d014      	beq.n	8008f70 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d00e      	beq.n	8008f70 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	6852      	ldr	r2, [r2, #4]
 8008f5e:	b2d2      	uxtb	r2, r2
 8008f60:	4611      	mov	r1, r2
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	4798      	blx	r3
 8008f66:	4603      	mov	r3, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d001      	beq.n	8008f70 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f70:	2340      	movs	r3, #64	@ 0x40
 8008f72:	2200      	movs	r2, #0
 8008f74:	2100      	movs	r1, #0
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f001 fb39 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2240      	movs	r2, #64	@ 0x40
 8008f88:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f8c:	2340      	movs	r3, #64	@ 0x40
 8008f8e:	2200      	movs	r2, #0
 8008f90:	2180      	movs	r1, #128	@ 0x80
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f001 fb2b 	bl	800a5ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2240      	movs	r2, #64	@ 0x40
 8008fa4:	841a      	strh	r2, [r3, #32]

  return ret;
 8008fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	78fa      	ldrb	r2, [r7, #3]
 8008fc0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d006      	beq.n	8008ff2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2204      	movs	r2, #4
 8008ff6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009016:	b2db      	uxtb	r3, r3
 8009018:	2b04      	cmp	r3, #4
 800901a:	d106      	bne.n	800902a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009022:	b2da      	uxtb	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b082      	sub	sp, #8
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b03      	cmp	r3, #3
 800904a:	d110      	bne.n	800906e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00b      	beq.n	800906e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800905c:	69db      	ldr	r3, [r3, #28]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d005      	beq.n	800906e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009068:	69db      	ldr	r3, [r3, #28]
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b082      	sub	sp, #8
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	460b      	mov	r3, r1
 8009082:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	32ae      	adds	r2, #174	@ 0xae
 800908e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d101      	bne.n	800909a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009096:	2303      	movs	r3, #3
 8009098:	e01c      	b.n	80090d4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	2b03      	cmp	r3, #3
 80090a4:	d115      	bne.n	80090d2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	32ae      	adds	r2, #174	@ 0xae
 80090b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b4:	6a1b      	ldr	r3, [r3, #32]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00b      	beq.n	80090d2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	32ae      	adds	r2, #174	@ 0xae
 80090c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	78fa      	ldrb	r2, [r7, #3]
 80090cc:	4611      	mov	r1, r2
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80090d2:	2300      	movs	r3, #0
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	460b      	mov	r3, r1
 80090e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	32ae      	adds	r2, #174	@ 0xae
 80090f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d101      	bne.n	80090fe <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e01c      	b.n	8009138 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b03      	cmp	r3, #3
 8009108:	d115      	bne.n	8009136 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	32ae      	adds	r2, #174	@ 0xae
 8009114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00b      	beq.n	8009136 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	32ae      	adds	r2, #174	@ 0xae
 8009128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800912c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912e:	78fa      	ldrb	r2, [r7, #3]
 8009130:	4611      	mov	r1, r2
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800915e:	2300      	movs	r3, #0
 8009160:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00e      	beq.n	8009192 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	6852      	ldr	r2, [r2, #4]
 8009180:	b2d2      	uxtb	r2, r2
 8009182:	4611      	mov	r1, r2
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	4798      	blx	r3
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800918e:	2303      	movs	r3, #3
 8009190:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009192:	7bfb      	ldrb	r3, [r7, #15]
}
 8009194:	4618      	mov	r0, r3
 8009196:	3710      	adds	r7, #16
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	460b      	mov	r3, r1
 80091a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80091a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	370c      	adds	r7, #12
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr

080091b6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80091b6:	b480      	push	{r7}
 80091b8:	b083      	sub	sp, #12
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
 80091be:	460b      	mov	r3, r1
 80091c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80091c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	460b      	mov	r3, r1
 80091da:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80091e4:	2300      	movs	r3, #0
 80091e6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	885b      	ldrh	r3, [r3, #2]
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	7812      	ldrb	r2, [r2, #0]
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d91f      	bls.n	8009236 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80091fc:	e013      	b.n	8009226 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80091fe:	f107 030a 	add.w	r3, r7, #10
 8009202:	4619      	mov	r1, r3
 8009204:	6978      	ldr	r0, [r7, #20]
 8009206:	f000 f81b 	bl	8009240 <USBD_GetNextDesc>
 800920a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	785b      	ldrb	r3, [r3, #1]
 8009210:	2b05      	cmp	r3, #5
 8009212:	d108      	bne.n	8009226 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	789b      	ldrb	r3, [r3, #2]
 800921c:	78fa      	ldrb	r2, [r7, #3]
 800921e:	429a      	cmp	r2, r3
 8009220:	d008      	beq.n	8009234 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009222:	2300      	movs	r3, #0
 8009224:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	885b      	ldrh	r3, [r3, #2]
 800922a:	b29a      	uxth	r2, r3
 800922c:	897b      	ldrh	r3, [r7, #10]
 800922e:	429a      	cmp	r2, r3
 8009230:	d8e5      	bhi.n	80091fe <USBD_GetEpDesc+0x2e>
 8009232:	e000      	b.n	8009236 <USBD_GetEpDesc+0x66>
          break;
 8009234:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009236:	693b      	ldr	r3, [r7, #16]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	881b      	ldrh	r3, [r3, #0]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	7812      	ldrb	r2, [r2, #0]
 8009256:	4413      	add	r3, r2
 8009258:	b29a      	uxth	r2, r3
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	461a      	mov	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	4413      	add	r3, r2
 8009268:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800926a:	68fb      	ldr	r3, [r7, #12]
}
 800926c:	4618      	mov	r0, r3
 800926e:	3714      	adds	r7, #20
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr

08009278 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009278:	b480      	push	{r7}
 800927a:	b087      	sub	sp, #28
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	3301      	adds	r3, #1
 800928e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009296:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800929a:	021b      	lsls	r3, r3, #8
 800929c:	b21a      	sxth	r2, r3
 800929e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	b21b      	sxth	r3, r3
 80092a6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80092a8:	89fb      	ldrh	r3, [r7, #14]
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
	...

080092b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092ce:	2b40      	cmp	r3, #64	@ 0x40
 80092d0:	d005      	beq.n	80092de <USBD_StdDevReq+0x26>
 80092d2:	2b40      	cmp	r3, #64	@ 0x40
 80092d4:	d857      	bhi.n	8009386 <USBD_StdDevReq+0xce>
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00f      	beq.n	80092fa <USBD_StdDevReq+0x42>
 80092da:	2b20      	cmp	r3, #32
 80092dc:	d153      	bne.n	8009386 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	32ae      	adds	r2, #174	@ 0xae
 80092e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	6839      	ldr	r1, [r7, #0]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	4798      	blx	r3
 80092f4:	4603      	mov	r3, r0
 80092f6:	73fb      	strb	r3, [r7, #15]
      break;
 80092f8:	e04a      	b.n	8009390 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	785b      	ldrb	r3, [r3, #1]
 80092fe:	2b09      	cmp	r3, #9
 8009300:	d83b      	bhi.n	800937a <USBD_StdDevReq+0xc2>
 8009302:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <USBD_StdDevReq+0x50>)
 8009304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009308:	0800935d 	.word	0x0800935d
 800930c:	08009371 	.word	0x08009371
 8009310:	0800937b 	.word	0x0800937b
 8009314:	08009367 	.word	0x08009367
 8009318:	0800937b 	.word	0x0800937b
 800931c:	0800933b 	.word	0x0800933b
 8009320:	08009331 	.word	0x08009331
 8009324:	0800937b 	.word	0x0800937b
 8009328:	08009353 	.word	0x08009353
 800932c:	08009345 	.word	0x08009345
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009330:	6839      	ldr	r1, [r7, #0]
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fa3e 	bl	80097b4 <USBD_GetDescriptor>
          break;
 8009338:	e024      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800933a:	6839      	ldr	r1, [r7, #0]
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f000 fba3 	bl	8009a88 <USBD_SetAddress>
          break;
 8009342:	e01f      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009344:	6839      	ldr	r1, [r7, #0]
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 fbe2 	bl	8009b10 <USBD_SetConfig>
 800934c:	4603      	mov	r3, r0
 800934e:	73fb      	strb	r3, [r7, #15]
          break;
 8009350:	e018      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 fc85 	bl	8009c64 <USBD_GetConfig>
          break;
 800935a:	e013      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800935c:	6839      	ldr	r1, [r7, #0]
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fcb6 	bl	8009cd0 <USBD_GetStatus>
          break;
 8009364:	e00e      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009366:	6839      	ldr	r1, [r7, #0]
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 fce5 	bl	8009d38 <USBD_SetFeature>
          break;
 800936e:	e009      	b.n	8009384 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009370:	6839      	ldr	r1, [r7, #0]
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 fd09 	bl	8009d8a <USBD_ClrFeature>
          break;
 8009378:	e004      	b.n	8009384 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800937a:	6839      	ldr	r1, [r7, #0]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fd60 	bl	8009e42 <USBD_CtlError>
          break;
 8009382:	bf00      	nop
      }
      break;
 8009384:	e004      	b.n	8009390 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009386:	6839      	ldr	r1, [r7, #0]
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 fd5a 	bl	8009e42 <USBD_CtlError>
      break;
 800938e:	bf00      	nop
  }

  return ret;
 8009390:	7bfb      	ldrb	r3, [r7, #15]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop

0800939c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b084      	sub	sp, #16
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093b2:	2b40      	cmp	r3, #64	@ 0x40
 80093b4:	d005      	beq.n	80093c2 <USBD_StdItfReq+0x26>
 80093b6:	2b40      	cmp	r3, #64	@ 0x40
 80093b8:	d852      	bhi.n	8009460 <USBD_StdItfReq+0xc4>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <USBD_StdItfReq+0x26>
 80093be:	2b20      	cmp	r3, #32
 80093c0:	d14e      	bne.n	8009460 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	3b01      	subs	r3, #1
 80093cc:	2b02      	cmp	r3, #2
 80093ce:	d840      	bhi.n	8009452 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	889b      	ldrh	r3, [r3, #4]
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d836      	bhi.n	8009448 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	889b      	ldrh	r3, [r3, #4]
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	4619      	mov	r1, r3
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7ff feda 	bl	800919c <USBD_CoreFindIF>
 80093e8:	4603      	mov	r3, r0
 80093ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093ec:	7bbb      	ldrb	r3, [r7, #14]
 80093ee:	2bff      	cmp	r3, #255	@ 0xff
 80093f0:	d01d      	beq.n	800942e <USBD_StdItfReq+0x92>
 80093f2:	7bbb      	ldrb	r3, [r7, #14]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d11a      	bne.n	800942e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80093f8:	7bba      	ldrb	r2, [r7, #14]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	32ae      	adds	r2, #174	@ 0xae
 80093fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00f      	beq.n	8009428 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009408:	7bba      	ldrb	r2, [r7, #14]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009410:	7bba      	ldrb	r2, [r7, #14]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	32ae      	adds	r2, #174	@ 0xae
 8009416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	4798      	blx	r3
 8009422:	4603      	mov	r3, r0
 8009424:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009426:	e004      	b.n	8009432 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009428:	2303      	movs	r3, #3
 800942a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800942c:	e001      	b.n	8009432 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800942e:	2303      	movs	r3, #3
 8009430:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	88db      	ldrh	r3, [r3, #6]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d110      	bne.n	800945c <USBD_StdItfReq+0xc0>
 800943a:	7bfb      	ldrb	r3, [r7, #15]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10d      	bne.n	800945c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fdbb 	bl	8009fbc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009446:	e009      	b.n	800945c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009448:	6839      	ldr	r1, [r7, #0]
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 fcf9 	bl	8009e42 <USBD_CtlError>
          break;
 8009450:	e004      	b.n	800945c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fcf4 	bl	8009e42 <USBD_CtlError>
          break;
 800945a:	e000      	b.n	800945e <USBD_StdItfReq+0xc2>
          break;
 800945c:	bf00      	nop
      }
      break;
 800945e:	e004      	b.n	800946a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009460:	6839      	ldr	r1, [r7, #0]
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 fced 	bl	8009e42 <USBD_CtlError>
      break;
 8009468:	bf00      	nop
  }

  return ret;
 800946a:	7bfb      	ldrb	r3, [r7, #15]
}
 800946c:	4618      	mov	r0, r3
 800946e:	3710      	adds	r7, #16
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	889b      	ldrh	r3, [r3, #4]
 8009486:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009490:	2b40      	cmp	r3, #64	@ 0x40
 8009492:	d007      	beq.n	80094a4 <USBD_StdEPReq+0x30>
 8009494:	2b40      	cmp	r3, #64	@ 0x40
 8009496:	f200 8181 	bhi.w	800979c <USBD_StdEPReq+0x328>
 800949a:	2b00      	cmp	r3, #0
 800949c:	d02a      	beq.n	80094f4 <USBD_StdEPReq+0x80>
 800949e:	2b20      	cmp	r3, #32
 80094a0:	f040 817c 	bne.w	800979c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80094a4:	7bbb      	ldrb	r3, [r7, #14]
 80094a6:	4619      	mov	r1, r3
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f7ff fe84 	bl	80091b6 <USBD_CoreFindEP>
 80094ae:	4603      	mov	r3, r0
 80094b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094b2:	7b7b      	ldrb	r3, [r7, #13]
 80094b4:	2bff      	cmp	r3, #255	@ 0xff
 80094b6:	f000 8176 	beq.w	80097a6 <USBD_StdEPReq+0x332>
 80094ba:	7b7b      	ldrb	r3, [r7, #13]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f040 8172 	bne.w	80097a6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80094c2:	7b7a      	ldrb	r2, [r7, #13]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80094ca:	7b7a      	ldrb	r2, [r7, #13]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	32ae      	adds	r2, #174	@ 0xae
 80094d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 8165 	beq.w	80097a6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80094dc:	7b7a      	ldrb	r2, [r7, #13]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	32ae      	adds	r2, #174	@ 0xae
 80094e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e6:	689b      	ldr	r3, [r3, #8]
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	4798      	blx	r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80094f2:	e158      	b.n	80097a6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	785b      	ldrb	r3, [r3, #1]
 80094f8:	2b03      	cmp	r3, #3
 80094fa:	d008      	beq.n	800950e <USBD_StdEPReq+0x9a>
 80094fc:	2b03      	cmp	r3, #3
 80094fe:	f300 8147 	bgt.w	8009790 <USBD_StdEPReq+0x31c>
 8009502:	2b00      	cmp	r3, #0
 8009504:	f000 809b 	beq.w	800963e <USBD_StdEPReq+0x1ca>
 8009508:	2b01      	cmp	r3, #1
 800950a:	d03c      	beq.n	8009586 <USBD_StdEPReq+0x112>
 800950c:	e140      	b.n	8009790 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b02      	cmp	r3, #2
 8009518:	d002      	beq.n	8009520 <USBD_StdEPReq+0xac>
 800951a:	2b03      	cmp	r3, #3
 800951c:	d016      	beq.n	800954c <USBD_StdEPReq+0xd8>
 800951e:	e02c      	b.n	800957a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009520:	7bbb      	ldrb	r3, [r7, #14]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00d      	beq.n	8009542 <USBD_StdEPReq+0xce>
 8009526:	7bbb      	ldrb	r3, [r7, #14]
 8009528:	2b80      	cmp	r3, #128	@ 0x80
 800952a:	d00a      	beq.n	8009542 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800952c:	7bbb      	ldrb	r3, [r7, #14]
 800952e:	4619      	mov	r1, r3
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f001 f8a1 	bl	800a678 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009536:	2180      	movs	r1, #128	@ 0x80
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f001 f89d 	bl	800a678 <USBD_LL_StallEP>
 800953e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009540:	e020      	b.n	8009584 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009542:	6839      	ldr	r1, [r7, #0]
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 fc7c 	bl	8009e42 <USBD_CtlError>
              break;
 800954a:	e01b      	b.n	8009584 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	885b      	ldrh	r3, [r3, #2]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10e      	bne.n	8009572 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009554:	7bbb      	ldrb	r3, [r7, #14]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00b      	beq.n	8009572 <USBD_StdEPReq+0xfe>
 800955a:	7bbb      	ldrb	r3, [r7, #14]
 800955c:	2b80      	cmp	r3, #128	@ 0x80
 800955e:	d008      	beq.n	8009572 <USBD_StdEPReq+0xfe>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	88db      	ldrh	r3, [r3, #6]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d104      	bne.n	8009572 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009568:	7bbb      	ldrb	r3, [r7, #14]
 800956a:	4619      	mov	r1, r3
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f001 f883 	bl	800a678 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fd22 	bl	8009fbc <USBD_CtlSendStatus>

              break;
 8009578:	e004      	b.n	8009584 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fc60 	bl	8009e42 <USBD_CtlError>
              break;
 8009582:	bf00      	nop
          }
          break;
 8009584:	e109      	b.n	800979a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b02      	cmp	r3, #2
 8009590:	d002      	beq.n	8009598 <USBD_StdEPReq+0x124>
 8009592:	2b03      	cmp	r3, #3
 8009594:	d016      	beq.n	80095c4 <USBD_StdEPReq+0x150>
 8009596:	e04b      	b.n	8009630 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009598:	7bbb      	ldrb	r3, [r7, #14]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00d      	beq.n	80095ba <USBD_StdEPReq+0x146>
 800959e:	7bbb      	ldrb	r3, [r7, #14]
 80095a0:	2b80      	cmp	r3, #128	@ 0x80
 80095a2:	d00a      	beq.n	80095ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80095a4:	7bbb      	ldrb	r3, [r7, #14]
 80095a6:	4619      	mov	r1, r3
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f001 f865 	bl	800a678 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80095ae:	2180      	movs	r1, #128	@ 0x80
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f001 f861 	bl	800a678 <USBD_LL_StallEP>
 80095b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095b8:	e040      	b.n	800963c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fc40 	bl	8009e42 <USBD_CtlError>
              break;
 80095c2:	e03b      	b.n	800963c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	885b      	ldrh	r3, [r3, #2]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d136      	bne.n	800963a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80095cc:	7bbb      	ldrb	r3, [r7, #14]
 80095ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d004      	beq.n	80095e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80095d6:	7bbb      	ldrb	r3, [r7, #14]
 80095d8:	4619      	mov	r1, r3
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f001 f86b 	bl	800a6b6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fceb 	bl	8009fbc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80095e6:	7bbb      	ldrb	r3, [r7, #14]
 80095e8:	4619      	mov	r1, r3
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f7ff fde3 	bl	80091b6 <USBD_CoreFindEP>
 80095f0:	4603      	mov	r3, r0
 80095f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095f4:	7b7b      	ldrb	r3, [r7, #13]
 80095f6:	2bff      	cmp	r3, #255	@ 0xff
 80095f8:	d01f      	beq.n	800963a <USBD_StdEPReq+0x1c6>
 80095fa:	7b7b      	ldrb	r3, [r7, #13]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d11c      	bne.n	800963a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009600:	7b7a      	ldrb	r2, [r7, #13]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009608:	7b7a      	ldrb	r2, [r7, #13]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	32ae      	adds	r2, #174	@ 0xae
 800960e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d010      	beq.n	800963a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009618:	7b7a      	ldrb	r2, [r7, #13]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	32ae      	adds	r2, #174	@ 0xae
 800961e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	6839      	ldr	r1, [r7, #0]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	4798      	blx	r3
 800962a:	4603      	mov	r3, r0
 800962c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800962e:	e004      	b.n	800963a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009630:	6839      	ldr	r1, [r7, #0]
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 fc05 	bl	8009e42 <USBD_CtlError>
              break;
 8009638:	e000      	b.n	800963c <USBD_StdEPReq+0x1c8>
              break;
 800963a:	bf00      	nop
          }
          break;
 800963c:	e0ad      	b.n	800979a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009644:	b2db      	uxtb	r3, r3
 8009646:	2b02      	cmp	r3, #2
 8009648:	d002      	beq.n	8009650 <USBD_StdEPReq+0x1dc>
 800964a:	2b03      	cmp	r3, #3
 800964c:	d033      	beq.n	80096b6 <USBD_StdEPReq+0x242>
 800964e:	e099      	b.n	8009784 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d007      	beq.n	8009666 <USBD_StdEPReq+0x1f2>
 8009656:	7bbb      	ldrb	r3, [r7, #14]
 8009658:	2b80      	cmp	r3, #128	@ 0x80
 800965a:	d004      	beq.n	8009666 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800965c:	6839      	ldr	r1, [r7, #0]
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 fbef 	bl	8009e42 <USBD_CtlError>
                break;
 8009664:	e093      	b.n	800978e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009666:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800966a:	2b00      	cmp	r3, #0
 800966c:	da0b      	bge.n	8009686 <USBD_StdEPReq+0x212>
 800966e:	7bbb      	ldrb	r3, [r7, #14]
 8009670:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009674:	4613      	mov	r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	3310      	adds	r3, #16
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	4413      	add	r3, r2
 8009682:	3304      	adds	r3, #4
 8009684:	e00b      	b.n	800969e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009686:	7bbb      	ldrb	r3, [r7, #14]
 8009688:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800968c:	4613      	mov	r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4413      	add	r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	4413      	add	r3, r2
 800969c:	3304      	adds	r3, #4
 800969e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	330e      	adds	r3, #14
 80096aa:	2202      	movs	r2, #2
 80096ac:	4619      	mov	r1, r3
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 fc44 	bl	8009f3c <USBD_CtlSendData>
              break;
 80096b4:	e06b      	b.n	800978e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80096b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	da11      	bge.n	80096e2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096be:	7bbb      	ldrb	r3, [r7, #14]
 80096c0:	f003 020f 	and.w	r2, r3, #15
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	4613      	mov	r3, r2
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	4413      	add	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	440b      	add	r3, r1
 80096d0:	3323      	adds	r3, #35	@ 0x23
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d117      	bne.n	8009708 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80096d8:	6839      	ldr	r1, [r7, #0]
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 fbb1 	bl	8009e42 <USBD_CtlError>
                  break;
 80096e0:	e055      	b.n	800978e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80096e2:	7bbb      	ldrb	r3, [r7, #14]
 80096e4:	f003 020f 	and.w	r2, r3, #15
 80096e8:	6879      	ldr	r1, [r7, #4]
 80096ea:	4613      	mov	r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	4413      	add	r3, r2
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	440b      	add	r3, r1
 80096f4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d104      	bne.n	8009708 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80096fe:	6839      	ldr	r1, [r7, #0]
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fb9e 	bl	8009e42 <USBD_CtlError>
                  break;
 8009706:	e042      	b.n	800978e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800970c:	2b00      	cmp	r3, #0
 800970e:	da0b      	bge.n	8009728 <USBD_StdEPReq+0x2b4>
 8009710:	7bbb      	ldrb	r3, [r7, #14]
 8009712:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009716:	4613      	mov	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	3310      	adds	r3, #16
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	4413      	add	r3, r2
 8009724:	3304      	adds	r3, #4
 8009726:	e00b      	b.n	8009740 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009728:	7bbb      	ldrb	r3, [r7, #14]
 800972a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800972e:	4613      	mov	r3, r2
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	4413      	add	r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	4413      	add	r3, r2
 800973e:	3304      	adds	r3, #4
 8009740:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <USBD_StdEPReq+0x2da>
 8009748:	7bbb      	ldrb	r3, [r7, #14]
 800974a:	2b80      	cmp	r3, #128	@ 0x80
 800974c:	d103      	bne.n	8009756 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	2200      	movs	r2, #0
 8009752:	739a      	strb	r2, [r3, #14]
 8009754:	e00e      	b.n	8009774 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009756:	7bbb      	ldrb	r3, [r7, #14]
 8009758:	4619      	mov	r1, r3
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 ffca 	bl	800a6f4 <USBD_LL_IsStallEP>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d003      	beq.n	800976e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2201      	movs	r2, #1
 800976a:	739a      	strb	r2, [r3, #14]
 800976c:	e002      	b.n	8009774 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	2200      	movs	r2, #0
 8009772:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	330e      	adds	r3, #14
 8009778:	2202      	movs	r2, #2
 800977a:	4619      	mov	r1, r3
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fbdd 	bl	8009f3c <USBD_CtlSendData>
              break;
 8009782:	e004      	b.n	800978e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009784:	6839      	ldr	r1, [r7, #0]
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fb5b 	bl	8009e42 <USBD_CtlError>
              break;
 800978c:	bf00      	nop
          }
          break;
 800978e:	e004      	b.n	800979a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fb55 	bl	8009e42 <USBD_CtlError>
          break;
 8009798:	bf00      	nop
      }
      break;
 800979a:	e005      	b.n	80097a8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fb4f 	bl	8009e42 <USBD_CtlError>
      break;
 80097a4:	e000      	b.n	80097a8 <USBD_StdEPReq+0x334>
      break;
 80097a6:	bf00      	nop
  }

  return ret;
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
	...

080097b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097c6:	2300      	movs	r3, #0
 80097c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	885b      	ldrh	r3, [r3, #2]
 80097ce:	0a1b      	lsrs	r3, r3, #8
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	3b01      	subs	r3, #1
 80097d4:	2b06      	cmp	r3, #6
 80097d6:	f200 8128 	bhi.w	8009a2a <USBD_GetDescriptor+0x276>
 80097da:	a201      	add	r2, pc, #4	@ (adr r2, 80097e0 <USBD_GetDescriptor+0x2c>)
 80097dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e0:	080097fd 	.word	0x080097fd
 80097e4:	08009815 	.word	0x08009815
 80097e8:	08009855 	.word	0x08009855
 80097ec:	08009a2b 	.word	0x08009a2b
 80097f0:	08009a2b 	.word	0x08009a2b
 80097f4:	080099cb 	.word	0x080099cb
 80097f8:	080099f7 	.word	0x080099f7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	7c12      	ldrb	r2, [r2, #16]
 8009808:	f107 0108 	add.w	r1, r7, #8
 800980c:	4610      	mov	r0, r2
 800980e:	4798      	blx	r3
 8009810:	60f8      	str	r0, [r7, #12]
      break;
 8009812:	e112      	b.n	8009a3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	7c1b      	ldrb	r3, [r3, #16]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10d      	bne.n	8009838 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009824:	f107 0208 	add.w	r2, r7, #8
 8009828:	4610      	mov	r0, r2
 800982a:	4798      	blx	r3
 800982c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	3301      	adds	r3, #1
 8009832:	2202      	movs	r2, #2
 8009834:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009836:	e100      	b.n	8009a3a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800983e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009840:	f107 0208 	add.w	r2, r7, #8
 8009844:	4610      	mov	r0, r2
 8009846:	4798      	blx	r3
 8009848:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	3301      	adds	r3, #1
 800984e:	2202      	movs	r2, #2
 8009850:	701a      	strb	r2, [r3, #0]
      break;
 8009852:	e0f2      	b.n	8009a3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	885b      	ldrh	r3, [r3, #2]
 8009858:	b2db      	uxtb	r3, r3
 800985a:	2b05      	cmp	r3, #5
 800985c:	f200 80ac 	bhi.w	80099b8 <USBD_GetDescriptor+0x204>
 8009860:	a201      	add	r2, pc, #4	@ (adr r2, 8009868 <USBD_GetDescriptor+0xb4>)
 8009862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009866:	bf00      	nop
 8009868:	08009881 	.word	0x08009881
 800986c:	080098b5 	.word	0x080098b5
 8009870:	080098e9 	.word	0x080098e9
 8009874:	0800991d 	.word	0x0800991d
 8009878:	08009951 	.word	0x08009951
 800987c:	08009985 	.word	0x08009985
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00b      	beq.n	80098a4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	7c12      	ldrb	r2, [r2, #16]
 8009898:	f107 0108 	add.w	r1, r7, #8
 800989c:	4610      	mov	r0, r2
 800989e:	4798      	blx	r3
 80098a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098a2:	e091      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098a4:	6839      	ldr	r1, [r7, #0]
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 facb 	bl	8009e42 <USBD_CtlError>
            err++;
 80098ac:	7afb      	ldrb	r3, [r7, #11]
 80098ae:	3301      	adds	r3, #1
 80098b0:	72fb      	strb	r3, [r7, #11]
          break;
 80098b2:	e089      	b.n	80099c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ba:	689b      	ldr	r3, [r3, #8]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00b      	beq.n	80098d8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	7c12      	ldrb	r2, [r2, #16]
 80098cc:	f107 0108 	add.w	r1, r7, #8
 80098d0:	4610      	mov	r0, r2
 80098d2:	4798      	blx	r3
 80098d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098d6:	e077      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098d8:	6839      	ldr	r1, [r7, #0]
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 fab1 	bl	8009e42 <USBD_CtlError>
            err++;
 80098e0:	7afb      	ldrb	r3, [r7, #11]
 80098e2:	3301      	adds	r3, #1
 80098e4:	72fb      	strb	r3, [r7, #11]
          break;
 80098e6:	e06f      	b.n	80099c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00b      	beq.n	800990c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	687a      	ldr	r2, [r7, #4]
 80098fe:	7c12      	ldrb	r2, [r2, #16]
 8009900:	f107 0108 	add.w	r1, r7, #8
 8009904:	4610      	mov	r0, r2
 8009906:	4798      	blx	r3
 8009908:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800990a:	e05d      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800990c:	6839      	ldr	r1, [r7, #0]
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 fa97 	bl	8009e42 <USBD_CtlError>
            err++;
 8009914:	7afb      	ldrb	r3, [r7, #11]
 8009916:	3301      	adds	r3, #1
 8009918:	72fb      	strb	r3, [r7, #11]
          break;
 800991a:	e055      	b.n	80099c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d00b      	beq.n	8009940 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	7c12      	ldrb	r2, [r2, #16]
 8009934:	f107 0108 	add.w	r1, r7, #8
 8009938:	4610      	mov	r0, r2
 800993a:	4798      	blx	r3
 800993c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800993e:	e043      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fa7d 	bl	8009e42 <USBD_CtlError>
            err++;
 8009948:	7afb      	ldrb	r3, [r7, #11]
 800994a:	3301      	adds	r3, #1
 800994c:	72fb      	strb	r3, [r7, #11]
          break;
 800994e:	e03b      	b.n	80099c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009956:	695b      	ldr	r3, [r3, #20]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00b      	beq.n	8009974 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	7c12      	ldrb	r2, [r2, #16]
 8009968:	f107 0108 	add.w	r1, r7, #8
 800996c:	4610      	mov	r0, r2
 800996e:	4798      	blx	r3
 8009970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009972:	e029      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fa63 	bl	8009e42 <USBD_CtlError>
            err++;
 800997c:	7afb      	ldrb	r3, [r7, #11]
 800997e:	3301      	adds	r3, #1
 8009980:	72fb      	strb	r3, [r7, #11]
          break;
 8009982:	e021      	b.n	80099c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800998a:	699b      	ldr	r3, [r3, #24]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d00b      	beq.n	80099a8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	7c12      	ldrb	r2, [r2, #16]
 800999c:	f107 0108 	add.w	r1, r7, #8
 80099a0:	4610      	mov	r0, r2
 80099a2:	4798      	blx	r3
 80099a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099a6:	e00f      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099a8:	6839      	ldr	r1, [r7, #0]
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fa49 	bl	8009e42 <USBD_CtlError>
            err++;
 80099b0:	7afb      	ldrb	r3, [r7, #11]
 80099b2:	3301      	adds	r3, #1
 80099b4:	72fb      	strb	r3, [r7, #11]
          break;
 80099b6:	e007      	b.n	80099c8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80099b8:	6839      	ldr	r1, [r7, #0]
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 fa41 	bl	8009e42 <USBD_CtlError>
          err++;
 80099c0:	7afb      	ldrb	r3, [r7, #11]
 80099c2:	3301      	adds	r3, #1
 80099c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80099c6:	bf00      	nop
      }
      break;
 80099c8:	e037      	b.n	8009a3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	7c1b      	ldrb	r3, [r3, #16]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d109      	bne.n	80099e6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099da:	f107 0208 	add.w	r2, r7, #8
 80099de:	4610      	mov	r0, r2
 80099e0:	4798      	blx	r3
 80099e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099e4:	e029      	b.n	8009a3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80099e6:	6839      	ldr	r1, [r7, #0]
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fa2a 	bl	8009e42 <USBD_CtlError>
        err++;
 80099ee:	7afb      	ldrb	r3, [r7, #11]
 80099f0:	3301      	adds	r3, #1
 80099f2:	72fb      	strb	r3, [r7, #11]
      break;
 80099f4:	e021      	b.n	8009a3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	7c1b      	ldrb	r3, [r3, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d10d      	bne.n	8009a1a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a06:	f107 0208 	add.w	r2, r7, #8
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	4798      	blx	r3
 8009a0e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	3301      	adds	r3, #1
 8009a14:	2207      	movs	r2, #7
 8009a16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a18:	e00f      	b.n	8009a3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a1a:	6839      	ldr	r1, [r7, #0]
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fa10 	bl	8009e42 <USBD_CtlError>
        err++;
 8009a22:	7afb      	ldrb	r3, [r7, #11]
 8009a24:	3301      	adds	r3, #1
 8009a26:	72fb      	strb	r3, [r7, #11]
      break;
 8009a28:	e007      	b.n	8009a3a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009a2a:	6839      	ldr	r1, [r7, #0]
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 fa08 	bl	8009e42 <USBD_CtlError>
      err++;
 8009a32:	7afb      	ldrb	r3, [r7, #11]
 8009a34:	3301      	adds	r3, #1
 8009a36:	72fb      	strb	r3, [r7, #11]
      break;
 8009a38:	bf00      	nop
  }

  if (err != 0U)
 8009a3a:	7afb      	ldrb	r3, [r7, #11]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d11e      	bne.n	8009a7e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	88db      	ldrh	r3, [r3, #6]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d016      	beq.n	8009a76 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009a48:	893b      	ldrh	r3, [r7, #8]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00e      	beq.n	8009a6c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	88da      	ldrh	r2, [r3, #6]
 8009a52:	893b      	ldrh	r3, [r7, #8]
 8009a54:	4293      	cmp	r3, r2
 8009a56:	bf28      	it	cs
 8009a58:	4613      	movcs	r3, r2
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a5e:	893b      	ldrh	r3, [r7, #8]
 8009a60:	461a      	mov	r2, r3
 8009a62:	68f9      	ldr	r1, [r7, #12]
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 fa69 	bl	8009f3c <USBD_CtlSendData>
 8009a6a:	e009      	b.n	8009a80 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009a6c:	6839      	ldr	r1, [r7, #0]
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 f9e7 	bl	8009e42 <USBD_CtlError>
 8009a74:	e004      	b.n	8009a80 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 faa0 	bl	8009fbc <USBD_CtlSendStatus>
 8009a7c:	e000      	b.n	8009a80 <USBD_GetDescriptor+0x2cc>
    return;
 8009a7e:	bf00      	nop
  }
}
 8009a80:	3710      	adds	r7, #16
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop

08009a88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	889b      	ldrh	r3, [r3, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d131      	bne.n	8009afe <USBD_SetAddress+0x76>
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	88db      	ldrh	r3, [r3, #6]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d12d      	bne.n	8009afe <USBD_SetAddress+0x76>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	885b      	ldrh	r3, [r3, #2]
 8009aa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8009aa8:	d829      	bhi.n	8009afe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	885b      	ldrh	r3, [r3, #2]
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ab4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b03      	cmp	r3, #3
 8009ac0:	d104      	bne.n	8009acc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009ac2:	6839      	ldr	r1, [r7, #0]
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 f9bc 	bl	8009e42 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aca:	e01d      	b.n	8009b08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	7bfa      	ldrb	r2, [r7, #15]
 8009ad0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ad4:	7bfb      	ldrb	r3, [r7, #15]
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 fe37 	bl	800a74c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fa6c 	bl	8009fbc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ae4:	7bfb      	ldrb	r3, [r7, #15]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d004      	beq.n	8009af4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2202      	movs	r2, #2
 8009aee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af2:	e009      	b.n	8009b08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009afc:	e004      	b.n	8009b08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009afe:	6839      	ldr	r1, [r7, #0]
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f99e 	bl	8009e42 <USBD_CtlError>
  }
}
 8009b06:	bf00      	nop
 8009b08:	bf00      	nop
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	885b      	ldrh	r3, [r3, #2]
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	4b4e      	ldr	r3, [pc, #312]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009b26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b28:	4b4d      	ldr	r3, [pc, #308]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d905      	bls.n	8009b3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b30:	6839      	ldr	r1, [r7, #0]
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 f985 	bl	8009e42 <USBD_CtlError>
    return USBD_FAIL;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	e08c      	b.n	8009c56 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d002      	beq.n	8009b4e <USBD_SetConfig+0x3e>
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d029      	beq.n	8009ba0 <USBD_SetConfig+0x90>
 8009b4c:	e075      	b.n	8009c3a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009b4e:	4b44      	ldr	r3, [pc, #272]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d020      	beq.n	8009b98 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009b56:	4b42      	ldr	r3, [pc, #264]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b60:	4b3f      	ldr	r3, [pc, #252]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	4619      	mov	r1, r3
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f7fe ffcd 	bl	8008b06 <USBD_SetClassConfig>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009b70:	7bfb      	ldrb	r3, [r7, #15]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d008      	beq.n	8009b88 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 f962 	bl	8009e42 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2202      	movs	r2, #2
 8009b82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b86:	e065      	b.n	8009c54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fa17 	bl	8009fbc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2203      	movs	r2, #3
 8009b92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b96:	e05d      	b.n	8009c54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fa0f 	bl	8009fbc <USBD_CtlSendStatus>
      break;
 8009b9e:	e059      	b.n	8009c54 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009ba0:	4b2f      	ldr	r3, [pc, #188]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d112      	bne.n	8009bce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2202      	movs	r2, #2
 8009bac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009bba:	4b29      	ldr	r3, [pc, #164]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f7fe ffbc 	bl	8008b3e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 f9f8 	bl	8009fbc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009bcc:	e042      	b.n	8009c54 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009bce:	4b24      	ldr	r3, [pc, #144]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	685b      	ldr	r3, [r3, #4]
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	d02a      	beq.n	8009c32 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	4619      	mov	r1, r3
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f7fe ffaa 	bl	8008b3e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009bea:	4b1d      	ldr	r3, [pc, #116]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	461a      	mov	r2, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7fe ff83 	bl	8008b06 <USBD_SetClassConfig>
 8009c00:	4603      	mov	r3, r0
 8009c02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009c04:	7bfb      	ldrb	r3, [r7, #15]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00f      	beq.n	8009c2a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f918 	bl	8009e42 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	4619      	mov	r1, r3
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7fe ff8f 	bl	8008b3e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c28:	e014      	b.n	8009c54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f9c6 	bl	8009fbc <USBD_CtlSendStatus>
      break;
 8009c30:	e010      	b.n	8009c54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f9c2 	bl	8009fbc <USBD_CtlSendStatus>
      break;
 8009c38:	e00c      	b.n	8009c54 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009c3a:	6839      	ldr	r1, [r7, #0]
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f900 	bl	8009e42 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c42:	4b07      	ldr	r3, [pc, #28]	@ (8009c60 <USBD_SetConfig+0x150>)
 8009c44:	781b      	ldrb	r3, [r3, #0]
 8009c46:	4619      	mov	r1, r3
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7fe ff78 	bl	8008b3e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	73fb      	strb	r3, [r7, #15]
      break;
 8009c52:	bf00      	nop
  }

  return ret;
 8009c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3710      	adds	r7, #16
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	200006fc 	.word	0x200006fc

08009c64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	88db      	ldrh	r3, [r3, #6]
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d004      	beq.n	8009c80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c76:	6839      	ldr	r1, [r7, #0]
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 f8e2 	bl	8009e42 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c7e:	e023      	b.n	8009cc8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	2b02      	cmp	r3, #2
 8009c8a:	dc02      	bgt.n	8009c92 <USBD_GetConfig+0x2e>
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	dc03      	bgt.n	8009c98 <USBD_GetConfig+0x34>
 8009c90:	e015      	b.n	8009cbe <USBD_GetConfig+0x5a>
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d00b      	beq.n	8009cae <USBD_GetConfig+0x4a>
 8009c96:	e012      	b.n	8009cbe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	3308      	adds	r3, #8
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f948 	bl	8009f3c <USBD_CtlSendData>
        break;
 8009cac:	e00c      	b.n	8009cc8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	3304      	adds	r3, #4
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 f940 	bl	8009f3c <USBD_CtlSendData>
        break;
 8009cbc:	e004      	b.n	8009cc8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009cbe:	6839      	ldr	r1, [r7, #0]
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f8be 	bl	8009e42 <USBD_CtlError>
        break;
 8009cc6:	bf00      	nop
}
 8009cc8:	bf00      	nop
 8009cca:	3708      	adds	r7, #8
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b082      	sub	sp, #8
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ce0:	b2db      	uxtb	r3, r3
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	2b02      	cmp	r3, #2
 8009ce6:	d81e      	bhi.n	8009d26 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	88db      	ldrh	r3, [r3, #6]
 8009cec:	2b02      	cmp	r3, #2
 8009cee:	d004      	beq.n	8009cfa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009cf0:	6839      	ldr	r1, [r7, #0]
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f8a5 	bl	8009e42 <USBD_CtlError>
        break;
 8009cf8:	e01a      	b.n	8009d30 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d005      	beq.n	8009d16 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	f043 0202 	orr.w	r2, r3, #2
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	330c      	adds	r3, #12
 8009d1a:	2202      	movs	r2, #2
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f90c 	bl	8009f3c <USBD_CtlSendData>
      break;
 8009d24:	e004      	b.n	8009d30 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009d26:	6839      	ldr	r1, [r7, #0]
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f88a 	bl	8009e42 <USBD_CtlError>
      break;
 8009d2e:	bf00      	nop
  }
}
 8009d30:	bf00      	nop
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	885b      	ldrh	r3, [r3, #2]
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d107      	bne.n	8009d5a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f932 	bl	8009fbc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009d58:	e013      	b.n	8009d82 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	885b      	ldrh	r3, [r3, #2]
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d10b      	bne.n	8009d7a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	889b      	ldrh	r3, [r3, #4]
 8009d66:	0a1b      	lsrs	r3, r3, #8
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	b2da      	uxtb	r2, r3
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f922 	bl	8009fbc <USBD_CtlSendStatus>
}
 8009d78:	e003      	b.n	8009d82 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009d7a:	6839      	ldr	r1, [r7, #0]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 f860 	bl	8009e42 <USBD_CtlError>
}
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b082      	sub	sp, #8
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
 8009d92:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	2b02      	cmp	r3, #2
 8009da0:	d80b      	bhi.n	8009dba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	885b      	ldrh	r3, [r3, #2]
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d10c      	bne.n	8009dc4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 f902 	bl	8009fbc <USBD_CtlSendStatus>
      }
      break;
 8009db8:	e004      	b.n	8009dc4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009dba:	6839      	ldr	r1, [r7, #0]
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 f840 	bl	8009e42 <USBD_CtlError>
      break;
 8009dc2:	e000      	b.n	8009dc6 <USBD_ClrFeature+0x3c>
      break;
 8009dc4:	bf00      	nop
  }
}
 8009dc6:	bf00      	nop
 8009dc8:	3708      	adds	r7, #8
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}

08009dce <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b084      	sub	sp, #16
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
 8009dd6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	781a      	ldrb	r2, [r3, #0]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	3301      	adds	r3, #1
 8009de8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	781a      	ldrb	r2, [r3, #0]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	3301      	adds	r3, #1
 8009df6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009df8:	68f8      	ldr	r0, [r7, #12]
 8009dfa:	f7ff fa3d 	bl	8009278 <SWAPBYTE>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	461a      	mov	r2, r3
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f7ff fa30 	bl	8009278 <SWAPBYTE>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	3301      	adds	r3, #1
 8009e24:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009e2c:	68f8      	ldr	r0, [r7, #12]
 8009e2e:	f7ff fa23 	bl	8009278 <SWAPBYTE>
 8009e32:	4603      	mov	r3, r0
 8009e34:	461a      	mov	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	80da      	strh	r2, [r3, #6]
}
 8009e3a:	bf00      	nop
 8009e3c:	3710      	adds	r7, #16
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b082      	sub	sp, #8
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e4c:	2180      	movs	r1, #128	@ 0x80
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 fc12 	bl	800a678 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009e54:	2100      	movs	r1, #0
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fc0e 	bl	800a678 <USBD_LL_StallEP>
}
 8009e5c:	bf00      	nop
 8009e5e:	3708      	adds	r7, #8
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	60f8      	str	r0, [r7, #12]
 8009e6c:	60b9      	str	r1, [r7, #8]
 8009e6e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d042      	beq.n	8009f00 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009e7e:	6938      	ldr	r0, [r7, #16]
 8009e80:	f000 f842 	bl	8009f08 <USBD_GetLen>
 8009e84:	4603      	mov	r3, r0
 8009e86:	3301      	adds	r3, #1
 8009e88:	005b      	lsls	r3, r3, #1
 8009e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e8e:	d808      	bhi.n	8009ea2 <USBD_GetString+0x3e>
 8009e90:	6938      	ldr	r0, [r7, #16]
 8009e92:	f000 f839 	bl	8009f08 <USBD_GetLen>
 8009e96:	4603      	mov	r3, r0
 8009e98:	3301      	adds	r3, #1
 8009e9a:	b29b      	uxth	r3, r3
 8009e9c:	005b      	lsls	r3, r3, #1
 8009e9e:	b29a      	uxth	r2, r3
 8009ea0:	e001      	b.n	8009ea6 <USBD_GetString+0x42>
 8009ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009eaa:	7dfb      	ldrb	r3, [r7, #23]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	4413      	add	r3, r2
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	7812      	ldrb	r2, [r2, #0]
 8009eb4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009eb6:	7dfb      	ldrb	r3, [r7, #23]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ebc:	7dfb      	ldrb	r3, [r7, #23]
 8009ebe:	68ba      	ldr	r2, [r7, #8]
 8009ec0:	4413      	add	r3, r2
 8009ec2:	2203      	movs	r2, #3
 8009ec4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009ec6:	7dfb      	ldrb	r3, [r7, #23]
 8009ec8:	3301      	adds	r3, #1
 8009eca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009ecc:	e013      	b.n	8009ef6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009ece:	7dfb      	ldrb	r3, [r7, #23]
 8009ed0:	68ba      	ldr	r2, [r7, #8]
 8009ed2:	4413      	add	r3, r2
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	7812      	ldrb	r2, [r2, #0]
 8009ed8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	3301      	adds	r3, #1
 8009ede:	613b      	str	r3, [r7, #16]
    idx++;
 8009ee0:	7dfb      	ldrb	r3, [r7, #23]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009ee6:	7dfb      	ldrb	r3, [r7, #23]
 8009ee8:	68ba      	ldr	r2, [r7, #8]
 8009eea:	4413      	add	r3, r2
 8009eec:	2200      	movs	r2, #0
 8009eee:	701a      	strb	r2, [r3, #0]
    idx++;
 8009ef0:	7dfb      	ldrb	r3, [r7, #23]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e7      	bne.n	8009ece <USBD_GetString+0x6a>
 8009efe:	e000      	b.n	8009f02 <USBD_GetString+0x9e>
    return;
 8009f00:	bf00      	nop
  }
}
 8009f02:	3718      	adds	r7, #24
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009f18:	e005      	b.n	8009f26 <USBD_GetLen+0x1e>
  {
    len++;
 8009f1a:	7bfb      	ldrb	r3, [r7, #15]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	3301      	adds	r3, #1
 8009f24:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1f5      	bne.n	8009f1a <USBD_GetLen+0x12>
  }

  return len;
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3714      	adds	r7, #20
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	2100      	movs	r1, #0
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f000 fc0e 	bl	800a78a <USBD_LL_Transmit>

  return USBD_OK;
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	3710      	adds	r7, #16
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	2100      	movs	r1, #0
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f000 fbfd 	bl	800a78a <USBD_LL_Transmit>

  return USBD_OK;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009f9a:	b580      	push	{r7, lr}
 8009f9c:	b084      	sub	sp, #16
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	60f8      	str	r0, [r7, #12]
 8009fa2:	60b9      	str	r1, [r7, #8]
 8009fa4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	2100      	movs	r1, #0
 8009fac:	68f8      	ldr	r0, [r7, #12]
 8009fae:	f000 fc0d 	bl	800a7cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3710      	adds	r7, #16
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2204      	movs	r2, #4
 8009fc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009fcc:	2300      	movs	r3, #0
 8009fce:	2200      	movs	r2, #0
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 fbd9 	bl	800a78a <USBD_LL_Transmit>

  return USBD_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3708      	adds	r7, #8
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b082      	sub	sp, #8
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2205      	movs	r2, #5
 8009fee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	2100      	movs	r1, #0
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 fbe7 	bl	800a7cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ffe:	2300      	movs	r3, #0
}
 800a000:	4618      	mov	r0, r3
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800a00c:	2201      	movs	r2, #1
 800a00e:	490e      	ldr	r1, [pc, #56]	@ (800a048 <MX_USB_DEVICE_Init+0x40>)
 800a010:	480e      	ldr	r0, [pc, #56]	@ (800a04c <MX_USB_DEVICE_Init+0x44>)
 800a012:	f7fe fcfb 	bl	8008a0c <USBD_Init>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d001      	beq.n	800a020 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a01c:	f7f7 fd08 	bl	8001a30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_HID) != USBD_OK)
 800a020:	490b      	ldr	r1, [pc, #44]	@ (800a050 <MX_USB_DEVICE_Init+0x48>)
 800a022:	480a      	ldr	r0, [pc, #40]	@ (800a04c <MX_USB_DEVICE_Init+0x44>)
 800a024:	f7fe fd22 	bl	8008a6c <USBD_RegisterClass>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d001      	beq.n	800a032 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a02e:	f7f7 fcff 	bl	8001a30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800a032:	4806      	ldr	r0, [pc, #24]	@ (800a04c <MX_USB_DEVICE_Init+0x44>)
 800a034:	f7fe fd50 	bl	8008ad8 <USBD_Start>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800a03e:	f7f7 fcf7 	bl	8001a30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a042:	bf00      	nop
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	200000cc 	.word	0x200000cc
 800a04c:	20000700 	.word	0x20000700
 800a050:	2000000c 	.word	0x2000000c

0800a054 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	4603      	mov	r3, r0
 800a05c:	6039      	str	r1, [r7, #0]
 800a05e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	2212      	movs	r2, #18
 800a064:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800a066:	4b03      	ldr	r3, [pc, #12]	@ (800a074 <USBD_HS_DeviceDescriptor+0x20>)
}
 800a068:	4618      	mov	r0, r3
 800a06a:	370c      	adds	r7, #12
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr
 800a074:	200000e8 	.word	0x200000e8

0800a078 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	4603      	mov	r3, r0
 800a080:	6039      	str	r1, [r7, #0]
 800a082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2204      	movs	r2, #4
 800a088:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a08a:	4b03      	ldr	r3, [pc, #12]	@ (800a098 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr
 800a098:	200000fc 	.word	0x200000fc

0800a09c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	6039      	str	r1, [r7, #0]
 800a0a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d105      	bne.n	800a0ba <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	4907      	ldr	r1, [pc, #28]	@ (800a0d0 <USBD_HS_ProductStrDescriptor+0x34>)
 800a0b2:	4808      	ldr	r0, [pc, #32]	@ (800a0d4 <USBD_HS_ProductStrDescriptor+0x38>)
 800a0b4:	f7ff fed6 	bl	8009e64 <USBD_GetString>
 800a0b8:	e004      	b.n	800a0c4 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800a0ba:	683a      	ldr	r2, [r7, #0]
 800a0bc:	4904      	ldr	r1, [pc, #16]	@ (800a0d0 <USBD_HS_ProductStrDescriptor+0x34>)
 800a0be:	4805      	ldr	r0, [pc, #20]	@ (800a0d4 <USBD_HS_ProductStrDescriptor+0x38>)
 800a0c0:	f7ff fed0 	bl	8009e64 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0c4:	4b02      	ldr	r3, [pc, #8]	@ (800a0d0 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3708      	adds	r7, #8
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	200009dc 	.word	0x200009dc
 800a0d4:	0800ca24 	.word	0x0800ca24

0800a0d8 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	4603      	mov	r3, r0
 800a0e0:	6039      	str	r1, [r7, #0]
 800a0e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a0e4:	683a      	ldr	r2, [r7, #0]
 800a0e6:	4904      	ldr	r1, [pc, #16]	@ (800a0f8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800a0e8:	4804      	ldr	r0, [pc, #16]	@ (800a0fc <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800a0ea:	f7ff febb 	bl	8009e64 <USBD_GetString>
  return USBD_StrDesc;
 800a0ee:	4b02      	ldr	r3, [pc, #8]	@ (800a0f8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3708      	adds	r7, #8
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	200009dc 	.word	0x200009dc
 800a0fc:	0800ca3c 	.word	0x0800ca3c

0800a100 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	4603      	mov	r3, r0
 800a108:	6039      	str	r1, [r7, #0]
 800a10a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	221a      	movs	r2, #26
 800a110:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a112:	f000 f843 	bl	800a19c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800a116:	4b02      	ldr	r3, [pc, #8]	@ (800a120 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3708      	adds	r7, #8
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}
 800a120:	20000100 	.word	0x20000100

0800a124 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	4603      	mov	r3, r0
 800a12c:	6039      	str	r1, [r7, #0]
 800a12e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a130:	79fb      	ldrb	r3, [r7, #7]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d105      	bne.n	800a142 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800a136:	683a      	ldr	r2, [r7, #0]
 800a138:	4907      	ldr	r1, [pc, #28]	@ (800a158 <USBD_HS_ConfigStrDescriptor+0x34>)
 800a13a:	4808      	ldr	r0, [pc, #32]	@ (800a15c <USBD_HS_ConfigStrDescriptor+0x38>)
 800a13c:	f7ff fe92 	bl	8009e64 <USBD_GetString>
 800a140:	e004      	b.n	800a14c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800a142:	683a      	ldr	r2, [r7, #0]
 800a144:	4904      	ldr	r1, [pc, #16]	@ (800a158 <USBD_HS_ConfigStrDescriptor+0x34>)
 800a146:	4805      	ldr	r0, [pc, #20]	@ (800a15c <USBD_HS_ConfigStrDescriptor+0x38>)
 800a148:	f7ff fe8c 	bl	8009e64 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a14c:	4b02      	ldr	r3, [pc, #8]	@ (800a158 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3708      	adds	r7, #8
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	200009dc 	.word	0x200009dc
 800a15c:	0800ca50 	.word	0x0800ca50

0800a160 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
 800a166:	4603      	mov	r3, r0
 800a168:	6039      	str	r1, [r7, #0]
 800a16a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a16c:	79fb      	ldrb	r3, [r7, #7]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d105      	bne.n	800a17e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	4907      	ldr	r1, [pc, #28]	@ (800a194 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800a176:	4808      	ldr	r0, [pc, #32]	@ (800a198 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800a178:	f7ff fe74 	bl	8009e64 <USBD_GetString>
 800a17c:	e004      	b.n	800a188 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800a17e:	683a      	ldr	r2, [r7, #0]
 800a180:	4904      	ldr	r1, [pc, #16]	@ (800a194 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800a182:	4805      	ldr	r0, [pc, #20]	@ (800a198 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800a184:	f7ff fe6e 	bl	8009e64 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a188:	4b02      	ldr	r3, [pc, #8]	@ (800a194 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3708      	adds	r7, #8
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	200009dc 	.word	0x200009dc
 800a198:	0800ca5c 	.word	0x0800ca5c

0800a19c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a1a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e0 <Get_SerialNum+0x44>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a1a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a1e4 <Get_SerialNum+0x48>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a1ae:	4b0e      	ldr	r3, [pc, #56]	@ (800a1e8 <Get_SerialNum+0x4c>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4413      	add	r3, r2
 800a1ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d009      	beq.n	800a1d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a1c2:	2208      	movs	r2, #8
 800a1c4:	4909      	ldr	r1, [pc, #36]	@ (800a1ec <Get_SerialNum+0x50>)
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f000 f814 	bl	800a1f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a1cc:	2204      	movs	r2, #4
 800a1ce:	4908      	ldr	r1, [pc, #32]	@ (800a1f0 <Get_SerialNum+0x54>)
 800a1d0:	68b8      	ldr	r0, [r7, #8]
 800a1d2:	f000 f80f 	bl	800a1f4 <IntToUnicode>
  }
}
 800a1d6:	bf00      	nop
 800a1d8:	3710      	adds	r7, #16
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	1fff7a10 	.word	0x1fff7a10
 800a1e4:	1fff7a14 	.word	0x1fff7a14
 800a1e8:	1fff7a18 	.word	0x1fff7a18
 800a1ec:	20000102 	.word	0x20000102
 800a1f0:	20000112 	.word	0x20000112

0800a1f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b087      	sub	sp, #28
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	4613      	mov	r3, r2
 800a200:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a202:	2300      	movs	r3, #0
 800a204:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a206:	2300      	movs	r3, #0
 800a208:	75fb      	strb	r3, [r7, #23]
 800a20a:	e027      	b.n	800a25c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	0f1b      	lsrs	r3, r3, #28
 800a210:	2b09      	cmp	r3, #9
 800a212:	d80b      	bhi.n	800a22c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	0f1b      	lsrs	r3, r3, #28
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	7dfb      	ldrb	r3, [r7, #23]
 800a21c:	005b      	lsls	r3, r3, #1
 800a21e:	4619      	mov	r1, r3
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	440b      	add	r3, r1
 800a224:	3230      	adds	r2, #48	@ 0x30
 800a226:	b2d2      	uxtb	r2, r2
 800a228:	701a      	strb	r2, [r3, #0]
 800a22a:	e00a      	b.n	800a242 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	0f1b      	lsrs	r3, r3, #28
 800a230:	b2da      	uxtb	r2, r3
 800a232:	7dfb      	ldrb	r3, [r7, #23]
 800a234:	005b      	lsls	r3, r3, #1
 800a236:	4619      	mov	r1, r3
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	440b      	add	r3, r1
 800a23c:	3237      	adds	r2, #55	@ 0x37
 800a23e:	b2d2      	uxtb	r2, r2
 800a240:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	011b      	lsls	r3, r3, #4
 800a246:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a248:	7dfb      	ldrb	r3, [r7, #23]
 800a24a:	005b      	lsls	r3, r3, #1
 800a24c:	3301      	adds	r3, #1
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	4413      	add	r3, r2
 800a252:	2200      	movs	r2, #0
 800a254:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a256:	7dfb      	ldrb	r3, [r7, #23]
 800a258:	3301      	adds	r3, #1
 800a25a:	75fb      	strb	r3, [r7, #23]
 800a25c:	7dfa      	ldrb	r2, [r7, #23]
 800a25e:	79fb      	ldrb	r3, [r7, #7]
 800a260:	429a      	cmp	r2, r3
 800a262:	d3d3      	bcc.n	800a20c <IntToUnicode+0x18>
  }
}
 800a264:	bf00      	nop
 800a266:	bf00      	nop
 800a268:	371c      	adds	r7, #28
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr
	...

0800a274 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b08a      	sub	sp, #40	@ 0x28
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a27c:	f107 0314 	add.w	r3, r7, #20
 800a280:	2200      	movs	r2, #0
 800a282:	601a      	str	r2, [r3, #0]
 800a284:	605a      	str	r2, [r3, #4]
 800a286:	609a      	str	r2, [r3, #8]
 800a288:	60da      	str	r2, [r3, #12]
 800a28a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a24      	ldr	r2, [pc, #144]	@ (800a324 <HAL_PCD_MspInit+0xb0>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d141      	bne.n	800a31a <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a296:	2300      	movs	r3, #0
 800a298:	613b      	str	r3, [r7, #16]
 800a29a:	4b23      	ldr	r3, [pc, #140]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a29c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a29e:	4a22      	ldr	r2, [pc, #136]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a2a0:	f043 0302 	orr.w	r3, r3, #2
 800a2a4:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2a6:	4b20      	ldr	r3, [pc, #128]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a2a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2aa:	f003 0302 	and.w	r3, r3, #2
 800a2ae:	613b      	str	r3, [r7, #16]
 800a2b0:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800a2b2:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800a2b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2b8:	2302      	movs	r3, #2
 800a2ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800a2c4:	230c      	movs	r3, #12
 800a2c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a2c8:	f107 0314 	add.w	r3, r7, #20
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	4817      	ldr	r0, [pc, #92]	@ (800a32c <HAL_PCD_MspInit+0xb8>)
 800a2d0:	f7f9 f824 	bl	800331c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800a2d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a2d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800a2e2:	f107 0314 	add.w	r3, r7, #20
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	4810      	ldr	r0, [pc, #64]	@ (800a32c <HAL_PCD_MspInit+0xb8>)
 800a2ea:	f7f9 f817 	bl	800331c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	60fb      	str	r3, [r7, #12]
 800a2f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a2f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2f6:	4a0c      	ldr	r2, [pc, #48]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a2f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a2fc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2fe:	4b0a      	ldr	r3, [pc, #40]	@ (800a328 <HAL_PCD_MspInit+0xb4>)
 800a300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a302:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800a30a:	2200      	movs	r2, #0
 800a30c:	2100      	movs	r1, #0
 800a30e:	204d      	movs	r0, #77	@ 0x4d
 800a310:	f7f8 f9b1 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800a314:	204d      	movs	r0, #77	@ 0x4d
 800a316:	f7f8 f9ca 	bl	80026ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800a31a:	bf00      	nop
 800a31c:	3728      	adds	r7, #40	@ 0x28
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	40040000 	.word	0x40040000
 800a328:	40023800 	.word	0x40023800
 800a32c:	40020400 	.word	0x40020400

0800a330 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b082      	sub	sp, #8
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a344:	4619      	mov	r1, r3
 800a346:	4610      	mov	r0, r2
 800a348:	f7fe fc13 	bl	8008b72 <USBD_LL_SetupStage>
}
 800a34c:	bf00      	nop
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	460b      	mov	r3, r1
 800a35e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a366:	78fa      	ldrb	r2, [r7, #3]
 800a368:	6879      	ldr	r1, [r7, #4]
 800a36a:	4613      	mov	r3, r2
 800a36c:	00db      	lsls	r3, r3, #3
 800a36e:	4413      	add	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	440b      	add	r3, r1
 800a374:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	78fb      	ldrb	r3, [r7, #3]
 800a37c:	4619      	mov	r1, r3
 800a37e:	f7fe fc4d 	bl	8008c1c <USBD_LL_DataOutStage>
}
 800a382:	bf00      	nop
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b082      	sub	sp, #8
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
 800a392:	460b      	mov	r3, r1
 800a394:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a39c:	78fa      	ldrb	r2, [r7, #3]
 800a39e:	6879      	ldr	r1, [r7, #4]
 800a3a0:	4613      	mov	r3, r2
 800a3a2:	00db      	lsls	r3, r3, #3
 800a3a4:	4413      	add	r3, r2
 800a3a6:	009b      	lsls	r3, r3, #2
 800a3a8:	440b      	add	r3, r1
 800a3aa:	3320      	adds	r3, #32
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	78fb      	ldrb	r3, [r7, #3]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f7fe fcef 	bl	8008d94 <USBD_LL_DataInStage>
}
 800a3b6:	bf00      	nop
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b082      	sub	sp, #8
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7fe fe33 	bl	8009038 <USBD_LL_SOF>
}
 800a3d2:	bf00      	nop
 800a3d4:	3708      	adds	r7, #8
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b084      	sub	sp, #16
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	79db      	ldrb	r3, [r3, #7]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d102      	bne.n	800a3f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	73fb      	strb	r3, [r7, #15]
 800a3f2:	e008      	b.n	800a406 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	79db      	ldrb	r3, [r3, #7]
 800a3f8:	2b02      	cmp	r3, #2
 800a3fa:	d102      	bne.n	800a402 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	73fb      	strb	r3, [r7, #15]
 800a400:	e001      	b.n	800a406 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a402:	f7f7 fb15 	bl	8001a30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a40c:	7bfa      	ldrb	r2, [r7, #15]
 800a40e:	4611      	mov	r1, r2
 800a410:	4618      	mov	r0, r3
 800a412:	f7fe fdcd 	bl	8008fb0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7fe fd74 	bl	8008f0a <USBD_LL_Reset>
}
 800a422:	bf00      	nop
 800a424:	3710      	adds	r7, #16
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
	...

0800a42c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a43a:	4618      	mov	r0, r3
 800a43c:	f7fe fdc8 	bl	8008fd0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	6812      	ldr	r2, [r2, #0]
 800a44e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a452:	f043 0301 	orr.w	r3, r3, #1
 800a456:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	7adb      	ldrb	r3, [r3, #11]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d005      	beq.n	800a46c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a460:	4b04      	ldr	r3, [pc, #16]	@ (800a474 <HAL_PCD_SuspendCallback+0x48>)
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	4a03      	ldr	r2, [pc, #12]	@ (800a474 <HAL_PCD_SuspendCallback+0x48>)
 800a466:	f043 0306 	orr.w	r3, r3, #6
 800a46a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a46c:	bf00      	nop
 800a46e:	3708      	adds	r7, #8
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}
 800a474:	e000ed00 	.word	0xe000ed00

0800a478 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a486:	4618      	mov	r0, r3
 800a488:	f7fe fdbe 	bl	8009008 <USBD_LL_Resume>
}
 800a48c:	bf00      	nop
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	460b      	mov	r3, r1
 800a49e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4a6:	78fa      	ldrb	r2, [r7, #3]
 800a4a8:	4611      	mov	r1, r2
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7fe fe16 	bl	80090dc <USBD_LL_IsoOUTIncomplete>
}
 800a4b0:	bf00      	nop
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4ca:	78fa      	ldrb	r2, [r7, #3]
 800a4cc:	4611      	mov	r1, r2
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fdd2 	bl	8009078 <USBD_LL_IsoINIncomplete>
}
 800a4d4:	bf00      	nop
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fe fe28 	bl	8009140 <USBD_LL_DevConnected>
}
 800a4f0:	bf00      	nop
 800a4f2:	3708      	adds	r7, #8
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a506:	4618      	mov	r0, r3
 800a508:	f7fe fe25 	bl	8009156 <USBD_LL_DevDisconnected>
}
 800a50c:	bf00      	nop
 800a50e:	3708      	adds	r7, #8
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	2b01      	cmp	r3, #1
 800a522:	d140      	bne.n	800a5a6 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800a524:	4a22      	ldr	r2, [pc, #136]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	4a20      	ldr	r2, [pc, #128]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a530:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a534:	4b1e      	ldr	r3, [pc, #120]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a536:	4a1f      	ldr	r2, [pc, #124]	@ (800a5b4 <USBD_LL_Init+0xa0>)
 800a538:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800a53a:	4b1d      	ldr	r3, [pc, #116]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a53c:	2206      	movs	r2, #6
 800a53e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800a540:	4b1b      	ldr	r3, [pc, #108]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a542:	2202      	movs	r2, #2
 800a544:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a546:	4b1a      	ldr	r3, [pc, #104]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a548:	2200      	movs	r2, #0
 800a54a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a54c:	4b18      	ldr	r3, [pc, #96]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a54e:	2202      	movs	r2, #2
 800a550:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a552:	4b17      	ldr	r3, [pc, #92]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a554:	2200      	movs	r2, #0
 800a556:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a558:	4b15      	ldr	r3, [pc, #84]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800a55e:	4b14      	ldr	r3, [pc, #80]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a560:	2200      	movs	r2, #0
 800a562:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a564:	4b12      	ldr	r3, [pc, #72]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a566:	2200      	movs	r2, #0
 800a568:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800a56a:	4b11      	ldr	r3, [pc, #68]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a56c:	2200      	movs	r2, #0
 800a56e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a570:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a572:	2200      	movs	r2, #0
 800a574:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800a576:	480e      	ldr	r0, [pc, #56]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a578:	f7f9 fcd5 	bl	8003f26 <HAL_PCD_Init>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d001      	beq.n	800a586 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a582:	f7f7 fa55 	bl	8001a30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800a586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a58a:	4809      	ldr	r0, [pc, #36]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a58c:	f7fa fee9 	bl	8005362 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800a590:	2280      	movs	r2, #128	@ 0x80
 800a592:	2100      	movs	r1, #0
 800a594:	4806      	ldr	r0, [pc, #24]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a596:	f7fa fe9d 	bl	80052d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800a59a:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800a59e:	2101      	movs	r1, #1
 800a5a0:	4803      	ldr	r0, [pc, #12]	@ (800a5b0 <USBD_LL_Init+0x9c>)
 800a5a2:	f7fa fe97 	bl	80052d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3708      	adds	r7, #8
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	20000bdc 	.word	0x20000bdc
 800a5b4:	40040000 	.word	0x40040000

0800a5b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7f9 fdb8 	bl	8004144 <HAL_PCD_Start>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5d8:	7bfb      	ldrb	r3, [r7, #15]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f000 f930 	bl	800a840 <USBD_Get_USB_Status>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b084      	sub	sp, #16
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	4608      	mov	r0, r1
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	70fb      	strb	r3, [r7, #3]
 800a600:	460b      	mov	r3, r1
 800a602:	70bb      	strb	r3, [r7, #2]
 800a604:	4613      	mov	r3, r2
 800a606:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a608:	2300      	movs	r3, #0
 800a60a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a60c:	2300      	movs	r3, #0
 800a60e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a616:	78bb      	ldrb	r3, [r7, #2]
 800a618:	883a      	ldrh	r2, [r7, #0]
 800a61a:	78f9      	ldrb	r1, [r7, #3]
 800a61c:	f7fa fa8c 	bl	8004b38 <HAL_PCD_EP_Open>
 800a620:	4603      	mov	r3, r0
 800a622:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a624:	7bfb      	ldrb	r3, [r7, #15]
 800a626:	4618      	mov	r0, r3
 800a628:	f000 f90a 	bl	800a840 <USBD_Get_USB_Status>
 800a62c:	4603      	mov	r3, r0
 800a62e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a630:	7bbb      	ldrb	r3, [r7, #14]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b084      	sub	sp, #16
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
 800a642:	460b      	mov	r3, r1
 800a644:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a646:	2300      	movs	r3, #0
 800a648:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a64a:	2300      	movs	r3, #0
 800a64c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a654:	78fa      	ldrb	r2, [r7, #3]
 800a656:	4611      	mov	r1, r2
 800a658:	4618      	mov	r0, r3
 800a65a:	f7fa fad7 	bl	8004c0c <HAL_PCD_EP_Close>
 800a65e:	4603      	mov	r3, r0
 800a660:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a662:	7bfb      	ldrb	r3, [r7, #15]
 800a664:	4618      	mov	r0, r3
 800a666:	f000 f8eb 	bl	800a840 <USBD_Get_USB_Status>
 800a66a:	4603      	mov	r3, r0
 800a66c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a670:	4618      	mov	r0, r3
 800a672:	3710      	adds	r7, #16
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	460b      	mov	r3, r1
 800a682:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a684:	2300      	movs	r3, #0
 800a686:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a688:	2300      	movs	r3, #0
 800a68a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a692:	78fa      	ldrb	r2, [r7, #3]
 800a694:	4611      	mov	r1, r2
 800a696:	4618      	mov	r0, r3
 800a698:	f7fa fb77 	bl	8004d8a <HAL_PCD_EP_SetStall>
 800a69c:	4603      	mov	r3, r0
 800a69e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6a0:	7bfb      	ldrb	r3, [r7, #15]
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 f8cc 	bl	800a840 <USBD_Get_USB_Status>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	460b      	mov	r3, r1
 800a6c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a6d0:	78fa      	ldrb	r2, [r7, #3]
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7fa fbbb 	bl	8004e50 <HAL_PCD_EP_ClrStall>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6de:	7bfb      	ldrb	r3, [r7, #15]
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 f8ad 	bl	800a840 <USBD_Get_USB_Status>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3710      	adds	r7, #16
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b085      	sub	sp, #20
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a706:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a708:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	da0b      	bge.n	800a728 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a710:	78fb      	ldrb	r3, [r7, #3]
 800a712:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a716:	68f9      	ldr	r1, [r7, #12]
 800a718:	4613      	mov	r3, r2
 800a71a:	00db      	lsls	r3, r3, #3
 800a71c:	4413      	add	r3, r2
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	440b      	add	r3, r1
 800a722:	3316      	adds	r3, #22
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	e00b      	b.n	800a740 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a728:	78fb      	ldrb	r3, [r7, #3]
 800a72a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a72e:	68f9      	ldr	r1, [r7, #12]
 800a730:	4613      	mov	r3, r2
 800a732:	00db      	lsls	r3, r3, #3
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	440b      	add	r3, r1
 800a73a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a73e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	460b      	mov	r3, r1
 800a756:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a758:	2300      	movs	r3, #0
 800a75a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a75c:	2300      	movs	r3, #0
 800a75e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a766:	78fa      	ldrb	r2, [r7, #3]
 800a768:	4611      	mov	r1, r2
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fa f9c0 	bl	8004af0 <HAL_PCD_SetAddress>
 800a770:	4603      	mov	r3, r0
 800a772:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a774:	7bfb      	ldrb	r3, [r7, #15]
 800a776:	4618      	mov	r0, r3
 800a778:	f000 f862 	bl	800a840 <USBD_Get_USB_Status>
 800a77c:	4603      	mov	r3, r0
 800a77e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a780:	7bbb      	ldrb	r3, [r7, #14]
}
 800a782:	4618      	mov	r0, r3
 800a784:	3710      	adds	r7, #16
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b086      	sub	sp, #24
 800a78e:	af00      	add	r7, sp, #0
 800a790:	60f8      	str	r0, [r7, #12]
 800a792:	607a      	str	r2, [r7, #4]
 800a794:	603b      	str	r3, [r7, #0]
 800a796:	460b      	mov	r3, r1
 800a798:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a79a:	2300      	movs	r3, #0
 800a79c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a7a8:	7af9      	ldrb	r1, [r7, #11]
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	f7fa fab2 	bl	8004d16 <HAL_PCD_EP_Transmit>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7b6:	7dfb      	ldrb	r3, [r7, #23]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 f841 	bl	800a840 <USBD_Get_USB_Status>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a7c2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3718      	adds	r7, #24
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	607a      	str	r2, [r7, #4]
 800a7d6:	603b      	str	r3, [r7, #0]
 800a7d8:	460b      	mov	r3, r1
 800a7da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a7ea:	7af9      	ldrb	r1, [r7, #11]
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	f7fa fa56 	bl	8004ca0 <HAL_PCD_EP_Receive>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7f8:	7dfb      	ldrb	r3, [r7, #23]
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f000 f820 	bl	800a840 <USBD_Get_USB_Status>
 800a800:	4603      	mov	r3, r0
 800a802:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a804:	7dbb      	ldrb	r3, [r7, #22]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3718      	adds	r7, #24
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
	...

0800a810 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a818:	4b03      	ldr	r3, [pc, #12]	@ (800a828 <USBD_static_malloc+0x18>)
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	200010c0 	.word	0x200010c0

0800a82c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]

}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	4603      	mov	r3, r0
 800a848:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a84a:	2300      	movs	r3, #0
 800a84c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a84e:	79fb      	ldrb	r3, [r7, #7]
 800a850:	2b03      	cmp	r3, #3
 800a852:	d817      	bhi.n	800a884 <USBD_Get_USB_Status+0x44>
 800a854:	a201      	add	r2, pc, #4	@ (adr r2, 800a85c <USBD_Get_USB_Status+0x1c>)
 800a856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85a:	bf00      	nop
 800a85c:	0800a86d 	.word	0x0800a86d
 800a860:	0800a873 	.word	0x0800a873
 800a864:	0800a879 	.word	0x0800a879
 800a868:	0800a87f 	.word	0x0800a87f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a86c:	2300      	movs	r3, #0
 800a86e:	73fb      	strb	r3, [r7, #15]
    break;
 800a870:	e00b      	b.n	800a88a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a872:	2303      	movs	r3, #3
 800a874:	73fb      	strb	r3, [r7, #15]
    break;
 800a876:	e008      	b.n	800a88a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a878:	2301      	movs	r3, #1
 800a87a:	73fb      	strb	r3, [r7, #15]
    break;
 800a87c:	e005      	b.n	800a88a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a87e:	2303      	movs	r3, #3
 800a880:	73fb      	strb	r3, [r7, #15]
    break;
 800a882:	e002      	b.n	800a88a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a884:	2303      	movs	r3, #3
 800a886:	73fb      	strb	r3, [r7, #15]
    break;
 800a888:	bf00      	nop
  }
  return usb_status;
 800a88a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3714      	adds	r7, #20
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr

0800a898 <powf>:
 800a898:	b508      	push	{r3, lr}
 800a89a:	ed2d 8b04 	vpush	{d8-d9}
 800a89e:	eeb0 8a60 	vmov.f32	s16, s1
 800a8a2:	eeb0 9a40 	vmov.f32	s18, s0
 800a8a6:	f000 f93f 	bl	800ab28 <__ieee754_powf>
 800a8aa:	eeb4 8a48 	vcmp.f32	s16, s16
 800a8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8b2:	eef0 8a40 	vmov.f32	s17, s0
 800a8b6:	d63e      	bvs.n	800a936 <powf+0x9e>
 800a8b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800a8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8c0:	d112      	bne.n	800a8e8 <powf+0x50>
 800a8c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ca:	d039      	beq.n	800a940 <powf+0xa8>
 800a8cc:	eeb0 0a48 	vmov.f32	s0, s16
 800a8d0:	f000 f880 	bl	800a9d4 <finitef>
 800a8d4:	b378      	cbz	r0, 800a936 <powf+0x9e>
 800a8d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8de:	d52a      	bpl.n	800a936 <powf+0x9e>
 800a8e0:	f001 fabc 	bl	800be5c <__errno>
 800a8e4:	2322      	movs	r3, #34	@ 0x22
 800a8e6:	e014      	b.n	800a912 <powf+0x7a>
 800a8e8:	f000 f874 	bl	800a9d4 <finitef>
 800a8ec:	b998      	cbnz	r0, 800a916 <powf+0x7e>
 800a8ee:	eeb0 0a49 	vmov.f32	s0, s18
 800a8f2:	f000 f86f 	bl	800a9d4 <finitef>
 800a8f6:	b170      	cbz	r0, 800a916 <powf+0x7e>
 800a8f8:	eeb0 0a48 	vmov.f32	s0, s16
 800a8fc:	f000 f86a 	bl	800a9d4 <finitef>
 800a900:	b148      	cbz	r0, 800a916 <powf+0x7e>
 800a902:	eef4 8a68 	vcmp.f32	s17, s17
 800a906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a90a:	d7e9      	bvc.n	800a8e0 <powf+0x48>
 800a90c:	f001 faa6 	bl	800be5c <__errno>
 800a910:	2321      	movs	r3, #33	@ 0x21
 800a912:	6003      	str	r3, [r0, #0]
 800a914:	e00f      	b.n	800a936 <powf+0x9e>
 800a916:	eef5 8a40 	vcmp.f32	s17, #0.0
 800a91a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a91e:	d10a      	bne.n	800a936 <powf+0x9e>
 800a920:	eeb0 0a49 	vmov.f32	s0, s18
 800a924:	f000 f856 	bl	800a9d4 <finitef>
 800a928:	b128      	cbz	r0, 800a936 <powf+0x9e>
 800a92a:	eeb0 0a48 	vmov.f32	s0, s16
 800a92e:	f000 f851 	bl	800a9d4 <finitef>
 800a932:	2800      	cmp	r0, #0
 800a934:	d1d4      	bne.n	800a8e0 <powf+0x48>
 800a936:	eeb0 0a68 	vmov.f32	s0, s17
 800a93a:	ecbd 8b04 	vpop	{d8-d9}
 800a93e:	bd08      	pop	{r3, pc}
 800a940:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800a944:	e7f7      	b.n	800a936 <powf+0x9e>
	...

0800a948 <sinf>:
 800a948:	ee10 3a10 	vmov	r3, s0
 800a94c:	b507      	push	{r0, r1, r2, lr}
 800a94e:	4a1f      	ldr	r2, [pc, #124]	@ (800a9cc <sinf+0x84>)
 800a950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a954:	4293      	cmp	r3, r2
 800a956:	d807      	bhi.n	800a968 <sinf+0x20>
 800a958:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a9d0 <sinf+0x88>
 800a95c:	2000      	movs	r0, #0
 800a95e:	b003      	add	sp, #12
 800a960:	f85d eb04 	ldr.w	lr, [sp], #4
 800a964:	f000 b898 	b.w	800aa98 <__kernel_sinf>
 800a968:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a96c:	d304      	bcc.n	800a978 <sinf+0x30>
 800a96e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a972:	b003      	add	sp, #12
 800a974:	f85d fb04 	ldr.w	pc, [sp], #4
 800a978:	4668      	mov	r0, sp
 800a97a:	f000 fba3 	bl	800b0c4 <__ieee754_rem_pio2f>
 800a97e:	f000 0003 	and.w	r0, r0, #3
 800a982:	2801      	cmp	r0, #1
 800a984:	d00a      	beq.n	800a99c <sinf+0x54>
 800a986:	2802      	cmp	r0, #2
 800a988:	d00f      	beq.n	800a9aa <sinf+0x62>
 800a98a:	b9c0      	cbnz	r0, 800a9be <sinf+0x76>
 800a98c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a990:	ed9d 0a00 	vldr	s0, [sp]
 800a994:	2001      	movs	r0, #1
 800a996:	f000 f87f 	bl	800aa98 <__kernel_sinf>
 800a99a:	e7ea      	b.n	800a972 <sinf+0x2a>
 800a99c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9a0:	ed9d 0a00 	vldr	s0, [sp]
 800a9a4:	f000 f820 	bl	800a9e8 <__kernel_cosf>
 800a9a8:	e7e3      	b.n	800a972 <sinf+0x2a>
 800a9aa:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9ae:	ed9d 0a00 	vldr	s0, [sp]
 800a9b2:	2001      	movs	r0, #1
 800a9b4:	f000 f870 	bl	800aa98 <__kernel_sinf>
 800a9b8:	eeb1 0a40 	vneg.f32	s0, s0
 800a9bc:	e7d9      	b.n	800a972 <sinf+0x2a>
 800a9be:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9c2:	ed9d 0a00 	vldr	s0, [sp]
 800a9c6:	f000 f80f 	bl	800a9e8 <__kernel_cosf>
 800a9ca:	e7f5      	b.n	800a9b8 <sinf+0x70>
 800a9cc:	3f490fd8 	.word	0x3f490fd8
 800a9d0:	00000000 	.word	0x00000000

0800a9d4 <finitef>:
 800a9d4:	ee10 3a10 	vmov	r3, s0
 800a9d8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800a9dc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800a9e0:	bfac      	ite	ge
 800a9e2:	2000      	movge	r0, #0
 800a9e4:	2001      	movlt	r0, #1
 800a9e6:	4770      	bx	lr

0800a9e8 <__kernel_cosf>:
 800a9e8:	ee10 3a10 	vmov	r3, s0
 800a9ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a9f4:	eef0 6a40 	vmov.f32	s13, s0
 800a9f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a9fc:	d204      	bcs.n	800aa08 <__kernel_cosf+0x20>
 800a9fe:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800aa02:	ee17 2a90 	vmov	r2, s15
 800aa06:	b342      	cbz	r2, 800aa5a <__kernel_cosf+0x72>
 800aa08:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800aa0c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800aa78 <__kernel_cosf+0x90>
 800aa10:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800aa7c <__kernel_cosf+0x94>
 800aa14:	4a1a      	ldr	r2, [pc, #104]	@ (800aa80 <__kernel_cosf+0x98>)
 800aa16:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800aa84 <__kernel_cosf+0x9c>
 800aa20:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aa24:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800aa88 <__kernel_cosf+0xa0>
 800aa28:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aa2c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800aa8c <__kernel_cosf+0xa4>
 800aa30:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aa34:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800aa90 <__kernel_cosf+0xa8>
 800aa38:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aa3c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800aa40:	ee26 6a07 	vmul.f32	s12, s12, s14
 800aa44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800aa48:	eee7 0a06 	vfma.f32	s1, s14, s12
 800aa4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa50:	d804      	bhi.n	800aa5c <__kernel_cosf+0x74>
 800aa52:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800aa56:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa5a:	4770      	bx	lr
 800aa5c:	4a0d      	ldr	r2, [pc, #52]	@ (800aa94 <__kernel_cosf+0xac>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	bf9a      	itte	ls
 800aa62:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800aa66:	ee07 3a10 	vmovls	s14, r3
 800aa6a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800aa6e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa76:	e7ec      	b.n	800aa52 <__kernel_cosf+0x6a>
 800aa78:	ad47d74e 	.word	0xad47d74e
 800aa7c:	310f74f6 	.word	0x310f74f6
 800aa80:	3e999999 	.word	0x3e999999
 800aa84:	b493f27c 	.word	0xb493f27c
 800aa88:	37d00d01 	.word	0x37d00d01
 800aa8c:	bab60b61 	.word	0xbab60b61
 800aa90:	3d2aaaab 	.word	0x3d2aaaab
 800aa94:	3f480000 	.word	0x3f480000

0800aa98 <__kernel_sinf>:
 800aa98:	ee10 3a10 	vmov	r3, s0
 800aa9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aaa0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800aaa4:	d204      	bcs.n	800aab0 <__kernel_sinf+0x18>
 800aaa6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800aaaa:	ee17 3a90 	vmov	r3, s15
 800aaae:	b35b      	cbz	r3, 800ab08 <__kernel_sinf+0x70>
 800aab0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aab4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ab0c <__kernel_sinf+0x74>
 800aab8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ab10 <__kernel_sinf+0x78>
 800aabc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aac0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ab14 <__kernel_sinf+0x7c>
 800aac4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aac8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ab18 <__kernel_sinf+0x80>
 800aacc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aad0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ab1c <__kernel_sinf+0x84>
 800aad4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800aad8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aadc:	b930      	cbnz	r0, 800aaec <__kernel_sinf+0x54>
 800aade:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ab20 <__kernel_sinf+0x88>
 800aae2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aae6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800aaea:	4770      	bx	lr
 800aaec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aaf0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800aaf4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800aaf8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800aafc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ab24 <__kernel_sinf+0x8c>
 800ab00:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ab04:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	2f2ec9d3 	.word	0x2f2ec9d3
 800ab10:	b2d72f34 	.word	0xb2d72f34
 800ab14:	3638ef1b 	.word	0x3638ef1b
 800ab18:	b9500d01 	.word	0xb9500d01
 800ab1c:	3c088889 	.word	0x3c088889
 800ab20:	be2aaaab 	.word	0xbe2aaaab
 800ab24:	3e2aaaab 	.word	0x3e2aaaab

0800ab28 <__ieee754_powf>:
 800ab28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab2c:	ee10 4a90 	vmov	r4, s1
 800ab30:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800ab34:	ed2d 8b02 	vpush	{d8}
 800ab38:	ee10 6a10 	vmov	r6, s0
 800ab3c:	eeb0 8a40 	vmov.f32	s16, s0
 800ab40:	eef0 8a60 	vmov.f32	s17, s1
 800ab44:	d10c      	bne.n	800ab60 <__ieee754_powf+0x38>
 800ab46:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800ab4a:	0076      	lsls	r6, r6, #1
 800ab4c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800ab50:	f240 8274 	bls.w	800b03c <__ieee754_powf+0x514>
 800ab54:	ee38 0a28 	vadd.f32	s0, s16, s17
 800ab58:	ecbd 8b02 	vpop	{d8}
 800ab5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab60:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800ab64:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800ab68:	d802      	bhi.n	800ab70 <__ieee754_powf+0x48>
 800ab6a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ab6e:	d908      	bls.n	800ab82 <__ieee754_powf+0x5a>
 800ab70:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800ab74:	d1ee      	bne.n	800ab54 <__ieee754_powf+0x2c>
 800ab76:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800ab7a:	0064      	lsls	r4, r4, #1
 800ab7c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800ab80:	e7e6      	b.n	800ab50 <__ieee754_powf+0x28>
 800ab82:	2e00      	cmp	r6, #0
 800ab84:	da1f      	bge.n	800abc6 <__ieee754_powf+0x9e>
 800ab86:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800ab8a:	f080 8260 	bcs.w	800b04e <__ieee754_powf+0x526>
 800ab8e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800ab92:	d32f      	bcc.n	800abf4 <__ieee754_powf+0xcc>
 800ab94:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800ab98:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800ab9c:	fa49 f503 	asr.w	r5, r9, r3
 800aba0:	fa05 f303 	lsl.w	r3, r5, r3
 800aba4:	454b      	cmp	r3, r9
 800aba6:	d123      	bne.n	800abf0 <__ieee754_powf+0xc8>
 800aba8:	f005 0501 	and.w	r5, r5, #1
 800abac:	f1c5 0502 	rsb	r5, r5, #2
 800abb0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800abb4:	d11f      	bne.n	800abf6 <__ieee754_powf+0xce>
 800abb6:	2c00      	cmp	r4, #0
 800abb8:	f280 8246 	bge.w	800b048 <__ieee754_powf+0x520>
 800abbc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800abc0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800abc4:	e7c8      	b.n	800ab58 <__ieee754_powf+0x30>
 800abc6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800abca:	d111      	bne.n	800abf0 <__ieee754_powf+0xc8>
 800abcc:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800abd0:	f000 8234 	beq.w	800b03c <__ieee754_powf+0x514>
 800abd4:	d906      	bls.n	800abe4 <__ieee754_powf+0xbc>
 800abd6:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800aeec <__ieee754_powf+0x3c4>
 800abda:	2c00      	cmp	r4, #0
 800abdc:	bfa8      	it	ge
 800abde:	eeb0 0a68 	vmovge.f32	s0, s17
 800abe2:	e7b9      	b.n	800ab58 <__ieee754_powf+0x30>
 800abe4:	2c00      	cmp	r4, #0
 800abe6:	f280 822c 	bge.w	800b042 <__ieee754_powf+0x51a>
 800abea:	eeb1 0a68 	vneg.f32	s0, s17
 800abee:	e7b3      	b.n	800ab58 <__ieee754_powf+0x30>
 800abf0:	2500      	movs	r5, #0
 800abf2:	e7dd      	b.n	800abb0 <__ieee754_powf+0x88>
 800abf4:	2500      	movs	r5, #0
 800abf6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800abfa:	d102      	bne.n	800ac02 <__ieee754_powf+0xda>
 800abfc:	ee28 0a08 	vmul.f32	s0, s16, s16
 800ac00:	e7aa      	b.n	800ab58 <__ieee754_powf+0x30>
 800ac02:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800ac06:	f040 8227 	bne.w	800b058 <__ieee754_powf+0x530>
 800ac0a:	2e00      	cmp	r6, #0
 800ac0c:	f2c0 8224 	blt.w	800b058 <__ieee754_powf+0x530>
 800ac10:	eeb0 0a48 	vmov.f32	s0, s16
 800ac14:	ecbd 8b02 	vpop	{d8}
 800ac18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac1c:	f000 bc16 	b.w	800b44c <__ieee754_sqrtf>
 800ac20:	2d01      	cmp	r5, #1
 800ac22:	d199      	bne.n	800ab58 <__ieee754_powf+0x30>
 800ac24:	eeb1 0a40 	vneg.f32	s0, s0
 800ac28:	e796      	b.n	800ab58 <__ieee754_powf+0x30>
 800ac2a:	0ff0      	lsrs	r0, r6, #31
 800ac2c:	3801      	subs	r0, #1
 800ac2e:	ea55 0300 	orrs.w	r3, r5, r0
 800ac32:	d104      	bne.n	800ac3e <__ieee754_powf+0x116>
 800ac34:	ee38 8a48 	vsub.f32	s16, s16, s16
 800ac38:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800ac3c:	e78c      	b.n	800ab58 <__ieee754_powf+0x30>
 800ac3e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800ac42:	d96d      	bls.n	800ad20 <__ieee754_powf+0x1f8>
 800ac44:	4baa      	ldr	r3, [pc, #680]	@ (800aef0 <__ieee754_powf+0x3c8>)
 800ac46:	4598      	cmp	r8, r3
 800ac48:	d808      	bhi.n	800ac5c <__ieee754_powf+0x134>
 800ac4a:	2c00      	cmp	r4, #0
 800ac4c:	da0b      	bge.n	800ac66 <__ieee754_powf+0x13e>
 800ac4e:	2000      	movs	r0, #0
 800ac50:	ecbd 8b02 	vpop	{d8}
 800ac54:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac58:	f000 bbf2 	b.w	800b440 <__math_oflowf>
 800ac5c:	4ba5      	ldr	r3, [pc, #660]	@ (800aef4 <__ieee754_powf+0x3cc>)
 800ac5e:	4598      	cmp	r8, r3
 800ac60:	d908      	bls.n	800ac74 <__ieee754_powf+0x14c>
 800ac62:	2c00      	cmp	r4, #0
 800ac64:	dcf3      	bgt.n	800ac4e <__ieee754_powf+0x126>
 800ac66:	2000      	movs	r0, #0
 800ac68:	ecbd 8b02 	vpop	{d8}
 800ac6c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac70:	f000 bbe0 	b.w	800b434 <__math_uflowf>
 800ac74:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ac78:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ac7c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800aef8 <__ieee754_powf+0x3d0>
 800ac80:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800ac84:	eee0 6a67 	vfms.f32	s13, s0, s15
 800ac88:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ac8c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800ac90:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ac94:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800aefc <__ieee754_powf+0x3d4>
 800ac98:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ac9c:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800af00 <__ieee754_powf+0x3d8>
 800aca0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800aca4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800af04 <__ieee754_powf+0x3dc>
 800aca8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800acac:	eeb0 7a67 	vmov.f32	s14, s15
 800acb0:	eea0 7a26 	vfma.f32	s14, s0, s13
 800acb4:	ee17 3a10 	vmov	r3, s14
 800acb8:	f36f 030b 	bfc	r3, #0, #12
 800acbc:	ee07 3a10 	vmov	s14, r3
 800acc0:	eeb0 6a47 	vmov.f32	s12, s14
 800acc4:	eea0 6a66 	vfms.f32	s12, s0, s13
 800acc8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800accc:	3d01      	subs	r5, #1
 800acce:	4305      	orrs	r5, r0
 800acd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800acd4:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800acd8:	f36f 040b 	bfc	r4, #0, #12
 800acdc:	bf18      	it	ne
 800acde:	eeb0 8a66 	vmovne.f32	s16, s13
 800ace2:	ee06 4a90 	vmov	s13, r4
 800ace6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800acea:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800acee:	ee67 7a26 	vmul.f32	s15, s14, s13
 800acf2:	eee6 0a07 	vfma.f32	s1, s12, s14
 800acf6:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800acfa:	ee17 1a10 	vmov	r1, s14
 800acfe:	2900      	cmp	r1, #0
 800ad00:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ad04:	f340 80dd 	ble.w	800aec2 <__ieee754_powf+0x39a>
 800ad08:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ad0c:	f240 80ca 	bls.w	800aea4 <__ieee754_powf+0x37c>
 800ad10:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ad14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad18:	bf4c      	ite	mi
 800ad1a:	2001      	movmi	r0, #1
 800ad1c:	2000      	movpl	r0, #0
 800ad1e:	e797      	b.n	800ac50 <__ieee754_powf+0x128>
 800ad20:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ad24:	bf01      	itttt	eq
 800ad26:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800af08 <__ieee754_powf+0x3e0>
 800ad2a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ad2e:	f06f 0317 	mvneq.w	r3, #23
 800ad32:	ee17 7a90 	vmoveq	r7, s15
 800ad36:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ad3a:	bf18      	it	ne
 800ad3c:	2300      	movne	r3, #0
 800ad3e:	3a7f      	subs	r2, #127	@ 0x7f
 800ad40:	441a      	add	r2, r3
 800ad42:	4b72      	ldr	r3, [pc, #456]	@ (800af0c <__ieee754_powf+0x3e4>)
 800ad44:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ad48:	429f      	cmp	r7, r3
 800ad4a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800ad4e:	dd06      	ble.n	800ad5e <__ieee754_powf+0x236>
 800ad50:	4b6f      	ldr	r3, [pc, #444]	@ (800af10 <__ieee754_powf+0x3e8>)
 800ad52:	429f      	cmp	r7, r3
 800ad54:	f340 80a4 	ble.w	800aea0 <__ieee754_powf+0x378>
 800ad58:	3201      	adds	r2, #1
 800ad5a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800ad5e:	2600      	movs	r6, #0
 800ad60:	4b6c      	ldr	r3, [pc, #432]	@ (800af14 <__ieee754_powf+0x3ec>)
 800ad62:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800ad66:	ee07 1a10 	vmov	s14, r1
 800ad6a:	edd3 5a00 	vldr	s11, [r3]
 800ad6e:	4b6a      	ldr	r3, [pc, #424]	@ (800af18 <__ieee754_powf+0x3f0>)
 800ad70:	ee75 7a87 	vadd.f32	s15, s11, s14
 800ad74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad78:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800ad7c:	1049      	asrs	r1, r1, #1
 800ad7e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800ad82:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800ad86:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800ad8a:	ee37 6a65 	vsub.f32	s12, s14, s11
 800ad8e:	ee07 1a90 	vmov	s15, r1
 800ad92:	ee26 5a24 	vmul.f32	s10, s12, s9
 800ad96:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800ad9a:	ee15 7a10 	vmov	r7, s10
 800ad9e:	401f      	ands	r7, r3
 800ada0:	ee06 7a90 	vmov	s13, r7
 800ada4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800ada8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800adac:	ee65 7a05 	vmul.f32	s15, s10, s10
 800adb0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800adb4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800af1c <__ieee754_powf+0x3f4>
 800adb8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800af20 <__ieee754_powf+0x3f8>
 800adbc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800adc0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800af24 <__ieee754_powf+0x3fc>
 800adc4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800adc8:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800aef8 <__ieee754_powf+0x3d0>
 800adcc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800add0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800af28 <__ieee754_powf+0x400>
 800add4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800add8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800af2c <__ieee754_powf+0x404>
 800addc:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ade0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ade4:	ee35 7a26 	vadd.f32	s14, s10, s13
 800ade8:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800adec:	ee27 7a06 	vmul.f32	s14, s14, s12
 800adf0:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800adf4:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800adf8:	eef0 5a67 	vmov.f32	s11, s15
 800adfc:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800ae00:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ae04:	ee15 1a90 	vmov	r1, s11
 800ae08:	4019      	ands	r1, r3
 800ae0a:	ee05 1a90 	vmov	s11, r1
 800ae0e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800ae12:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800ae16:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae1a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800ae1e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ae22:	eeb0 6a67 	vmov.f32	s12, s15
 800ae26:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ae2a:	ee16 1a10 	vmov	r1, s12
 800ae2e:	4019      	ands	r1, r3
 800ae30:	ee06 1a10 	vmov	s12, r1
 800ae34:	eeb0 7a46 	vmov.f32	s14, s12
 800ae38:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800ae3c:	493c      	ldr	r1, [pc, #240]	@ (800af30 <__ieee754_powf+0x408>)
 800ae3e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800ae42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae46:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800af34 <__ieee754_powf+0x40c>
 800ae4a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800af38 <__ieee754_powf+0x410>
 800ae4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae52:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800af3c <__ieee754_powf+0x414>
 800ae56:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ae5a:	ed91 7a00 	vldr	s14, [r1]
 800ae5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae62:	ee07 2a10 	vmov	s14, r2
 800ae66:	4a36      	ldr	r2, [pc, #216]	@ (800af40 <__ieee754_powf+0x418>)
 800ae68:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800ae6c:	eeb0 7a67 	vmov.f32	s14, s15
 800ae70:	eea6 7a25 	vfma.f32	s14, s12, s11
 800ae74:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800ae78:	ed92 5a00 	vldr	s10, [r2]
 800ae7c:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ae80:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ae84:	ee17 2a10 	vmov	r2, s14
 800ae88:	401a      	ands	r2, r3
 800ae8a:	ee07 2a10 	vmov	s14, r2
 800ae8e:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ae92:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ae96:	eee6 6a65 	vfms.f32	s13, s12, s11
 800ae9a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ae9e:	e715      	b.n	800accc <__ieee754_powf+0x1a4>
 800aea0:	2601      	movs	r6, #1
 800aea2:	e75d      	b.n	800ad60 <__ieee754_powf+0x238>
 800aea4:	d152      	bne.n	800af4c <__ieee754_powf+0x424>
 800aea6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800af44 <__ieee754_powf+0x41c>
 800aeaa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aeae:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800aeb2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800aeb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeba:	f73f af29 	bgt.w	800ad10 <__ieee754_powf+0x1e8>
 800aebe:	2386      	movs	r3, #134	@ 0x86
 800aec0:	e048      	b.n	800af54 <__ieee754_powf+0x42c>
 800aec2:	4a21      	ldr	r2, [pc, #132]	@ (800af48 <__ieee754_powf+0x420>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d907      	bls.n	800aed8 <__ieee754_powf+0x3b0>
 800aec8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800aecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aed0:	bf4c      	ite	mi
 800aed2:	2001      	movmi	r0, #1
 800aed4:	2000      	movpl	r0, #0
 800aed6:	e6c7      	b.n	800ac68 <__ieee754_powf+0x140>
 800aed8:	d138      	bne.n	800af4c <__ieee754_powf+0x424>
 800aeda:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aede:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800aee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee6:	dbea      	blt.n	800aebe <__ieee754_powf+0x396>
 800aee8:	e7ee      	b.n	800aec8 <__ieee754_powf+0x3a0>
 800aeea:	bf00      	nop
 800aeec:	00000000 	.word	0x00000000
 800aef0:	3f7ffff3 	.word	0x3f7ffff3
 800aef4:	3f800007 	.word	0x3f800007
 800aef8:	3eaaaaab 	.word	0x3eaaaaab
 800aefc:	3fb8aa00 	.word	0x3fb8aa00
 800af00:	3fb8aa3b 	.word	0x3fb8aa3b
 800af04:	36eca570 	.word	0x36eca570
 800af08:	4b800000 	.word	0x4b800000
 800af0c:	001cc471 	.word	0x001cc471
 800af10:	005db3d6 	.word	0x005db3d6
 800af14:	0800ca9c 	.word	0x0800ca9c
 800af18:	fffff000 	.word	0xfffff000
 800af1c:	3e6c3255 	.word	0x3e6c3255
 800af20:	3e53f142 	.word	0x3e53f142
 800af24:	3e8ba305 	.word	0x3e8ba305
 800af28:	3edb6db7 	.word	0x3edb6db7
 800af2c:	3f19999a 	.word	0x3f19999a
 800af30:	0800ca8c 	.word	0x0800ca8c
 800af34:	3f76384f 	.word	0x3f76384f
 800af38:	3f763800 	.word	0x3f763800
 800af3c:	369dc3a0 	.word	0x369dc3a0
 800af40:	0800ca94 	.word	0x0800ca94
 800af44:	3338aa3c 	.word	0x3338aa3c
 800af48:	43160000 	.word	0x43160000
 800af4c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800af50:	d96f      	bls.n	800b032 <__ieee754_powf+0x50a>
 800af52:	15db      	asrs	r3, r3, #23
 800af54:	3b7e      	subs	r3, #126	@ 0x7e
 800af56:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800af5a:	4118      	asrs	r0, r3
 800af5c:	4408      	add	r0, r1
 800af5e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800af62:	4a4e      	ldr	r2, [pc, #312]	@ (800b09c <__ieee754_powf+0x574>)
 800af64:	3b7f      	subs	r3, #127	@ 0x7f
 800af66:	411a      	asrs	r2, r3
 800af68:	4002      	ands	r2, r0
 800af6a:	ee07 2a10 	vmov	s14, r2
 800af6e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800af72:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800af76:	f1c3 0317 	rsb	r3, r3, #23
 800af7a:	4118      	asrs	r0, r3
 800af7c:	2900      	cmp	r1, #0
 800af7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af82:	bfb8      	it	lt
 800af84:	4240      	neglt	r0, r0
 800af86:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800af8a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800b0a0 <__ieee754_powf+0x578>
 800af8e:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800b0a4 <__ieee754_powf+0x57c>
 800af92:	ee16 3a90 	vmov	r3, s13
 800af96:	f36f 030b 	bfc	r3, #0, #12
 800af9a:	ee06 3a90 	vmov	s13, r3
 800af9e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800afa2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800afa6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800afaa:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800b0a8 <__ieee754_powf+0x580>
 800afae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800afb2:	eee0 7a87 	vfma.f32	s15, s1, s14
 800afb6:	eeb0 7a67 	vmov.f32	s14, s15
 800afba:	eea6 7a86 	vfma.f32	s14, s13, s12
 800afbe:	eef0 5a47 	vmov.f32	s11, s14
 800afc2:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800afc6:	ee67 6a07 	vmul.f32	s13, s14, s14
 800afca:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800afce:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800b0ac <__ieee754_powf+0x584>
 800afd2:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800b0b0 <__ieee754_powf+0x588>
 800afd6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800afda:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800b0b4 <__ieee754_powf+0x58c>
 800afde:	eee6 5a26 	vfma.f32	s11, s12, s13
 800afe2:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800b0b8 <__ieee754_powf+0x590>
 800afe6:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800afea:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b0bc <__ieee754_powf+0x594>
 800afee:	eee6 5a26 	vfma.f32	s11, s12, s13
 800aff2:	eeb0 6a47 	vmov.f32	s12, s14
 800aff6:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800affa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800affe:	ee67 5a06 	vmul.f32	s11, s14, s12
 800b002:	ee36 6a66 	vsub.f32	s12, s12, s13
 800b006:	eee7 7a27 	vfma.f32	s15, s14, s15
 800b00a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800b00e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b012:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b016:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b01a:	ee10 3a10 	vmov	r3, s0
 800b01e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800b022:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b026:	da06      	bge.n	800b036 <__ieee754_powf+0x50e>
 800b028:	f000 f984 	bl	800b334 <scalbnf>
 800b02c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800b030:	e592      	b.n	800ab58 <__ieee754_powf+0x30>
 800b032:	2000      	movs	r0, #0
 800b034:	e7a7      	b.n	800af86 <__ieee754_powf+0x45e>
 800b036:	ee00 3a10 	vmov	s0, r3
 800b03a:	e7f7      	b.n	800b02c <__ieee754_powf+0x504>
 800b03c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b040:	e58a      	b.n	800ab58 <__ieee754_powf+0x30>
 800b042:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800b0c0 <__ieee754_powf+0x598>
 800b046:	e587      	b.n	800ab58 <__ieee754_powf+0x30>
 800b048:	eeb0 0a48 	vmov.f32	s0, s16
 800b04c:	e584      	b.n	800ab58 <__ieee754_powf+0x30>
 800b04e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b052:	f43f adbb 	beq.w	800abcc <__ieee754_powf+0xa4>
 800b056:	2502      	movs	r5, #2
 800b058:	eeb0 0a48 	vmov.f32	s0, s16
 800b05c:	f000 f962 	bl	800b324 <fabsf>
 800b060:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800b064:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800b068:	4647      	mov	r7, r8
 800b06a:	d003      	beq.n	800b074 <__ieee754_powf+0x54c>
 800b06c:	f1b8 0f00 	cmp.w	r8, #0
 800b070:	f47f addb 	bne.w	800ac2a <__ieee754_powf+0x102>
 800b074:	2c00      	cmp	r4, #0
 800b076:	bfbc      	itt	lt
 800b078:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800b07c:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800b080:	2e00      	cmp	r6, #0
 800b082:	f6bf ad69 	bge.w	800ab58 <__ieee754_powf+0x30>
 800b086:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800b08a:	ea58 0805 	orrs.w	r8, r8, r5
 800b08e:	f47f adc7 	bne.w	800ac20 <__ieee754_powf+0xf8>
 800b092:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b096:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b09a:	e55d      	b.n	800ab58 <__ieee754_powf+0x30>
 800b09c:	ff800000 	.word	0xff800000
 800b0a0:	3f317218 	.word	0x3f317218
 800b0a4:	3f317200 	.word	0x3f317200
 800b0a8:	35bfbe8c 	.word	0x35bfbe8c
 800b0ac:	b5ddea0e 	.word	0xb5ddea0e
 800b0b0:	3331bb4c 	.word	0x3331bb4c
 800b0b4:	388ab355 	.word	0x388ab355
 800b0b8:	bb360b61 	.word	0xbb360b61
 800b0bc:	3e2aaaab 	.word	0x3e2aaaab
 800b0c0:	00000000 	.word	0x00000000

0800b0c4 <__ieee754_rem_pio2f>:
 800b0c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0c6:	ee10 6a10 	vmov	r6, s0
 800b0ca:	4b88      	ldr	r3, [pc, #544]	@ (800b2ec <__ieee754_rem_pio2f+0x228>)
 800b0cc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800b0d0:	429d      	cmp	r5, r3
 800b0d2:	b087      	sub	sp, #28
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	d805      	bhi.n	800b0e4 <__ieee754_rem_pio2f+0x20>
 800b0d8:	2300      	movs	r3, #0
 800b0da:	ed80 0a00 	vstr	s0, [r0]
 800b0de:	6043      	str	r3, [r0, #4]
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	e022      	b.n	800b12a <__ieee754_rem_pio2f+0x66>
 800b0e4:	4b82      	ldr	r3, [pc, #520]	@ (800b2f0 <__ieee754_rem_pio2f+0x22c>)
 800b0e6:	429d      	cmp	r5, r3
 800b0e8:	d83a      	bhi.n	800b160 <__ieee754_rem_pio2f+0x9c>
 800b0ea:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b0ee:	2e00      	cmp	r6, #0
 800b0f0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800b2f4 <__ieee754_rem_pio2f+0x230>
 800b0f4:	4a80      	ldr	r2, [pc, #512]	@ (800b2f8 <__ieee754_rem_pio2f+0x234>)
 800b0f6:	f023 030f 	bic.w	r3, r3, #15
 800b0fa:	dd18      	ble.n	800b12e <__ieee754_rem_pio2f+0x6a>
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b102:	bf09      	itett	eq
 800b104:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800b2fc <__ieee754_rem_pio2f+0x238>
 800b108:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800b300 <__ieee754_rem_pio2f+0x23c>
 800b10c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800b304 <__ieee754_rem_pio2f+0x240>
 800b110:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b114:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800b118:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b11c:	ed80 7a00 	vstr	s14, [r0]
 800b120:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b124:	edc0 7a01 	vstr	s15, [r0, #4]
 800b128:	2001      	movs	r0, #1
 800b12a:	b007      	add	sp, #28
 800b12c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b12e:	4293      	cmp	r3, r2
 800b130:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b134:	bf09      	itett	eq
 800b136:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800b2fc <__ieee754_rem_pio2f+0x238>
 800b13a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800b300 <__ieee754_rem_pio2f+0x23c>
 800b13e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800b304 <__ieee754_rem_pio2f+0x240>
 800b142:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b146:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b14a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b14e:	ed80 7a00 	vstr	s14, [r0]
 800b152:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b156:	edc0 7a01 	vstr	s15, [r0, #4]
 800b15a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b15e:	e7e4      	b.n	800b12a <__ieee754_rem_pio2f+0x66>
 800b160:	4b69      	ldr	r3, [pc, #420]	@ (800b308 <__ieee754_rem_pio2f+0x244>)
 800b162:	429d      	cmp	r5, r3
 800b164:	d873      	bhi.n	800b24e <__ieee754_rem_pio2f+0x18a>
 800b166:	f000 f8dd 	bl	800b324 <fabsf>
 800b16a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800b30c <__ieee754_rem_pio2f+0x248>
 800b16e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b172:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b176:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b17a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b17e:	ee17 0a90 	vmov	r0, s15
 800b182:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b2f4 <__ieee754_rem_pio2f+0x230>
 800b186:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b18a:	281f      	cmp	r0, #31
 800b18c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b300 <__ieee754_rem_pio2f+0x23c>
 800b190:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b194:	eeb1 6a47 	vneg.f32	s12, s14
 800b198:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b19c:	ee16 1a90 	vmov	r1, s13
 800b1a0:	dc09      	bgt.n	800b1b6 <__ieee754_rem_pio2f+0xf2>
 800b1a2:	4a5b      	ldr	r2, [pc, #364]	@ (800b310 <__ieee754_rem_pio2f+0x24c>)
 800b1a4:	1e47      	subs	r7, r0, #1
 800b1a6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b1aa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800b1ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d107      	bne.n	800b1c6 <__ieee754_rem_pio2f+0x102>
 800b1b6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800b1ba:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800b1be:	2a08      	cmp	r2, #8
 800b1c0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b1c4:	dc14      	bgt.n	800b1f0 <__ieee754_rem_pio2f+0x12c>
 800b1c6:	6021      	str	r1, [r4, #0]
 800b1c8:	ed94 7a00 	vldr	s14, [r4]
 800b1cc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b1d0:	2e00      	cmp	r6, #0
 800b1d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b1d6:	ed84 0a01 	vstr	s0, [r4, #4]
 800b1da:	daa6      	bge.n	800b12a <__ieee754_rem_pio2f+0x66>
 800b1dc:	eeb1 7a47 	vneg.f32	s14, s14
 800b1e0:	eeb1 0a40 	vneg.f32	s0, s0
 800b1e4:	ed84 7a00 	vstr	s14, [r4]
 800b1e8:	ed84 0a01 	vstr	s0, [r4, #4]
 800b1ec:	4240      	negs	r0, r0
 800b1ee:	e79c      	b.n	800b12a <__ieee754_rem_pio2f+0x66>
 800b1f0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800b2fc <__ieee754_rem_pio2f+0x238>
 800b1f4:	eef0 6a40 	vmov.f32	s13, s0
 800b1f8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800b1fc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800b200:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b204:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b304 <__ieee754_rem_pio2f+0x240>
 800b208:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b20c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b210:	ee15 2a90 	vmov	r2, s11
 800b214:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b218:	1a5b      	subs	r3, r3, r1
 800b21a:	2b19      	cmp	r3, #25
 800b21c:	dc04      	bgt.n	800b228 <__ieee754_rem_pio2f+0x164>
 800b21e:	edc4 5a00 	vstr	s11, [r4]
 800b222:	eeb0 0a66 	vmov.f32	s0, s13
 800b226:	e7cf      	b.n	800b1c8 <__ieee754_rem_pio2f+0x104>
 800b228:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800b314 <__ieee754_rem_pio2f+0x250>
 800b22c:	eeb0 0a66 	vmov.f32	s0, s13
 800b230:	eea6 0a25 	vfma.f32	s0, s12, s11
 800b234:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b238:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800b318 <__ieee754_rem_pio2f+0x254>
 800b23c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b240:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800b244:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b248:	ed84 7a00 	vstr	s14, [r4]
 800b24c:	e7bc      	b.n	800b1c8 <__ieee754_rem_pio2f+0x104>
 800b24e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800b252:	d306      	bcc.n	800b262 <__ieee754_rem_pio2f+0x19e>
 800b254:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b258:	edc0 7a01 	vstr	s15, [r0, #4]
 800b25c:	edc0 7a00 	vstr	s15, [r0]
 800b260:	e73e      	b.n	800b0e0 <__ieee754_rem_pio2f+0x1c>
 800b262:	15ea      	asrs	r2, r5, #23
 800b264:	3a86      	subs	r2, #134	@ 0x86
 800b266:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800b26a:	ee07 3a90 	vmov	s15, r3
 800b26e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b272:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800b31c <__ieee754_rem_pio2f+0x258>
 800b276:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b27a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b27e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b282:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b286:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b28a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b28e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b292:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b296:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b29a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2a2:	edcd 7a05 	vstr	s15, [sp, #20]
 800b2a6:	d11e      	bne.n	800b2e6 <__ieee754_rem_pio2f+0x222>
 800b2a8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b2ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2b0:	bf0c      	ite	eq
 800b2b2:	2301      	moveq	r3, #1
 800b2b4:	2302      	movne	r3, #2
 800b2b6:	491a      	ldr	r1, [pc, #104]	@ (800b320 <__ieee754_rem_pio2f+0x25c>)
 800b2b8:	9101      	str	r1, [sp, #4]
 800b2ba:	2102      	movs	r1, #2
 800b2bc:	9100      	str	r1, [sp, #0]
 800b2be:	a803      	add	r0, sp, #12
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	f000 f8c7 	bl	800b454 <__kernel_rem_pio2f>
 800b2c6:	2e00      	cmp	r6, #0
 800b2c8:	f6bf af2f 	bge.w	800b12a <__ieee754_rem_pio2f+0x66>
 800b2cc:	edd4 7a00 	vldr	s15, [r4]
 800b2d0:	eef1 7a67 	vneg.f32	s15, s15
 800b2d4:	edc4 7a00 	vstr	s15, [r4]
 800b2d8:	edd4 7a01 	vldr	s15, [r4, #4]
 800b2dc:	eef1 7a67 	vneg.f32	s15, s15
 800b2e0:	edc4 7a01 	vstr	s15, [r4, #4]
 800b2e4:	e782      	b.n	800b1ec <__ieee754_rem_pio2f+0x128>
 800b2e6:	2303      	movs	r3, #3
 800b2e8:	e7e5      	b.n	800b2b6 <__ieee754_rem_pio2f+0x1f2>
 800b2ea:	bf00      	nop
 800b2ec:	3f490fd8 	.word	0x3f490fd8
 800b2f0:	4016cbe3 	.word	0x4016cbe3
 800b2f4:	3fc90f80 	.word	0x3fc90f80
 800b2f8:	3fc90fd0 	.word	0x3fc90fd0
 800b2fc:	37354400 	.word	0x37354400
 800b300:	37354443 	.word	0x37354443
 800b304:	2e85a308 	.word	0x2e85a308
 800b308:	43490f80 	.word	0x43490f80
 800b30c:	3f22f984 	.word	0x3f22f984
 800b310:	0800caa4 	.word	0x0800caa4
 800b314:	2e85a300 	.word	0x2e85a300
 800b318:	248d3132 	.word	0x248d3132
 800b31c:	43800000 	.word	0x43800000
 800b320:	0800cb24 	.word	0x0800cb24

0800b324 <fabsf>:
 800b324:	ee10 3a10 	vmov	r3, s0
 800b328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b32c:	ee00 3a10 	vmov	s0, r3
 800b330:	4770      	bx	lr
	...

0800b334 <scalbnf>:
 800b334:	ee10 3a10 	vmov	r3, s0
 800b338:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b33c:	d02b      	beq.n	800b396 <scalbnf+0x62>
 800b33e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b342:	d302      	bcc.n	800b34a <scalbnf+0x16>
 800b344:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b348:	4770      	bx	lr
 800b34a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b34e:	d123      	bne.n	800b398 <scalbnf+0x64>
 800b350:	4b24      	ldr	r3, [pc, #144]	@ (800b3e4 <scalbnf+0xb0>)
 800b352:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b3e8 <scalbnf+0xb4>
 800b356:	4298      	cmp	r0, r3
 800b358:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b35c:	db17      	blt.n	800b38e <scalbnf+0x5a>
 800b35e:	ee10 3a10 	vmov	r3, s0
 800b362:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b366:	3a19      	subs	r2, #25
 800b368:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b36c:	4288      	cmp	r0, r1
 800b36e:	dd15      	ble.n	800b39c <scalbnf+0x68>
 800b370:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b3ec <scalbnf+0xb8>
 800b374:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b3f0 <scalbnf+0xbc>
 800b378:	ee10 3a10 	vmov	r3, s0
 800b37c:	eeb0 7a67 	vmov.f32	s14, s15
 800b380:	2b00      	cmp	r3, #0
 800b382:	bfb8      	it	lt
 800b384:	eef0 7a66 	vmovlt.f32	s15, s13
 800b388:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b38c:	4770      	bx	lr
 800b38e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b3f4 <scalbnf+0xc0>
 800b392:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b396:	4770      	bx	lr
 800b398:	0dd2      	lsrs	r2, r2, #23
 800b39a:	e7e5      	b.n	800b368 <scalbnf+0x34>
 800b39c:	4410      	add	r0, r2
 800b39e:	28fe      	cmp	r0, #254	@ 0xfe
 800b3a0:	dce6      	bgt.n	800b370 <scalbnf+0x3c>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	dd06      	ble.n	800b3b4 <scalbnf+0x80>
 800b3a6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b3aa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b3ae:	ee00 3a10 	vmov	s0, r3
 800b3b2:	4770      	bx	lr
 800b3b4:	f110 0f16 	cmn.w	r0, #22
 800b3b8:	da09      	bge.n	800b3ce <scalbnf+0x9a>
 800b3ba:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b3f4 <scalbnf+0xc0>
 800b3be:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b3f8 <scalbnf+0xc4>
 800b3c2:	ee10 3a10 	vmov	r3, s0
 800b3c6:	eeb0 7a67 	vmov.f32	s14, s15
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	e7d9      	b.n	800b382 <scalbnf+0x4e>
 800b3ce:	3019      	adds	r0, #25
 800b3d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b3d4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b3d8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b3fc <scalbnf+0xc8>
 800b3dc:	ee07 3a90 	vmov	s15, r3
 800b3e0:	e7d7      	b.n	800b392 <scalbnf+0x5e>
 800b3e2:	bf00      	nop
 800b3e4:	ffff3cb0 	.word	0xffff3cb0
 800b3e8:	4c000000 	.word	0x4c000000
 800b3ec:	7149f2ca 	.word	0x7149f2ca
 800b3f0:	f149f2ca 	.word	0xf149f2ca
 800b3f4:	0da24260 	.word	0x0da24260
 800b3f8:	8da24260 	.word	0x8da24260
 800b3fc:	33000000 	.word	0x33000000

0800b400 <with_errnof>:
 800b400:	b510      	push	{r4, lr}
 800b402:	ed2d 8b02 	vpush	{d8}
 800b406:	eeb0 8a40 	vmov.f32	s16, s0
 800b40a:	4604      	mov	r4, r0
 800b40c:	f000 fd26 	bl	800be5c <__errno>
 800b410:	eeb0 0a48 	vmov.f32	s0, s16
 800b414:	ecbd 8b02 	vpop	{d8}
 800b418:	6004      	str	r4, [r0, #0]
 800b41a:	bd10      	pop	{r4, pc}

0800b41c <xflowf>:
 800b41c:	b130      	cbz	r0, 800b42c <xflowf+0x10>
 800b41e:	eef1 7a40 	vneg.f32	s15, s0
 800b422:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b426:	2022      	movs	r0, #34	@ 0x22
 800b428:	f7ff bfea 	b.w	800b400 <with_errnof>
 800b42c:	eef0 7a40 	vmov.f32	s15, s0
 800b430:	e7f7      	b.n	800b422 <xflowf+0x6>
	...

0800b434 <__math_uflowf>:
 800b434:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b43c <__math_uflowf+0x8>
 800b438:	f7ff bff0 	b.w	800b41c <xflowf>
 800b43c:	10000000 	.word	0x10000000

0800b440 <__math_oflowf>:
 800b440:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b448 <__math_oflowf+0x8>
 800b444:	f7ff bfea 	b.w	800b41c <xflowf>
 800b448:	70000000 	.word	0x70000000

0800b44c <__ieee754_sqrtf>:
 800b44c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b450:	4770      	bx	lr
	...

0800b454 <__kernel_rem_pio2f>:
 800b454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b458:	ed2d 8b04 	vpush	{d8-d9}
 800b45c:	b0d9      	sub	sp, #356	@ 0x164
 800b45e:	4690      	mov	r8, r2
 800b460:	9001      	str	r0, [sp, #4]
 800b462:	4ab6      	ldr	r2, [pc, #728]	@ (800b73c <__kernel_rem_pio2f+0x2e8>)
 800b464:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800b466:	f118 0f04 	cmn.w	r8, #4
 800b46a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800b46e:	460f      	mov	r7, r1
 800b470:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b474:	db26      	blt.n	800b4c4 <__kernel_rem_pio2f+0x70>
 800b476:	f1b8 0203 	subs.w	r2, r8, #3
 800b47a:	bf48      	it	mi
 800b47c:	f108 0204 	addmi.w	r2, r8, #4
 800b480:	10d2      	asrs	r2, r2, #3
 800b482:	1c55      	adds	r5, r2, #1
 800b484:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b486:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b48a:	00e8      	lsls	r0, r5, #3
 800b48c:	eba2 060b 	sub.w	r6, r2, fp
 800b490:	9002      	str	r0, [sp, #8]
 800b492:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800b496:	eb0a 0c0b 	add.w	ip, sl, fp
 800b49a:	ac1c      	add	r4, sp, #112	@ 0x70
 800b49c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	4560      	cmp	r0, ip
 800b4a4:	dd10      	ble.n	800b4c8 <__kernel_rem_pio2f+0x74>
 800b4a6:	a91c      	add	r1, sp, #112	@ 0x70
 800b4a8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b4ac:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800b4b0:	2600      	movs	r6, #0
 800b4b2:	4556      	cmp	r6, sl
 800b4b4:	dc24      	bgt.n	800b500 <__kernel_rem_pio2f+0xac>
 800b4b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b4ba:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b4be:	4684      	mov	ip, r0
 800b4c0:	2400      	movs	r4, #0
 800b4c2:	e016      	b.n	800b4f2 <__kernel_rem_pio2f+0x9e>
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	e7dc      	b.n	800b482 <__kernel_rem_pio2f+0x2e>
 800b4c8:	42c6      	cmn	r6, r0
 800b4ca:	bf5d      	ittte	pl
 800b4cc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800b4d0:	ee07 1a90 	vmovpl	s15, r1
 800b4d4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b4d8:	eef0 7a47 	vmovmi.f32	s15, s14
 800b4dc:	ece4 7a01 	vstmia	r4!, {s15}
 800b4e0:	3001      	adds	r0, #1
 800b4e2:	e7de      	b.n	800b4a2 <__kernel_rem_pio2f+0x4e>
 800b4e4:	ecfe 6a01 	vldmia	lr!, {s13}
 800b4e8:	ed3c 7a01 	vldmdb	ip!, {s14}
 800b4ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b4f0:	3401      	adds	r4, #1
 800b4f2:	455c      	cmp	r4, fp
 800b4f4:	ddf6      	ble.n	800b4e4 <__kernel_rem_pio2f+0x90>
 800b4f6:	ece9 7a01 	vstmia	r9!, {s15}
 800b4fa:	3601      	adds	r6, #1
 800b4fc:	3004      	adds	r0, #4
 800b4fe:	e7d8      	b.n	800b4b2 <__kernel_rem_pio2f+0x5e>
 800b500:	a908      	add	r1, sp, #32
 800b502:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b506:	9104      	str	r1, [sp, #16]
 800b508:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b50a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800b748 <__kernel_rem_pio2f+0x2f4>
 800b50e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800b744 <__kernel_rem_pio2f+0x2f0>
 800b512:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b516:	9203      	str	r2, [sp, #12]
 800b518:	4654      	mov	r4, sl
 800b51a:	00a2      	lsls	r2, r4, #2
 800b51c:	9205      	str	r2, [sp, #20]
 800b51e:	aa58      	add	r2, sp, #352	@ 0x160
 800b520:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800b524:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800b528:	a944      	add	r1, sp, #272	@ 0x110
 800b52a:	aa08      	add	r2, sp, #32
 800b52c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b530:	4694      	mov	ip, r2
 800b532:	4626      	mov	r6, r4
 800b534:	2e00      	cmp	r6, #0
 800b536:	dc4c      	bgt.n	800b5d2 <__kernel_rem_pio2f+0x17e>
 800b538:	4628      	mov	r0, r5
 800b53a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b53e:	f7ff fef9 	bl	800b334 <scalbnf>
 800b542:	eeb0 8a40 	vmov.f32	s16, s0
 800b546:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800b54a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b54e:	f000 f9e9 	bl	800b924 <floorf>
 800b552:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800b556:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b55a:	2d00      	cmp	r5, #0
 800b55c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b560:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b564:	ee17 9a90 	vmov	r9, s15
 800b568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b56c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b570:	dd41      	ble.n	800b5f6 <__kernel_rem_pio2f+0x1a2>
 800b572:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800b576:	a908      	add	r1, sp, #32
 800b578:	f1c5 0e08 	rsb	lr, r5, #8
 800b57c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800b580:	fa46 f00e 	asr.w	r0, r6, lr
 800b584:	4481      	add	r9, r0
 800b586:	fa00 f00e 	lsl.w	r0, r0, lr
 800b58a:	1a36      	subs	r6, r6, r0
 800b58c:	f1c5 0007 	rsb	r0, r5, #7
 800b590:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800b594:	4106      	asrs	r6, r0
 800b596:	2e00      	cmp	r6, #0
 800b598:	dd3c      	ble.n	800b614 <__kernel_rem_pio2f+0x1c0>
 800b59a:	f04f 0e00 	mov.w	lr, #0
 800b59e:	f109 0901 	add.w	r9, r9, #1
 800b5a2:	4670      	mov	r0, lr
 800b5a4:	4574      	cmp	r4, lr
 800b5a6:	dc68      	bgt.n	800b67a <__kernel_rem_pio2f+0x226>
 800b5a8:	2d00      	cmp	r5, #0
 800b5aa:	dd03      	ble.n	800b5b4 <__kernel_rem_pio2f+0x160>
 800b5ac:	2d01      	cmp	r5, #1
 800b5ae:	d074      	beq.n	800b69a <__kernel_rem_pio2f+0x246>
 800b5b0:	2d02      	cmp	r5, #2
 800b5b2:	d07d      	beq.n	800b6b0 <__kernel_rem_pio2f+0x25c>
 800b5b4:	2e02      	cmp	r6, #2
 800b5b6:	d12d      	bne.n	800b614 <__kernel_rem_pio2f+0x1c0>
 800b5b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b5bc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b5c0:	b340      	cbz	r0, 800b614 <__kernel_rem_pio2f+0x1c0>
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	9306      	str	r3, [sp, #24]
 800b5c6:	f7ff feb5 	bl	800b334 <scalbnf>
 800b5ca:	9b06      	ldr	r3, [sp, #24]
 800b5cc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b5d0:	e020      	b.n	800b614 <__kernel_rem_pio2f+0x1c0>
 800b5d2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b5d6:	3e01      	subs	r6, #1
 800b5d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b5dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b5e0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b5e4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b5e8:	ecac 0a01 	vstmia	ip!, {s0}
 800b5ec:	ed30 0a01 	vldmdb	r0!, {s0}
 800b5f0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b5f4:	e79e      	b.n	800b534 <__kernel_rem_pio2f+0xe0>
 800b5f6:	d105      	bne.n	800b604 <__kernel_rem_pio2f+0x1b0>
 800b5f8:	1e60      	subs	r0, r4, #1
 800b5fa:	a908      	add	r1, sp, #32
 800b5fc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800b600:	11f6      	asrs	r6, r6, #7
 800b602:	e7c8      	b.n	800b596 <__kernel_rem_pio2f+0x142>
 800b604:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b608:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b610:	da31      	bge.n	800b676 <__kernel_rem_pio2f+0x222>
 800b612:	2600      	movs	r6, #0
 800b614:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b61c:	f040 8098 	bne.w	800b750 <__kernel_rem_pio2f+0x2fc>
 800b620:	1e60      	subs	r0, r4, #1
 800b622:	2200      	movs	r2, #0
 800b624:	4550      	cmp	r0, sl
 800b626:	da4b      	bge.n	800b6c0 <__kernel_rem_pio2f+0x26c>
 800b628:	2a00      	cmp	r2, #0
 800b62a:	d065      	beq.n	800b6f8 <__kernel_rem_pio2f+0x2a4>
 800b62c:	3c01      	subs	r4, #1
 800b62e:	ab08      	add	r3, sp, #32
 800b630:	3d08      	subs	r5, #8
 800b632:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d0f8      	beq.n	800b62c <__kernel_rem_pio2f+0x1d8>
 800b63a:	4628      	mov	r0, r5
 800b63c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b640:	f7ff fe78 	bl	800b334 <scalbnf>
 800b644:	1c63      	adds	r3, r4, #1
 800b646:	aa44      	add	r2, sp, #272	@ 0x110
 800b648:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b748 <__kernel_rem_pio2f+0x2f4>
 800b64c:	0099      	lsls	r1, r3, #2
 800b64e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b652:	4623      	mov	r3, r4
 800b654:	2b00      	cmp	r3, #0
 800b656:	f280 80a9 	bge.w	800b7ac <__kernel_rem_pio2f+0x358>
 800b65a:	4623      	mov	r3, r4
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f2c0 80c7 	blt.w	800b7f0 <__kernel_rem_pio2f+0x39c>
 800b662:	aa44      	add	r2, sp, #272	@ 0x110
 800b664:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b668:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800b740 <__kernel_rem_pio2f+0x2ec>
 800b66c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b670:	2000      	movs	r0, #0
 800b672:	1ae2      	subs	r2, r4, r3
 800b674:	e0b1      	b.n	800b7da <__kernel_rem_pio2f+0x386>
 800b676:	2602      	movs	r6, #2
 800b678:	e78f      	b.n	800b59a <__kernel_rem_pio2f+0x146>
 800b67a:	f852 1b04 	ldr.w	r1, [r2], #4
 800b67e:	b948      	cbnz	r0, 800b694 <__kernel_rem_pio2f+0x240>
 800b680:	b121      	cbz	r1, 800b68c <__kernel_rem_pio2f+0x238>
 800b682:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800b686:	f842 1c04 	str.w	r1, [r2, #-4]
 800b68a:	2101      	movs	r1, #1
 800b68c:	f10e 0e01 	add.w	lr, lr, #1
 800b690:	4608      	mov	r0, r1
 800b692:	e787      	b.n	800b5a4 <__kernel_rem_pio2f+0x150>
 800b694:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800b698:	e7f5      	b.n	800b686 <__kernel_rem_pio2f+0x232>
 800b69a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800b69e:	aa08      	add	r2, sp, #32
 800b6a0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b6a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b6a8:	a908      	add	r1, sp, #32
 800b6aa:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b6ae:	e781      	b.n	800b5b4 <__kernel_rem_pio2f+0x160>
 800b6b0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800b6b4:	aa08      	add	r2, sp, #32
 800b6b6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b6ba:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800b6be:	e7f3      	b.n	800b6a8 <__kernel_rem_pio2f+0x254>
 800b6c0:	a908      	add	r1, sp, #32
 800b6c2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b6c6:	3801      	subs	r0, #1
 800b6c8:	430a      	orrs	r2, r1
 800b6ca:	e7ab      	b.n	800b624 <__kernel_rem_pio2f+0x1d0>
 800b6cc:	3201      	adds	r2, #1
 800b6ce:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b6d2:	2e00      	cmp	r6, #0
 800b6d4:	d0fa      	beq.n	800b6cc <__kernel_rem_pio2f+0x278>
 800b6d6:	9905      	ldr	r1, [sp, #20]
 800b6d8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b6dc:	eb0d 0001 	add.w	r0, sp, r1
 800b6e0:	18e6      	adds	r6, r4, r3
 800b6e2:	a91c      	add	r1, sp, #112	@ 0x70
 800b6e4:	f104 0c01 	add.w	ip, r4, #1
 800b6e8:	384c      	subs	r0, #76	@ 0x4c
 800b6ea:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b6ee:	4422      	add	r2, r4
 800b6f0:	4562      	cmp	r2, ip
 800b6f2:	da04      	bge.n	800b6fe <__kernel_rem_pio2f+0x2aa>
 800b6f4:	4614      	mov	r4, r2
 800b6f6:	e710      	b.n	800b51a <__kernel_rem_pio2f+0xc6>
 800b6f8:	9804      	ldr	r0, [sp, #16]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	e7e7      	b.n	800b6ce <__kernel_rem_pio2f+0x27a>
 800b6fe:	9903      	ldr	r1, [sp, #12]
 800b700:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b704:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800b708:	9105      	str	r1, [sp, #20]
 800b70a:	ee07 1a90 	vmov	s15, r1
 800b70e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b712:	2400      	movs	r4, #0
 800b714:	ece6 7a01 	vstmia	r6!, {s15}
 800b718:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b71c:	46b1      	mov	r9, r6
 800b71e:	455c      	cmp	r4, fp
 800b720:	dd04      	ble.n	800b72c <__kernel_rem_pio2f+0x2d8>
 800b722:	ece0 7a01 	vstmia	r0!, {s15}
 800b726:	f10c 0c01 	add.w	ip, ip, #1
 800b72a:	e7e1      	b.n	800b6f0 <__kernel_rem_pio2f+0x29c>
 800b72c:	ecfe 6a01 	vldmia	lr!, {s13}
 800b730:	ed39 7a01 	vldmdb	r9!, {s14}
 800b734:	3401      	adds	r4, #1
 800b736:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b73a:	e7f0      	b.n	800b71e <__kernel_rem_pio2f+0x2ca>
 800b73c:	0800ce68 	.word	0x0800ce68
 800b740:	0800ce3c 	.word	0x0800ce3c
 800b744:	43800000 	.word	0x43800000
 800b748:	3b800000 	.word	0x3b800000
 800b74c:	00000000 	.word	0x00000000
 800b750:	9b02      	ldr	r3, [sp, #8]
 800b752:	eeb0 0a48 	vmov.f32	s0, s16
 800b756:	eba3 0008 	sub.w	r0, r3, r8
 800b75a:	f7ff fdeb 	bl	800b334 <scalbnf>
 800b75e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800b744 <__kernel_rem_pio2f+0x2f0>
 800b762:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b76a:	db19      	blt.n	800b7a0 <__kernel_rem_pio2f+0x34c>
 800b76c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800b748 <__kernel_rem_pio2f+0x2f4>
 800b770:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b774:	aa08      	add	r2, sp, #32
 800b776:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b77a:	3508      	adds	r5, #8
 800b77c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b780:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b784:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b788:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b78c:	ee10 3a10 	vmov	r3, s0
 800b790:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b794:	ee17 3a90 	vmov	r3, s15
 800b798:	3401      	adds	r4, #1
 800b79a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b79e:	e74c      	b.n	800b63a <__kernel_rem_pio2f+0x1e6>
 800b7a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b7a4:	aa08      	add	r2, sp, #32
 800b7a6:	ee10 3a10 	vmov	r3, s0
 800b7aa:	e7f6      	b.n	800b79a <__kernel_rem_pio2f+0x346>
 800b7ac:	a808      	add	r0, sp, #32
 800b7ae:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b7b2:	9001      	str	r0, [sp, #4]
 800b7b4:	ee07 0a90 	vmov	s15, r0
 800b7b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b7c2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b7c6:	ed62 7a01 	vstmdb	r2!, {s15}
 800b7ca:	e743      	b.n	800b654 <__kernel_rem_pio2f+0x200>
 800b7cc:	ecfc 6a01 	vldmia	ip!, {s13}
 800b7d0:	ecb5 7a01 	vldmia	r5!, {s14}
 800b7d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b7d8:	3001      	adds	r0, #1
 800b7da:	4550      	cmp	r0, sl
 800b7dc:	dc01      	bgt.n	800b7e2 <__kernel_rem_pio2f+0x38e>
 800b7de:	4290      	cmp	r0, r2
 800b7e0:	ddf4      	ble.n	800b7cc <__kernel_rem_pio2f+0x378>
 800b7e2:	a858      	add	r0, sp, #352	@ 0x160
 800b7e4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b7e8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b7ec:	3b01      	subs	r3, #1
 800b7ee:	e735      	b.n	800b65c <__kernel_rem_pio2f+0x208>
 800b7f0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	dc09      	bgt.n	800b80a <__kernel_rem_pio2f+0x3b6>
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	dc27      	bgt.n	800b84a <__kernel_rem_pio2f+0x3f6>
 800b7fa:	d040      	beq.n	800b87e <__kernel_rem_pio2f+0x42a>
 800b7fc:	f009 0007 	and.w	r0, r9, #7
 800b800:	b059      	add	sp, #356	@ 0x164
 800b802:	ecbd 8b04 	vpop	{d8-d9}
 800b806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b80c:	2b03      	cmp	r3, #3
 800b80e:	d1f5      	bne.n	800b7fc <__kernel_rem_pio2f+0x3a8>
 800b810:	aa30      	add	r2, sp, #192	@ 0xc0
 800b812:	1f0b      	subs	r3, r1, #4
 800b814:	4413      	add	r3, r2
 800b816:	461a      	mov	r2, r3
 800b818:	4620      	mov	r0, r4
 800b81a:	2800      	cmp	r0, #0
 800b81c:	dc50      	bgt.n	800b8c0 <__kernel_rem_pio2f+0x46c>
 800b81e:	4622      	mov	r2, r4
 800b820:	2a01      	cmp	r2, #1
 800b822:	dc5d      	bgt.n	800b8e0 <__kernel_rem_pio2f+0x48c>
 800b824:	ab30      	add	r3, sp, #192	@ 0xc0
 800b826:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b82a:	440b      	add	r3, r1
 800b82c:	2c01      	cmp	r4, #1
 800b82e:	dc67      	bgt.n	800b900 <__kernel_rem_pio2f+0x4ac>
 800b830:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b834:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b838:	2e00      	cmp	r6, #0
 800b83a:	d167      	bne.n	800b90c <__kernel_rem_pio2f+0x4b8>
 800b83c:	edc7 6a00 	vstr	s13, [r7]
 800b840:	ed87 7a01 	vstr	s14, [r7, #4]
 800b844:	edc7 7a02 	vstr	s15, [r7, #8]
 800b848:	e7d8      	b.n	800b7fc <__kernel_rem_pio2f+0x3a8>
 800b84a:	ab30      	add	r3, sp, #192	@ 0xc0
 800b84c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b850:	440b      	add	r3, r1
 800b852:	4622      	mov	r2, r4
 800b854:	2a00      	cmp	r2, #0
 800b856:	da24      	bge.n	800b8a2 <__kernel_rem_pio2f+0x44e>
 800b858:	b34e      	cbz	r6, 800b8ae <__kernel_rem_pio2f+0x45a>
 800b85a:	eef1 7a47 	vneg.f32	s15, s14
 800b85e:	edc7 7a00 	vstr	s15, [r7]
 800b862:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b866:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b86a:	aa31      	add	r2, sp, #196	@ 0xc4
 800b86c:	2301      	movs	r3, #1
 800b86e:	429c      	cmp	r4, r3
 800b870:	da20      	bge.n	800b8b4 <__kernel_rem_pio2f+0x460>
 800b872:	b10e      	cbz	r6, 800b878 <__kernel_rem_pio2f+0x424>
 800b874:	eef1 7a67 	vneg.f32	s15, s15
 800b878:	edc7 7a01 	vstr	s15, [r7, #4]
 800b87c:	e7be      	b.n	800b7fc <__kernel_rem_pio2f+0x3a8>
 800b87e:	ab30      	add	r3, sp, #192	@ 0xc0
 800b880:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800b74c <__kernel_rem_pio2f+0x2f8>
 800b884:	440b      	add	r3, r1
 800b886:	2c00      	cmp	r4, #0
 800b888:	da05      	bge.n	800b896 <__kernel_rem_pio2f+0x442>
 800b88a:	b10e      	cbz	r6, 800b890 <__kernel_rem_pio2f+0x43c>
 800b88c:	eef1 7a67 	vneg.f32	s15, s15
 800b890:	edc7 7a00 	vstr	s15, [r7]
 800b894:	e7b2      	b.n	800b7fc <__kernel_rem_pio2f+0x3a8>
 800b896:	ed33 7a01 	vldmdb	r3!, {s14}
 800b89a:	3c01      	subs	r4, #1
 800b89c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8a0:	e7f1      	b.n	800b886 <__kernel_rem_pio2f+0x432>
 800b8a2:	ed73 7a01 	vldmdb	r3!, {s15}
 800b8a6:	3a01      	subs	r2, #1
 800b8a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b8ac:	e7d2      	b.n	800b854 <__kernel_rem_pio2f+0x400>
 800b8ae:	eef0 7a47 	vmov.f32	s15, s14
 800b8b2:	e7d4      	b.n	800b85e <__kernel_rem_pio2f+0x40a>
 800b8b4:	ecb2 7a01 	vldmia	r2!, {s14}
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8be:	e7d6      	b.n	800b86e <__kernel_rem_pio2f+0x41a>
 800b8c0:	ed72 7a01 	vldmdb	r2!, {s15}
 800b8c4:	edd2 6a01 	vldr	s13, [r2, #4]
 800b8c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b8cc:	3801      	subs	r0, #1
 800b8ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8d2:	ed82 7a00 	vstr	s14, [r2]
 800b8d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8da:	edc2 7a01 	vstr	s15, [r2, #4]
 800b8de:	e79c      	b.n	800b81a <__kernel_rem_pio2f+0x3c6>
 800b8e0:	ed73 7a01 	vldmdb	r3!, {s15}
 800b8e4:	edd3 6a01 	vldr	s13, [r3, #4]
 800b8e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b8ec:	3a01      	subs	r2, #1
 800b8ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8f2:	ed83 7a00 	vstr	s14, [r3]
 800b8f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8fa:	edc3 7a01 	vstr	s15, [r3, #4]
 800b8fe:	e78f      	b.n	800b820 <__kernel_rem_pio2f+0x3cc>
 800b900:	ed33 7a01 	vldmdb	r3!, {s14}
 800b904:	3c01      	subs	r4, #1
 800b906:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b90a:	e78f      	b.n	800b82c <__kernel_rem_pio2f+0x3d8>
 800b90c:	eef1 6a66 	vneg.f32	s13, s13
 800b910:	eeb1 7a47 	vneg.f32	s14, s14
 800b914:	edc7 6a00 	vstr	s13, [r7]
 800b918:	ed87 7a01 	vstr	s14, [r7, #4]
 800b91c:	eef1 7a67 	vneg.f32	s15, s15
 800b920:	e790      	b.n	800b844 <__kernel_rem_pio2f+0x3f0>
 800b922:	bf00      	nop

0800b924 <floorf>:
 800b924:	ee10 3a10 	vmov	r3, s0
 800b928:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b92c:	3a7f      	subs	r2, #127	@ 0x7f
 800b92e:	2a16      	cmp	r2, #22
 800b930:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b934:	dc2b      	bgt.n	800b98e <floorf+0x6a>
 800b936:	2a00      	cmp	r2, #0
 800b938:	da12      	bge.n	800b960 <floorf+0x3c>
 800b93a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b9a0 <floorf+0x7c>
 800b93e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b942:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b94a:	dd06      	ble.n	800b95a <floorf+0x36>
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	da24      	bge.n	800b99a <floorf+0x76>
 800b950:	2900      	cmp	r1, #0
 800b952:	4b14      	ldr	r3, [pc, #80]	@ (800b9a4 <floorf+0x80>)
 800b954:	bf08      	it	eq
 800b956:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b95a:	ee00 3a10 	vmov	s0, r3
 800b95e:	4770      	bx	lr
 800b960:	4911      	ldr	r1, [pc, #68]	@ (800b9a8 <floorf+0x84>)
 800b962:	4111      	asrs	r1, r2
 800b964:	420b      	tst	r3, r1
 800b966:	d0fa      	beq.n	800b95e <floorf+0x3a>
 800b968:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b9a0 <floorf+0x7c>
 800b96c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b970:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b978:	ddef      	ble.n	800b95a <floorf+0x36>
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	bfbe      	ittt	lt
 800b97e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b982:	fa40 f202 	asrlt.w	r2, r0, r2
 800b986:	189b      	addlt	r3, r3, r2
 800b988:	ea23 0301 	bic.w	r3, r3, r1
 800b98c:	e7e5      	b.n	800b95a <floorf+0x36>
 800b98e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b992:	d3e4      	bcc.n	800b95e <floorf+0x3a>
 800b994:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b998:	4770      	bx	lr
 800b99a:	2300      	movs	r3, #0
 800b99c:	e7dd      	b.n	800b95a <floorf+0x36>
 800b99e:	bf00      	nop
 800b9a0:	7149f2ca 	.word	0x7149f2ca
 800b9a4:	bf800000 	.word	0xbf800000
 800b9a8:	007fffff 	.word	0x007fffff

0800b9ac <std>:
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	b510      	push	{r4, lr}
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	e9c0 3300 	strd	r3, r3, [r0]
 800b9b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9ba:	6083      	str	r3, [r0, #8]
 800b9bc:	8181      	strh	r1, [r0, #12]
 800b9be:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9c0:	81c2      	strh	r2, [r0, #14]
 800b9c2:	6183      	str	r3, [r0, #24]
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	2208      	movs	r2, #8
 800b9c8:	305c      	adds	r0, #92	@ 0x5c
 800b9ca:	f000 f9f9 	bl	800bdc0 <memset>
 800b9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800ba04 <std+0x58>)
 800b9d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b9d2:	4b0d      	ldr	r3, [pc, #52]	@ (800ba08 <std+0x5c>)
 800b9d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b9d6:	4b0d      	ldr	r3, [pc, #52]	@ (800ba0c <std+0x60>)
 800b9d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b9da:	4b0d      	ldr	r3, [pc, #52]	@ (800ba10 <std+0x64>)
 800b9dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b9de:	4b0d      	ldr	r3, [pc, #52]	@ (800ba14 <std+0x68>)
 800b9e0:	6224      	str	r4, [r4, #32]
 800b9e2:	429c      	cmp	r4, r3
 800b9e4:	d006      	beq.n	800b9f4 <std+0x48>
 800b9e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b9ea:	4294      	cmp	r4, r2
 800b9ec:	d002      	beq.n	800b9f4 <std+0x48>
 800b9ee:	33d0      	adds	r3, #208	@ 0xd0
 800b9f0:	429c      	cmp	r4, r3
 800b9f2:	d105      	bne.n	800ba00 <std+0x54>
 800b9f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b9f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9fc:	f000 ba58 	b.w	800beb0 <__retarget_lock_init_recursive>
 800ba00:	bd10      	pop	{r4, pc}
 800ba02:	bf00      	nop
 800ba04:	0800bc11 	.word	0x0800bc11
 800ba08:	0800bc33 	.word	0x0800bc33
 800ba0c:	0800bc6b 	.word	0x0800bc6b
 800ba10:	0800bc8f 	.word	0x0800bc8f
 800ba14:	200010d4 	.word	0x200010d4

0800ba18 <stdio_exit_handler>:
 800ba18:	4a02      	ldr	r2, [pc, #8]	@ (800ba24 <stdio_exit_handler+0xc>)
 800ba1a:	4903      	ldr	r1, [pc, #12]	@ (800ba28 <stdio_exit_handler+0x10>)
 800ba1c:	4803      	ldr	r0, [pc, #12]	@ (800ba2c <stdio_exit_handler+0x14>)
 800ba1e:	f000 b869 	b.w	800baf4 <_fwalk_sglue>
 800ba22:	bf00      	nop
 800ba24:	2000011c 	.word	0x2000011c
 800ba28:	0800c74d 	.word	0x0800c74d
 800ba2c:	2000012c 	.word	0x2000012c

0800ba30 <cleanup_stdio>:
 800ba30:	6841      	ldr	r1, [r0, #4]
 800ba32:	4b0c      	ldr	r3, [pc, #48]	@ (800ba64 <cleanup_stdio+0x34>)
 800ba34:	4299      	cmp	r1, r3
 800ba36:	b510      	push	{r4, lr}
 800ba38:	4604      	mov	r4, r0
 800ba3a:	d001      	beq.n	800ba40 <cleanup_stdio+0x10>
 800ba3c:	f000 fe86 	bl	800c74c <_fflush_r>
 800ba40:	68a1      	ldr	r1, [r4, #8]
 800ba42:	4b09      	ldr	r3, [pc, #36]	@ (800ba68 <cleanup_stdio+0x38>)
 800ba44:	4299      	cmp	r1, r3
 800ba46:	d002      	beq.n	800ba4e <cleanup_stdio+0x1e>
 800ba48:	4620      	mov	r0, r4
 800ba4a:	f000 fe7f 	bl	800c74c <_fflush_r>
 800ba4e:	68e1      	ldr	r1, [r4, #12]
 800ba50:	4b06      	ldr	r3, [pc, #24]	@ (800ba6c <cleanup_stdio+0x3c>)
 800ba52:	4299      	cmp	r1, r3
 800ba54:	d004      	beq.n	800ba60 <cleanup_stdio+0x30>
 800ba56:	4620      	mov	r0, r4
 800ba58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba5c:	f000 be76 	b.w	800c74c <_fflush_r>
 800ba60:	bd10      	pop	{r4, pc}
 800ba62:	bf00      	nop
 800ba64:	200010d4 	.word	0x200010d4
 800ba68:	2000113c 	.word	0x2000113c
 800ba6c:	200011a4 	.word	0x200011a4

0800ba70 <global_stdio_init.part.0>:
 800ba70:	b510      	push	{r4, lr}
 800ba72:	4b0b      	ldr	r3, [pc, #44]	@ (800baa0 <global_stdio_init.part.0+0x30>)
 800ba74:	4c0b      	ldr	r4, [pc, #44]	@ (800baa4 <global_stdio_init.part.0+0x34>)
 800ba76:	4a0c      	ldr	r2, [pc, #48]	@ (800baa8 <global_stdio_init.part.0+0x38>)
 800ba78:	601a      	str	r2, [r3, #0]
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	2104      	movs	r1, #4
 800ba80:	f7ff ff94 	bl	800b9ac <std>
 800ba84:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ba88:	2201      	movs	r2, #1
 800ba8a:	2109      	movs	r1, #9
 800ba8c:	f7ff ff8e 	bl	800b9ac <std>
 800ba90:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ba94:	2202      	movs	r2, #2
 800ba96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba9a:	2112      	movs	r1, #18
 800ba9c:	f7ff bf86 	b.w	800b9ac <std>
 800baa0:	2000120c 	.word	0x2000120c
 800baa4:	200010d4 	.word	0x200010d4
 800baa8:	0800ba19 	.word	0x0800ba19

0800baac <__sfp_lock_acquire>:
 800baac:	4801      	ldr	r0, [pc, #4]	@ (800bab4 <__sfp_lock_acquire+0x8>)
 800baae:	f000 ba00 	b.w	800beb2 <__retarget_lock_acquire_recursive>
 800bab2:	bf00      	nop
 800bab4:	20001215 	.word	0x20001215

0800bab8 <__sfp_lock_release>:
 800bab8:	4801      	ldr	r0, [pc, #4]	@ (800bac0 <__sfp_lock_release+0x8>)
 800baba:	f000 b9fb 	b.w	800beb4 <__retarget_lock_release_recursive>
 800babe:	bf00      	nop
 800bac0:	20001215 	.word	0x20001215

0800bac4 <__sinit>:
 800bac4:	b510      	push	{r4, lr}
 800bac6:	4604      	mov	r4, r0
 800bac8:	f7ff fff0 	bl	800baac <__sfp_lock_acquire>
 800bacc:	6a23      	ldr	r3, [r4, #32]
 800bace:	b11b      	cbz	r3, 800bad8 <__sinit+0x14>
 800bad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bad4:	f7ff bff0 	b.w	800bab8 <__sfp_lock_release>
 800bad8:	4b04      	ldr	r3, [pc, #16]	@ (800baec <__sinit+0x28>)
 800bada:	6223      	str	r3, [r4, #32]
 800badc:	4b04      	ldr	r3, [pc, #16]	@ (800baf0 <__sinit+0x2c>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1f5      	bne.n	800bad0 <__sinit+0xc>
 800bae4:	f7ff ffc4 	bl	800ba70 <global_stdio_init.part.0>
 800bae8:	e7f2      	b.n	800bad0 <__sinit+0xc>
 800baea:	bf00      	nop
 800baec:	0800ba31 	.word	0x0800ba31
 800baf0:	2000120c 	.word	0x2000120c

0800baf4 <_fwalk_sglue>:
 800baf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baf8:	4607      	mov	r7, r0
 800bafa:	4688      	mov	r8, r1
 800bafc:	4614      	mov	r4, r2
 800bafe:	2600      	movs	r6, #0
 800bb00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb04:	f1b9 0901 	subs.w	r9, r9, #1
 800bb08:	d505      	bpl.n	800bb16 <_fwalk_sglue+0x22>
 800bb0a:	6824      	ldr	r4, [r4, #0]
 800bb0c:	2c00      	cmp	r4, #0
 800bb0e:	d1f7      	bne.n	800bb00 <_fwalk_sglue+0xc>
 800bb10:	4630      	mov	r0, r6
 800bb12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb16:	89ab      	ldrh	r3, [r5, #12]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d907      	bls.n	800bb2c <_fwalk_sglue+0x38>
 800bb1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb20:	3301      	adds	r3, #1
 800bb22:	d003      	beq.n	800bb2c <_fwalk_sglue+0x38>
 800bb24:	4629      	mov	r1, r5
 800bb26:	4638      	mov	r0, r7
 800bb28:	47c0      	blx	r8
 800bb2a:	4306      	orrs	r6, r0
 800bb2c:	3568      	adds	r5, #104	@ 0x68
 800bb2e:	e7e9      	b.n	800bb04 <_fwalk_sglue+0x10>

0800bb30 <iprintf>:
 800bb30:	b40f      	push	{r0, r1, r2, r3}
 800bb32:	b507      	push	{r0, r1, r2, lr}
 800bb34:	4906      	ldr	r1, [pc, #24]	@ (800bb50 <iprintf+0x20>)
 800bb36:	ab04      	add	r3, sp, #16
 800bb38:	6808      	ldr	r0, [r1, #0]
 800bb3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb3e:	6881      	ldr	r1, [r0, #8]
 800bb40:	9301      	str	r3, [sp, #4]
 800bb42:	f000 fadb 	bl	800c0fc <_vfiprintf_r>
 800bb46:	b003      	add	sp, #12
 800bb48:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb4c:	b004      	add	sp, #16
 800bb4e:	4770      	bx	lr
 800bb50:	20000128 	.word	0x20000128

0800bb54 <_puts_r>:
 800bb54:	6a03      	ldr	r3, [r0, #32]
 800bb56:	b570      	push	{r4, r5, r6, lr}
 800bb58:	6884      	ldr	r4, [r0, #8]
 800bb5a:	4605      	mov	r5, r0
 800bb5c:	460e      	mov	r6, r1
 800bb5e:	b90b      	cbnz	r3, 800bb64 <_puts_r+0x10>
 800bb60:	f7ff ffb0 	bl	800bac4 <__sinit>
 800bb64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb66:	07db      	lsls	r3, r3, #31
 800bb68:	d405      	bmi.n	800bb76 <_puts_r+0x22>
 800bb6a:	89a3      	ldrh	r3, [r4, #12]
 800bb6c:	0598      	lsls	r0, r3, #22
 800bb6e:	d402      	bmi.n	800bb76 <_puts_r+0x22>
 800bb70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb72:	f000 f99e 	bl	800beb2 <__retarget_lock_acquire_recursive>
 800bb76:	89a3      	ldrh	r3, [r4, #12]
 800bb78:	0719      	lsls	r1, r3, #28
 800bb7a:	d502      	bpl.n	800bb82 <_puts_r+0x2e>
 800bb7c:	6923      	ldr	r3, [r4, #16]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d135      	bne.n	800bbee <_puts_r+0x9a>
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 f8c5 	bl	800bd14 <__swsetup_r>
 800bb8a:	b380      	cbz	r0, 800bbee <_puts_r+0x9a>
 800bb8c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bb90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb92:	07da      	lsls	r2, r3, #31
 800bb94:	d405      	bmi.n	800bba2 <_puts_r+0x4e>
 800bb96:	89a3      	ldrh	r3, [r4, #12]
 800bb98:	059b      	lsls	r3, r3, #22
 800bb9a:	d402      	bmi.n	800bba2 <_puts_r+0x4e>
 800bb9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb9e:	f000 f989 	bl	800beb4 <__retarget_lock_release_recursive>
 800bba2:	4628      	mov	r0, r5
 800bba4:	bd70      	pop	{r4, r5, r6, pc}
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	da04      	bge.n	800bbb4 <_puts_r+0x60>
 800bbaa:	69a2      	ldr	r2, [r4, #24]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	dc17      	bgt.n	800bbe0 <_puts_r+0x8c>
 800bbb0:	290a      	cmp	r1, #10
 800bbb2:	d015      	beq.n	800bbe0 <_puts_r+0x8c>
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	1c5a      	adds	r2, r3, #1
 800bbb8:	6022      	str	r2, [r4, #0]
 800bbba:	7019      	strb	r1, [r3, #0]
 800bbbc:	68a3      	ldr	r3, [r4, #8]
 800bbbe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	60a3      	str	r3, [r4, #8]
 800bbc6:	2900      	cmp	r1, #0
 800bbc8:	d1ed      	bne.n	800bba6 <_puts_r+0x52>
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	da11      	bge.n	800bbf2 <_puts_r+0x9e>
 800bbce:	4622      	mov	r2, r4
 800bbd0:	210a      	movs	r1, #10
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	f000 f85f 	bl	800bc96 <__swbuf_r>
 800bbd8:	3001      	adds	r0, #1
 800bbda:	d0d7      	beq.n	800bb8c <_puts_r+0x38>
 800bbdc:	250a      	movs	r5, #10
 800bbde:	e7d7      	b.n	800bb90 <_puts_r+0x3c>
 800bbe0:	4622      	mov	r2, r4
 800bbe2:	4628      	mov	r0, r5
 800bbe4:	f000 f857 	bl	800bc96 <__swbuf_r>
 800bbe8:	3001      	adds	r0, #1
 800bbea:	d1e7      	bne.n	800bbbc <_puts_r+0x68>
 800bbec:	e7ce      	b.n	800bb8c <_puts_r+0x38>
 800bbee:	3e01      	subs	r6, #1
 800bbf0:	e7e4      	b.n	800bbbc <_puts_r+0x68>
 800bbf2:	6823      	ldr	r3, [r4, #0]
 800bbf4:	1c5a      	adds	r2, r3, #1
 800bbf6:	6022      	str	r2, [r4, #0]
 800bbf8:	220a      	movs	r2, #10
 800bbfa:	701a      	strb	r2, [r3, #0]
 800bbfc:	e7ee      	b.n	800bbdc <_puts_r+0x88>
	...

0800bc00 <puts>:
 800bc00:	4b02      	ldr	r3, [pc, #8]	@ (800bc0c <puts+0xc>)
 800bc02:	4601      	mov	r1, r0
 800bc04:	6818      	ldr	r0, [r3, #0]
 800bc06:	f7ff bfa5 	b.w	800bb54 <_puts_r>
 800bc0a:	bf00      	nop
 800bc0c:	20000128 	.word	0x20000128

0800bc10 <__sread>:
 800bc10:	b510      	push	{r4, lr}
 800bc12:	460c      	mov	r4, r1
 800bc14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc18:	f000 f8fc 	bl	800be14 <_read_r>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	bfab      	itete	ge
 800bc20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc22:	89a3      	ldrhlt	r3, [r4, #12]
 800bc24:	181b      	addge	r3, r3, r0
 800bc26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc2a:	bfac      	ite	ge
 800bc2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc2e:	81a3      	strhlt	r3, [r4, #12]
 800bc30:	bd10      	pop	{r4, pc}

0800bc32 <__swrite>:
 800bc32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc36:	461f      	mov	r7, r3
 800bc38:	898b      	ldrh	r3, [r1, #12]
 800bc3a:	05db      	lsls	r3, r3, #23
 800bc3c:	4605      	mov	r5, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	4616      	mov	r6, r2
 800bc42:	d505      	bpl.n	800bc50 <__swrite+0x1e>
 800bc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc48:	2302      	movs	r3, #2
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f000 f8d0 	bl	800bdf0 <_lseek_r>
 800bc50:	89a3      	ldrh	r3, [r4, #12]
 800bc52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc5a:	81a3      	strh	r3, [r4, #12]
 800bc5c:	4632      	mov	r2, r6
 800bc5e:	463b      	mov	r3, r7
 800bc60:	4628      	mov	r0, r5
 800bc62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc66:	f000 b8e7 	b.w	800be38 <_write_r>

0800bc6a <__sseek>:
 800bc6a:	b510      	push	{r4, lr}
 800bc6c:	460c      	mov	r4, r1
 800bc6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc72:	f000 f8bd 	bl	800bdf0 <_lseek_r>
 800bc76:	1c43      	adds	r3, r0, #1
 800bc78:	89a3      	ldrh	r3, [r4, #12]
 800bc7a:	bf15      	itete	ne
 800bc7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc86:	81a3      	strheq	r3, [r4, #12]
 800bc88:	bf18      	it	ne
 800bc8a:	81a3      	strhne	r3, [r4, #12]
 800bc8c:	bd10      	pop	{r4, pc}

0800bc8e <__sclose>:
 800bc8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc92:	f000 b89d 	b.w	800bdd0 <_close_r>

0800bc96 <__swbuf_r>:
 800bc96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc98:	460e      	mov	r6, r1
 800bc9a:	4614      	mov	r4, r2
 800bc9c:	4605      	mov	r5, r0
 800bc9e:	b118      	cbz	r0, 800bca8 <__swbuf_r+0x12>
 800bca0:	6a03      	ldr	r3, [r0, #32]
 800bca2:	b90b      	cbnz	r3, 800bca8 <__swbuf_r+0x12>
 800bca4:	f7ff ff0e 	bl	800bac4 <__sinit>
 800bca8:	69a3      	ldr	r3, [r4, #24]
 800bcaa:	60a3      	str	r3, [r4, #8]
 800bcac:	89a3      	ldrh	r3, [r4, #12]
 800bcae:	071a      	lsls	r2, r3, #28
 800bcb0:	d501      	bpl.n	800bcb6 <__swbuf_r+0x20>
 800bcb2:	6923      	ldr	r3, [r4, #16]
 800bcb4:	b943      	cbnz	r3, 800bcc8 <__swbuf_r+0x32>
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	4628      	mov	r0, r5
 800bcba:	f000 f82b 	bl	800bd14 <__swsetup_r>
 800bcbe:	b118      	cbz	r0, 800bcc8 <__swbuf_r+0x32>
 800bcc0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bcc4:	4638      	mov	r0, r7
 800bcc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcc8:	6823      	ldr	r3, [r4, #0]
 800bcca:	6922      	ldr	r2, [r4, #16]
 800bccc:	1a98      	subs	r0, r3, r2
 800bcce:	6963      	ldr	r3, [r4, #20]
 800bcd0:	b2f6      	uxtb	r6, r6
 800bcd2:	4283      	cmp	r3, r0
 800bcd4:	4637      	mov	r7, r6
 800bcd6:	dc05      	bgt.n	800bce4 <__swbuf_r+0x4e>
 800bcd8:	4621      	mov	r1, r4
 800bcda:	4628      	mov	r0, r5
 800bcdc:	f000 fd36 	bl	800c74c <_fflush_r>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d1ed      	bne.n	800bcc0 <__swbuf_r+0x2a>
 800bce4:	68a3      	ldr	r3, [r4, #8]
 800bce6:	3b01      	subs	r3, #1
 800bce8:	60a3      	str	r3, [r4, #8]
 800bcea:	6823      	ldr	r3, [r4, #0]
 800bcec:	1c5a      	adds	r2, r3, #1
 800bcee:	6022      	str	r2, [r4, #0]
 800bcf0:	701e      	strb	r6, [r3, #0]
 800bcf2:	6962      	ldr	r2, [r4, #20]
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d004      	beq.n	800bd04 <__swbuf_r+0x6e>
 800bcfa:	89a3      	ldrh	r3, [r4, #12]
 800bcfc:	07db      	lsls	r3, r3, #31
 800bcfe:	d5e1      	bpl.n	800bcc4 <__swbuf_r+0x2e>
 800bd00:	2e0a      	cmp	r6, #10
 800bd02:	d1df      	bne.n	800bcc4 <__swbuf_r+0x2e>
 800bd04:	4621      	mov	r1, r4
 800bd06:	4628      	mov	r0, r5
 800bd08:	f000 fd20 	bl	800c74c <_fflush_r>
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	d0d9      	beq.n	800bcc4 <__swbuf_r+0x2e>
 800bd10:	e7d6      	b.n	800bcc0 <__swbuf_r+0x2a>
	...

0800bd14 <__swsetup_r>:
 800bd14:	b538      	push	{r3, r4, r5, lr}
 800bd16:	4b29      	ldr	r3, [pc, #164]	@ (800bdbc <__swsetup_r+0xa8>)
 800bd18:	4605      	mov	r5, r0
 800bd1a:	6818      	ldr	r0, [r3, #0]
 800bd1c:	460c      	mov	r4, r1
 800bd1e:	b118      	cbz	r0, 800bd28 <__swsetup_r+0x14>
 800bd20:	6a03      	ldr	r3, [r0, #32]
 800bd22:	b90b      	cbnz	r3, 800bd28 <__swsetup_r+0x14>
 800bd24:	f7ff fece 	bl	800bac4 <__sinit>
 800bd28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd2c:	0719      	lsls	r1, r3, #28
 800bd2e:	d422      	bmi.n	800bd76 <__swsetup_r+0x62>
 800bd30:	06da      	lsls	r2, r3, #27
 800bd32:	d407      	bmi.n	800bd44 <__swsetup_r+0x30>
 800bd34:	2209      	movs	r2, #9
 800bd36:	602a      	str	r2, [r5, #0]
 800bd38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd3c:	81a3      	strh	r3, [r4, #12]
 800bd3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd42:	e033      	b.n	800bdac <__swsetup_r+0x98>
 800bd44:	0758      	lsls	r0, r3, #29
 800bd46:	d512      	bpl.n	800bd6e <__swsetup_r+0x5a>
 800bd48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd4a:	b141      	cbz	r1, 800bd5e <__swsetup_r+0x4a>
 800bd4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd50:	4299      	cmp	r1, r3
 800bd52:	d002      	beq.n	800bd5a <__swsetup_r+0x46>
 800bd54:	4628      	mov	r0, r5
 800bd56:	f000 f8af 	bl	800beb8 <_free_r>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd64:	81a3      	strh	r3, [r4, #12]
 800bd66:	2300      	movs	r3, #0
 800bd68:	6063      	str	r3, [r4, #4]
 800bd6a:	6923      	ldr	r3, [r4, #16]
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	89a3      	ldrh	r3, [r4, #12]
 800bd70:	f043 0308 	orr.w	r3, r3, #8
 800bd74:	81a3      	strh	r3, [r4, #12]
 800bd76:	6923      	ldr	r3, [r4, #16]
 800bd78:	b94b      	cbnz	r3, 800bd8e <__swsetup_r+0x7a>
 800bd7a:	89a3      	ldrh	r3, [r4, #12]
 800bd7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd84:	d003      	beq.n	800bd8e <__swsetup_r+0x7a>
 800bd86:	4621      	mov	r1, r4
 800bd88:	4628      	mov	r0, r5
 800bd8a:	f000 fd2d 	bl	800c7e8 <__smakebuf_r>
 800bd8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd92:	f013 0201 	ands.w	r2, r3, #1
 800bd96:	d00a      	beq.n	800bdae <__swsetup_r+0x9a>
 800bd98:	2200      	movs	r2, #0
 800bd9a:	60a2      	str	r2, [r4, #8]
 800bd9c:	6962      	ldr	r2, [r4, #20]
 800bd9e:	4252      	negs	r2, r2
 800bda0:	61a2      	str	r2, [r4, #24]
 800bda2:	6922      	ldr	r2, [r4, #16]
 800bda4:	b942      	cbnz	r2, 800bdb8 <__swsetup_r+0xa4>
 800bda6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdaa:	d1c5      	bne.n	800bd38 <__swsetup_r+0x24>
 800bdac:	bd38      	pop	{r3, r4, r5, pc}
 800bdae:	0799      	lsls	r1, r3, #30
 800bdb0:	bf58      	it	pl
 800bdb2:	6962      	ldrpl	r2, [r4, #20]
 800bdb4:	60a2      	str	r2, [r4, #8]
 800bdb6:	e7f4      	b.n	800bda2 <__swsetup_r+0x8e>
 800bdb8:	2000      	movs	r0, #0
 800bdba:	e7f7      	b.n	800bdac <__swsetup_r+0x98>
 800bdbc:	20000128 	.word	0x20000128

0800bdc0 <memset>:
 800bdc0:	4402      	add	r2, r0
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	4293      	cmp	r3, r2
 800bdc6:	d100      	bne.n	800bdca <memset+0xa>
 800bdc8:	4770      	bx	lr
 800bdca:	f803 1b01 	strb.w	r1, [r3], #1
 800bdce:	e7f9      	b.n	800bdc4 <memset+0x4>

0800bdd0 <_close_r>:
 800bdd0:	b538      	push	{r3, r4, r5, lr}
 800bdd2:	4d06      	ldr	r5, [pc, #24]	@ (800bdec <_close_r+0x1c>)
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	4608      	mov	r0, r1
 800bdda:	602b      	str	r3, [r5, #0]
 800bddc:	f7f6 fa33 	bl	8002246 <_close>
 800bde0:	1c43      	adds	r3, r0, #1
 800bde2:	d102      	bne.n	800bdea <_close_r+0x1a>
 800bde4:	682b      	ldr	r3, [r5, #0]
 800bde6:	b103      	cbz	r3, 800bdea <_close_r+0x1a>
 800bde8:	6023      	str	r3, [r4, #0]
 800bdea:	bd38      	pop	{r3, r4, r5, pc}
 800bdec:	20001210 	.word	0x20001210

0800bdf0 <_lseek_r>:
 800bdf0:	b538      	push	{r3, r4, r5, lr}
 800bdf2:	4d07      	ldr	r5, [pc, #28]	@ (800be10 <_lseek_r+0x20>)
 800bdf4:	4604      	mov	r4, r0
 800bdf6:	4608      	mov	r0, r1
 800bdf8:	4611      	mov	r1, r2
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	602a      	str	r2, [r5, #0]
 800bdfe:	461a      	mov	r2, r3
 800be00:	f7f6 fa48 	bl	8002294 <_lseek>
 800be04:	1c43      	adds	r3, r0, #1
 800be06:	d102      	bne.n	800be0e <_lseek_r+0x1e>
 800be08:	682b      	ldr	r3, [r5, #0]
 800be0a:	b103      	cbz	r3, 800be0e <_lseek_r+0x1e>
 800be0c:	6023      	str	r3, [r4, #0]
 800be0e:	bd38      	pop	{r3, r4, r5, pc}
 800be10:	20001210 	.word	0x20001210

0800be14 <_read_r>:
 800be14:	b538      	push	{r3, r4, r5, lr}
 800be16:	4d07      	ldr	r5, [pc, #28]	@ (800be34 <_read_r+0x20>)
 800be18:	4604      	mov	r4, r0
 800be1a:	4608      	mov	r0, r1
 800be1c:	4611      	mov	r1, r2
 800be1e:	2200      	movs	r2, #0
 800be20:	602a      	str	r2, [r5, #0]
 800be22:	461a      	mov	r2, r3
 800be24:	f7f6 f9f2 	bl	800220c <_read>
 800be28:	1c43      	adds	r3, r0, #1
 800be2a:	d102      	bne.n	800be32 <_read_r+0x1e>
 800be2c:	682b      	ldr	r3, [r5, #0]
 800be2e:	b103      	cbz	r3, 800be32 <_read_r+0x1e>
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	bd38      	pop	{r3, r4, r5, pc}
 800be34:	20001210 	.word	0x20001210

0800be38 <_write_r>:
 800be38:	b538      	push	{r3, r4, r5, lr}
 800be3a:	4d07      	ldr	r5, [pc, #28]	@ (800be58 <_write_r+0x20>)
 800be3c:	4604      	mov	r4, r0
 800be3e:	4608      	mov	r0, r1
 800be40:	4611      	mov	r1, r2
 800be42:	2200      	movs	r2, #0
 800be44:	602a      	str	r2, [r5, #0]
 800be46:	461a      	mov	r2, r3
 800be48:	f7f5 f956 	bl	80010f8 <_write>
 800be4c:	1c43      	adds	r3, r0, #1
 800be4e:	d102      	bne.n	800be56 <_write_r+0x1e>
 800be50:	682b      	ldr	r3, [r5, #0]
 800be52:	b103      	cbz	r3, 800be56 <_write_r+0x1e>
 800be54:	6023      	str	r3, [r4, #0]
 800be56:	bd38      	pop	{r3, r4, r5, pc}
 800be58:	20001210 	.word	0x20001210

0800be5c <__errno>:
 800be5c:	4b01      	ldr	r3, [pc, #4]	@ (800be64 <__errno+0x8>)
 800be5e:	6818      	ldr	r0, [r3, #0]
 800be60:	4770      	bx	lr
 800be62:	bf00      	nop
 800be64:	20000128 	.word	0x20000128

0800be68 <__libc_init_array>:
 800be68:	b570      	push	{r4, r5, r6, lr}
 800be6a:	4d0d      	ldr	r5, [pc, #52]	@ (800bea0 <__libc_init_array+0x38>)
 800be6c:	4c0d      	ldr	r4, [pc, #52]	@ (800bea4 <__libc_init_array+0x3c>)
 800be6e:	1b64      	subs	r4, r4, r5
 800be70:	10a4      	asrs	r4, r4, #2
 800be72:	2600      	movs	r6, #0
 800be74:	42a6      	cmp	r6, r4
 800be76:	d109      	bne.n	800be8c <__libc_init_array+0x24>
 800be78:	4d0b      	ldr	r5, [pc, #44]	@ (800bea8 <__libc_init_array+0x40>)
 800be7a:	4c0c      	ldr	r4, [pc, #48]	@ (800beac <__libc_init_array+0x44>)
 800be7c:	f000 fd22 	bl	800c8c4 <_init>
 800be80:	1b64      	subs	r4, r4, r5
 800be82:	10a4      	asrs	r4, r4, #2
 800be84:	2600      	movs	r6, #0
 800be86:	42a6      	cmp	r6, r4
 800be88:	d105      	bne.n	800be96 <__libc_init_array+0x2e>
 800be8a:	bd70      	pop	{r4, r5, r6, pc}
 800be8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800be90:	4798      	blx	r3
 800be92:	3601      	adds	r6, #1
 800be94:	e7ee      	b.n	800be74 <__libc_init_array+0xc>
 800be96:	f855 3b04 	ldr.w	r3, [r5], #4
 800be9a:	4798      	blx	r3
 800be9c:	3601      	adds	r6, #1
 800be9e:	e7f2      	b.n	800be86 <__libc_init_array+0x1e>
 800bea0:	0800ceb0 	.word	0x0800ceb0
 800bea4:	0800ceb0 	.word	0x0800ceb0
 800bea8:	0800ceb0 	.word	0x0800ceb0
 800beac:	0800ceb4 	.word	0x0800ceb4

0800beb0 <__retarget_lock_init_recursive>:
 800beb0:	4770      	bx	lr

0800beb2 <__retarget_lock_acquire_recursive>:
 800beb2:	4770      	bx	lr

0800beb4 <__retarget_lock_release_recursive>:
 800beb4:	4770      	bx	lr
	...

0800beb8 <_free_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4605      	mov	r5, r0
 800bebc:	2900      	cmp	r1, #0
 800bebe:	d041      	beq.n	800bf44 <_free_r+0x8c>
 800bec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bec4:	1f0c      	subs	r4, r1, #4
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	bfb8      	it	lt
 800beca:	18e4      	addlt	r4, r4, r3
 800becc:	f000 f8e0 	bl	800c090 <__malloc_lock>
 800bed0:	4a1d      	ldr	r2, [pc, #116]	@ (800bf48 <_free_r+0x90>)
 800bed2:	6813      	ldr	r3, [r2, #0]
 800bed4:	b933      	cbnz	r3, 800bee4 <_free_r+0x2c>
 800bed6:	6063      	str	r3, [r4, #4]
 800bed8:	6014      	str	r4, [r2, #0]
 800beda:	4628      	mov	r0, r5
 800bedc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bee0:	f000 b8dc 	b.w	800c09c <__malloc_unlock>
 800bee4:	42a3      	cmp	r3, r4
 800bee6:	d908      	bls.n	800befa <_free_r+0x42>
 800bee8:	6820      	ldr	r0, [r4, #0]
 800beea:	1821      	adds	r1, r4, r0
 800beec:	428b      	cmp	r3, r1
 800beee:	bf01      	itttt	eq
 800bef0:	6819      	ldreq	r1, [r3, #0]
 800bef2:	685b      	ldreq	r3, [r3, #4]
 800bef4:	1809      	addeq	r1, r1, r0
 800bef6:	6021      	streq	r1, [r4, #0]
 800bef8:	e7ed      	b.n	800bed6 <_free_r+0x1e>
 800befa:	461a      	mov	r2, r3
 800befc:	685b      	ldr	r3, [r3, #4]
 800befe:	b10b      	cbz	r3, 800bf04 <_free_r+0x4c>
 800bf00:	42a3      	cmp	r3, r4
 800bf02:	d9fa      	bls.n	800befa <_free_r+0x42>
 800bf04:	6811      	ldr	r1, [r2, #0]
 800bf06:	1850      	adds	r0, r2, r1
 800bf08:	42a0      	cmp	r0, r4
 800bf0a:	d10b      	bne.n	800bf24 <_free_r+0x6c>
 800bf0c:	6820      	ldr	r0, [r4, #0]
 800bf0e:	4401      	add	r1, r0
 800bf10:	1850      	adds	r0, r2, r1
 800bf12:	4283      	cmp	r3, r0
 800bf14:	6011      	str	r1, [r2, #0]
 800bf16:	d1e0      	bne.n	800beda <_free_r+0x22>
 800bf18:	6818      	ldr	r0, [r3, #0]
 800bf1a:	685b      	ldr	r3, [r3, #4]
 800bf1c:	6053      	str	r3, [r2, #4]
 800bf1e:	4408      	add	r0, r1
 800bf20:	6010      	str	r0, [r2, #0]
 800bf22:	e7da      	b.n	800beda <_free_r+0x22>
 800bf24:	d902      	bls.n	800bf2c <_free_r+0x74>
 800bf26:	230c      	movs	r3, #12
 800bf28:	602b      	str	r3, [r5, #0]
 800bf2a:	e7d6      	b.n	800beda <_free_r+0x22>
 800bf2c:	6820      	ldr	r0, [r4, #0]
 800bf2e:	1821      	adds	r1, r4, r0
 800bf30:	428b      	cmp	r3, r1
 800bf32:	bf04      	itt	eq
 800bf34:	6819      	ldreq	r1, [r3, #0]
 800bf36:	685b      	ldreq	r3, [r3, #4]
 800bf38:	6063      	str	r3, [r4, #4]
 800bf3a:	bf04      	itt	eq
 800bf3c:	1809      	addeq	r1, r1, r0
 800bf3e:	6021      	streq	r1, [r4, #0]
 800bf40:	6054      	str	r4, [r2, #4]
 800bf42:	e7ca      	b.n	800beda <_free_r+0x22>
 800bf44:	bd38      	pop	{r3, r4, r5, pc}
 800bf46:	bf00      	nop
 800bf48:	2000121c 	.word	0x2000121c

0800bf4c <sbrk_aligned>:
 800bf4c:	b570      	push	{r4, r5, r6, lr}
 800bf4e:	4e0f      	ldr	r6, [pc, #60]	@ (800bf8c <sbrk_aligned+0x40>)
 800bf50:	460c      	mov	r4, r1
 800bf52:	6831      	ldr	r1, [r6, #0]
 800bf54:	4605      	mov	r5, r0
 800bf56:	b911      	cbnz	r1, 800bf5e <sbrk_aligned+0x12>
 800bf58:	f000 fca4 	bl	800c8a4 <_sbrk_r>
 800bf5c:	6030      	str	r0, [r6, #0]
 800bf5e:	4621      	mov	r1, r4
 800bf60:	4628      	mov	r0, r5
 800bf62:	f000 fc9f 	bl	800c8a4 <_sbrk_r>
 800bf66:	1c43      	adds	r3, r0, #1
 800bf68:	d103      	bne.n	800bf72 <sbrk_aligned+0x26>
 800bf6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bf6e:	4620      	mov	r0, r4
 800bf70:	bd70      	pop	{r4, r5, r6, pc}
 800bf72:	1cc4      	adds	r4, r0, #3
 800bf74:	f024 0403 	bic.w	r4, r4, #3
 800bf78:	42a0      	cmp	r0, r4
 800bf7a:	d0f8      	beq.n	800bf6e <sbrk_aligned+0x22>
 800bf7c:	1a21      	subs	r1, r4, r0
 800bf7e:	4628      	mov	r0, r5
 800bf80:	f000 fc90 	bl	800c8a4 <_sbrk_r>
 800bf84:	3001      	adds	r0, #1
 800bf86:	d1f2      	bne.n	800bf6e <sbrk_aligned+0x22>
 800bf88:	e7ef      	b.n	800bf6a <sbrk_aligned+0x1e>
 800bf8a:	bf00      	nop
 800bf8c:	20001218 	.word	0x20001218

0800bf90 <_malloc_r>:
 800bf90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf94:	1ccd      	adds	r5, r1, #3
 800bf96:	f025 0503 	bic.w	r5, r5, #3
 800bf9a:	3508      	adds	r5, #8
 800bf9c:	2d0c      	cmp	r5, #12
 800bf9e:	bf38      	it	cc
 800bfa0:	250c      	movcc	r5, #12
 800bfa2:	2d00      	cmp	r5, #0
 800bfa4:	4606      	mov	r6, r0
 800bfa6:	db01      	blt.n	800bfac <_malloc_r+0x1c>
 800bfa8:	42a9      	cmp	r1, r5
 800bfaa:	d904      	bls.n	800bfb6 <_malloc_r+0x26>
 800bfac:	230c      	movs	r3, #12
 800bfae:	6033      	str	r3, [r6, #0]
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c08c <_malloc_r+0xfc>
 800bfba:	f000 f869 	bl	800c090 <__malloc_lock>
 800bfbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bfc2:	461c      	mov	r4, r3
 800bfc4:	bb44      	cbnz	r4, 800c018 <_malloc_r+0x88>
 800bfc6:	4629      	mov	r1, r5
 800bfc8:	4630      	mov	r0, r6
 800bfca:	f7ff ffbf 	bl	800bf4c <sbrk_aligned>
 800bfce:	1c43      	adds	r3, r0, #1
 800bfd0:	4604      	mov	r4, r0
 800bfd2:	d158      	bne.n	800c086 <_malloc_r+0xf6>
 800bfd4:	f8d8 4000 	ldr.w	r4, [r8]
 800bfd8:	4627      	mov	r7, r4
 800bfda:	2f00      	cmp	r7, #0
 800bfdc:	d143      	bne.n	800c066 <_malloc_r+0xd6>
 800bfde:	2c00      	cmp	r4, #0
 800bfe0:	d04b      	beq.n	800c07a <_malloc_r+0xea>
 800bfe2:	6823      	ldr	r3, [r4, #0]
 800bfe4:	4639      	mov	r1, r7
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	eb04 0903 	add.w	r9, r4, r3
 800bfec:	f000 fc5a 	bl	800c8a4 <_sbrk_r>
 800bff0:	4581      	cmp	r9, r0
 800bff2:	d142      	bne.n	800c07a <_malloc_r+0xea>
 800bff4:	6821      	ldr	r1, [r4, #0]
 800bff6:	1a6d      	subs	r5, r5, r1
 800bff8:	4629      	mov	r1, r5
 800bffa:	4630      	mov	r0, r6
 800bffc:	f7ff ffa6 	bl	800bf4c <sbrk_aligned>
 800c000:	3001      	adds	r0, #1
 800c002:	d03a      	beq.n	800c07a <_malloc_r+0xea>
 800c004:	6823      	ldr	r3, [r4, #0]
 800c006:	442b      	add	r3, r5
 800c008:	6023      	str	r3, [r4, #0]
 800c00a:	f8d8 3000 	ldr.w	r3, [r8]
 800c00e:	685a      	ldr	r2, [r3, #4]
 800c010:	bb62      	cbnz	r2, 800c06c <_malloc_r+0xdc>
 800c012:	f8c8 7000 	str.w	r7, [r8]
 800c016:	e00f      	b.n	800c038 <_malloc_r+0xa8>
 800c018:	6822      	ldr	r2, [r4, #0]
 800c01a:	1b52      	subs	r2, r2, r5
 800c01c:	d420      	bmi.n	800c060 <_malloc_r+0xd0>
 800c01e:	2a0b      	cmp	r2, #11
 800c020:	d917      	bls.n	800c052 <_malloc_r+0xc2>
 800c022:	1961      	adds	r1, r4, r5
 800c024:	42a3      	cmp	r3, r4
 800c026:	6025      	str	r5, [r4, #0]
 800c028:	bf18      	it	ne
 800c02a:	6059      	strne	r1, [r3, #4]
 800c02c:	6863      	ldr	r3, [r4, #4]
 800c02e:	bf08      	it	eq
 800c030:	f8c8 1000 	streq.w	r1, [r8]
 800c034:	5162      	str	r2, [r4, r5]
 800c036:	604b      	str	r3, [r1, #4]
 800c038:	4630      	mov	r0, r6
 800c03a:	f000 f82f 	bl	800c09c <__malloc_unlock>
 800c03e:	f104 000b 	add.w	r0, r4, #11
 800c042:	1d23      	adds	r3, r4, #4
 800c044:	f020 0007 	bic.w	r0, r0, #7
 800c048:	1ac2      	subs	r2, r0, r3
 800c04a:	bf1c      	itt	ne
 800c04c:	1a1b      	subne	r3, r3, r0
 800c04e:	50a3      	strne	r3, [r4, r2]
 800c050:	e7af      	b.n	800bfb2 <_malloc_r+0x22>
 800c052:	6862      	ldr	r2, [r4, #4]
 800c054:	42a3      	cmp	r3, r4
 800c056:	bf0c      	ite	eq
 800c058:	f8c8 2000 	streq.w	r2, [r8]
 800c05c:	605a      	strne	r2, [r3, #4]
 800c05e:	e7eb      	b.n	800c038 <_malloc_r+0xa8>
 800c060:	4623      	mov	r3, r4
 800c062:	6864      	ldr	r4, [r4, #4]
 800c064:	e7ae      	b.n	800bfc4 <_malloc_r+0x34>
 800c066:	463c      	mov	r4, r7
 800c068:	687f      	ldr	r7, [r7, #4]
 800c06a:	e7b6      	b.n	800bfda <_malloc_r+0x4a>
 800c06c:	461a      	mov	r2, r3
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	42a3      	cmp	r3, r4
 800c072:	d1fb      	bne.n	800c06c <_malloc_r+0xdc>
 800c074:	2300      	movs	r3, #0
 800c076:	6053      	str	r3, [r2, #4]
 800c078:	e7de      	b.n	800c038 <_malloc_r+0xa8>
 800c07a:	230c      	movs	r3, #12
 800c07c:	6033      	str	r3, [r6, #0]
 800c07e:	4630      	mov	r0, r6
 800c080:	f000 f80c 	bl	800c09c <__malloc_unlock>
 800c084:	e794      	b.n	800bfb0 <_malloc_r+0x20>
 800c086:	6005      	str	r5, [r0, #0]
 800c088:	e7d6      	b.n	800c038 <_malloc_r+0xa8>
 800c08a:	bf00      	nop
 800c08c:	2000121c 	.word	0x2000121c

0800c090 <__malloc_lock>:
 800c090:	4801      	ldr	r0, [pc, #4]	@ (800c098 <__malloc_lock+0x8>)
 800c092:	f7ff bf0e 	b.w	800beb2 <__retarget_lock_acquire_recursive>
 800c096:	bf00      	nop
 800c098:	20001214 	.word	0x20001214

0800c09c <__malloc_unlock>:
 800c09c:	4801      	ldr	r0, [pc, #4]	@ (800c0a4 <__malloc_unlock+0x8>)
 800c09e:	f7ff bf09 	b.w	800beb4 <__retarget_lock_release_recursive>
 800c0a2:	bf00      	nop
 800c0a4:	20001214 	.word	0x20001214

0800c0a8 <__sfputc_r>:
 800c0a8:	6893      	ldr	r3, [r2, #8]
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	b410      	push	{r4}
 800c0b0:	6093      	str	r3, [r2, #8]
 800c0b2:	da08      	bge.n	800c0c6 <__sfputc_r+0x1e>
 800c0b4:	6994      	ldr	r4, [r2, #24]
 800c0b6:	42a3      	cmp	r3, r4
 800c0b8:	db01      	blt.n	800c0be <__sfputc_r+0x16>
 800c0ba:	290a      	cmp	r1, #10
 800c0bc:	d103      	bne.n	800c0c6 <__sfputc_r+0x1e>
 800c0be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0c2:	f7ff bde8 	b.w	800bc96 <__swbuf_r>
 800c0c6:	6813      	ldr	r3, [r2, #0]
 800c0c8:	1c58      	adds	r0, r3, #1
 800c0ca:	6010      	str	r0, [r2, #0]
 800c0cc:	7019      	strb	r1, [r3, #0]
 800c0ce:	4608      	mov	r0, r1
 800c0d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0d4:	4770      	bx	lr

0800c0d6 <__sfputs_r>:
 800c0d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0d8:	4606      	mov	r6, r0
 800c0da:	460f      	mov	r7, r1
 800c0dc:	4614      	mov	r4, r2
 800c0de:	18d5      	adds	r5, r2, r3
 800c0e0:	42ac      	cmp	r4, r5
 800c0e2:	d101      	bne.n	800c0e8 <__sfputs_r+0x12>
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	e007      	b.n	800c0f8 <__sfputs_r+0x22>
 800c0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0ec:	463a      	mov	r2, r7
 800c0ee:	4630      	mov	r0, r6
 800c0f0:	f7ff ffda 	bl	800c0a8 <__sfputc_r>
 800c0f4:	1c43      	adds	r3, r0, #1
 800c0f6:	d1f3      	bne.n	800c0e0 <__sfputs_r+0xa>
 800c0f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c0fc <_vfiprintf_r>:
 800c0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c100:	460d      	mov	r5, r1
 800c102:	b09d      	sub	sp, #116	@ 0x74
 800c104:	4614      	mov	r4, r2
 800c106:	4698      	mov	r8, r3
 800c108:	4606      	mov	r6, r0
 800c10a:	b118      	cbz	r0, 800c114 <_vfiprintf_r+0x18>
 800c10c:	6a03      	ldr	r3, [r0, #32]
 800c10e:	b90b      	cbnz	r3, 800c114 <_vfiprintf_r+0x18>
 800c110:	f7ff fcd8 	bl	800bac4 <__sinit>
 800c114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c116:	07d9      	lsls	r1, r3, #31
 800c118:	d405      	bmi.n	800c126 <_vfiprintf_r+0x2a>
 800c11a:	89ab      	ldrh	r3, [r5, #12]
 800c11c:	059a      	lsls	r2, r3, #22
 800c11e:	d402      	bmi.n	800c126 <_vfiprintf_r+0x2a>
 800c120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c122:	f7ff fec6 	bl	800beb2 <__retarget_lock_acquire_recursive>
 800c126:	89ab      	ldrh	r3, [r5, #12]
 800c128:	071b      	lsls	r3, r3, #28
 800c12a:	d501      	bpl.n	800c130 <_vfiprintf_r+0x34>
 800c12c:	692b      	ldr	r3, [r5, #16]
 800c12e:	b99b      	cbnz	r3, 800c158 <_vfiprintf_r+0x5c>
 800c130:	4629      	mov	r1, r5
 800c132:	4630      	mov	r0, r6
 800c134:	f7ff fdee 	bl	800bd14 <__swsetup_r>
 800c138:	b170      	cbz	r0, 800c158 <_vfiprintf_r+0x5c>
 800c13a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c13c:	07dc      	lsls	r4, r3, #31
 800c13e:	d504      	bpl.n	800c14a <_vfiprintf_r+0x4e>
 800c140:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c144:	b01d      	add	sp, #116	@ 0x74
 800c146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c14a:	89ab      	ldrh	r3, [r5, #12]
 800c14c:	0598      	lsls	r0, r3, #22
 800c14e:	d4f7      	bmi.n	800c140 <_vfiprintf_r+0x44>
 800c150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c152:	f7ff feaf 	bl	800beb4 <__retarget_lock_release_recursive>
 800c156:	e7f3      	b.n	800c140 <_vfiprintf_r+0x44>
 800c158:	2300      	movs	r3, #0
 800c15a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c15c:	2320      	movs	r3, #32
 800c15e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c162:	f8cd 800c 	str.w	r8, [sp, #12]
 800c166:	2330      	movs	r3, #48	@ 0x30
 800c168:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c318 <_vfiprintf_r+0x21c>
 800c16c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c170:	f04f 0901 	mov.w	r9, #1
 800c174:	4623      	mov	r3, r4
 800c176:	469a      	mov	sl, r3
 800c178:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c17c:	b10a      	cbz	r2, 800c182 <_vfiprintf_r+0x86>
 800c17e:	2a25      	cmp	r2, #37	@ 0x25
 800c180:	d1f9      	bne.n	800c176 <_vfiprintf_r+0x7a>
 800c182:	ebba 0b04 	subs.w	fp, sl, r4
 800c186:	d00b      	beq.n	800c1a0 <_vfiprintf_r+0xa4>
 800c188:	465b      	mov	r3, fp
 800c18a:	4622      	mov	r2, r4
 800c18c:	4629      	mov	r1, r5
 800c18e:	4630      	mov	r0, r6
 800c190:	f7ff ffa1 	bl	800c0d6 <__sfputs_r>
 800c194:	3001      	adds	r0, #1
 800c196:	f000 80a7 	beq.w	800c2e8 <_vfiprintf_r+0x1ec>
 800c19a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c19c:	445a      	add	r2, fp
 800c19e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	f000 809f 	beq.w	800c2e8 <_vfiprintf_r+0x1ec>
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c1b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1b4:	f10a 0a01 	add.w	sl, sl, #1
 800c1b8:	9304      	str	r3, [sp, #16]
 800c1ba:	9307      	str	r3, [sp, #28]
 800c1bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1c2:	4654      	mov	r4, sl
 800c1c4:	2205      	movs	r2, #5
 800c1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1ca:	4853      	ldr	r0, [pc, #332]	@ (800c318 <_vfiprintf_r+0x21c>)
 800c1cc:	f7f4 f810 	bl	80001f0 <memchr>
 800c1d0:	9a04      	ldr	r2, [sp, #16]
 800c1d2:	b9d8      	cbnz	r0, 800c20c <_vfiprintf_r+0x110>
 800c1d4:	06d1      	lsls	r1, r2, #27
 800c1d6:	bf44      	itt	mi
 800c1d8:	2320      	movmi	r3, #32
 800c1da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1de:	0713      	lsls	r3, r2, #28
 800c1e0:	bf44      	itt	mi
 800c1e2:	232b      	movmi	r3, #43	@ 0x2b
 800c1e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1e8:	f89a 3000 	ldrb.w	r3, [sl]
 800c1ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1ee:	d015      	beq.n	800c21c <_vfiprintf_r+0x120>
 800c1f0:	9a07      	ldr	r2, [sp, #28]
 800c1f2:	4654      	mov	r4, sl
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	f04f 0c0a 	mov.w	ip, #10
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c200:	3b30      	subs	r3, #48	@ 0x30
 800c202:	2b09      	cmp	r3, #9
 800c204:	d94b      	bls.n	800c29e <_vfiprintf_r+0x1a2>
 800c206:	b1b0      	cbz	r0, 800c236 <_vfiprintf_r+0x13a>
 800c208:	9207      	str	r2, [sp, #28]
 800c20a:	e014      	b.n	800c236 <_vfiprintf_r+0x13a>
 800c20c:	eba0 0308 	sub.w	r3, r0, r8
 800c210:	fa09 f303 	lsl.w	r3, r9, r3
 800c214:	4313      	orrs	r3, r2
 800c216:	9304      	str	r3, [sp, #16]
 800c218:	46a2      	mov	sl, r4
 800c21a:	e7d2      	b.n	800c1c2 <_vfiprintf_r+0xc6>
 800c21c:	9b03      	ldr	r3, [sp, #12]
 800c21e:	1d19      	adds	r1, r3, #4
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	9103      	str	r1, [sp, #12]
 800c224:	2b00      	cmp	r3, #0
 800c226:	bfbb      	ittet	lt
 800c228:	425b      	neglt	r3, r3
 800c22a:	f042 0202 	orrlt.w	r2, r2, #2
 800c22e:	9307      	strge	r3, [sp, #28]
 800c230:	9307      	strlt	r3, [sp, #28]
 800c232:	bfb8      	it	lt
 800c234:	9204      	strlt	r2, [sp, #16]
 800c236:	7823      	ldrb	r3, [r4, #0]
 800c238:	2b2e      	cmp	r3, #46	@ 0x2e
 800c23a:	d10a      	bne.n	800c252 <_vfiprintf_r+0x156>
 800c23c:	7863      	ldrb	r3, [r4, #1]
 800c23e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c240:	d132      	bne.n	800c2a8 <_vfiprintf_r+0x1ac>
 800c242:	9b03      	ldr	r3, [sp, #12]
 800c244:	1d1a      	adds	r2, r3, #4
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	9203      	str	r2, [sp, #12]
 800c24a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c24e:	3402      	adds	r4, #2
 800c250:	9305      	str	r3, [sp, #20]
 800c252:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c328 <_vfiprintf_r+0x22c>
 800c256:	7821      	ldrb	r1, [r4, #0]
 800c258:	2203      	movs	r2, #3
 800c25a:	4650      	mov	r0, sl
 800c25c:	f7f3 ffc8 	bl	80001f0 <memchr>
 800c260:	b138      	cbz	r0, 800c272 <_vfiprintf_r+0x176>
 800c262:	9b04      	ldr	r3, [sp, #16]
 800c264:	eba0 000a 	sub.w	r0, r0, sl
 800c268:	2240      	movs	r2, #64	@ 0x40
 800c26a:	4082      	lsls	r2, r0
 800c26c:	4313      	orrs	r3, r2
 800c26e:	3401      	adds	r4, #1
 800c270:	9304      	str	r3, [sp, #16]
 800c272:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c276:	4829      	ldr	r0, [pc, #164]	@ (800c31c <_vfiprintf_r+0x220>)
 800c278:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c27c:	2206      	movs	r2, #6
 800c27e:	f7f3 ffb7 	bl	80001f0 <memchr>
 800c282:	2800      	cmp	r0, #0
 800c284:	d03f      	beq.n	800c306 <_vfiprintf_r+0x20a>
 800c286:	4b26      	ldr	r3, [pc, #152]	@ (800c320 <_vfiprintf_r+0x224>)
 800c288:	bb1b      	cbnz	r3, 800c2d2 <_vfiprintf_r+0x1d6>
 800c28a:	9b03      	ldr	r3, [sp, #12]
 800c28c:	3307      	adds	r3, #7
 800c28e:	f023 0307 	bic.w	r3, r3, #7
 800c292:	3308      	adds	r3, #8
 800c294:	9303      	str	r3, [sp, #12]
 800c296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c298:	443b      	add	r3, r7
 800c29a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c29c:	e76a      	b.n	800c174 <_vfiprintf_r+0x78>
 800c29e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2a2:	460c      	mov	r4, r1
 800c2a4:	2001      	movs	r0, #1
 800c2a6:	e7a8      	b.n	800c1fa <_vfiprintf_r+0xfe>
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	3401      	adds	r4, #1
 800c2ac:	9305      	str	r3, [sp, #20]
 800c2ae:	4619      	mov	r1, r3
 800c2b0:	f04f 0c0a 	mov.w	ip, #10
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2ba:	3a30      	subs	r2, #48	@ 0x30
 800c2bc:	2a09      	cmp	r2, #9
 800c2be:	d903      	bls.n	800c2c8 <_vfiprintf_r+0x1cc>
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d0c6      	beq.n	800c252 <_vfiprintf_r+0x156>
 800c2c4:	9105      	str	r1, [sp, #20]
 800c2c6:	e7c4      	b.n	800c252 <_vfiprintf_r+0x156>
 800c2c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2cc:	4604      	mov	r4, r0
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e7f0      	b.n	800c2b4 <_vfiprintf_r+0x1b8>
 800c2d2:	ab03      	add	r3, sp, #12
 800c2d4:	9300      	str	r3, [sp, #0]
 800c2d6:	462a      	mov	r2, r5
 800c2d8:	4b12      	ldr	r3, [pc, #72]	@ (800c324 <_vfiprintf_r+0x228>)
 800c2da:	a904      	add	r1, sp, #16
 800c2dc:	4630      	mov	r0, r6
 800c2de:	f3af 8000 	nop.w
 800c2e2:	4607      	mov	r7, r0
 800c2e4:	1c78      	adds	r0, r7, #1
 800c2e6:	d1d6      	bne.n	800c296 <_vfiprintf_r+0x19a>
 800c2e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2ea:	07d9      	lsls	r1, r3, #31
 800c2ec:	d405      	bmi.n	800c2fa <_vfiprintf_r+0x1fe>
 800c2ee:	89ab      	ldrh	r3, [r5, #12]
 800c2f0:	059a      	lsls	r2, r3, #22
 800c2f2:	d402      	bmi.n	800c2fa <_vfiprintf_r+0x1fe>
 800c2f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2f6:	f7ff fddd 	bl	800beb4 <__retarget_lock_release_recursive>
 800c2fa:	89ab      	ldrh	r3, [r5, #12]
 800c2fc:	065b      	lsls	r3, r3, #25
 800c2fe:	f53f af1f 	bmi.w	800c140 <_vfiprintf_r+0x44>
 800c302:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c304:	e71e      	b.n	800c144 <_vfiprintf_r+0x48>
 800c306:	ab03      	add	r3, sp, #12
 800c308:	9300      	str	r3, [sp, #0]
 800c30a:	462a      	mov	r2, r5
 800c30c:	4b05      	ldr	r3, [pc, #20]	@ (800c324 <_vfiprintf_r+0x228>)
 800c30e:	a904      	add	r1, sp, #16
 800c310:	4630      	mov	r0, r6
 800c312:	f000 f879 	bl	800c408 <_printf_i>
 800c316:	e7e4      	b.n	800c2e2 <_vfiprintf_r+0x1e6>
 800c318:	0800ce74 	.word	0x0800ce74
 800c31c:	0800ce7e 	.word	0x0800ce7e
 800c320:	00000000 	.word	0x00000000
 800c324:	0800c0d7 	.word	0x0800c0d7
 800c328:	0800ce7a 	.word	0x0800ce7a

0800c32c <_printf_common>:
 800c32c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c330:	4616      	mov	r6, r2
 800c332:	4698      	mov	r8, r3
 800c334:	688a      	ldr	r2, [r1, #8]
 800c336:	690b      	ldr	r3, [r1, #16]
 800c338:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c33c:	4293      	cmp	r3, r2
 800c33e:	bfb8      	it	lt
 800c340:	4613      	movlt	r3, r2
 800c342:	6033      	str	r3, [r6, #0]
 800c344:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c348:	4607      	mov	r7, r0
 800c34a:	460c      	mov	r4, r1
 800c34c:	b10a      	cbz	r2, 800c352 <_printf_common+0x26>
 800c34e:	3301      	adds	r3, #1
 800c350:	6033      	str	r3, [r6, #0]
 800c352:	6823      	ldr	r3, [r4, #0]
 800c354:	0699      	lsls	r1, r3, #26
 800c356:	bf42      	ittt	mi
 800c358:	6833      	ldrmi	r3, [r6, #0]
 800c35a:	3302      	addmi	r3, #2
 800c35c:	6033      	strmi	r3, [r6, #0]
 800c35e:	6825      	ldr	r5, [r4, #0]
 800c360:	f015 0506 	ands.w	r5, r5, #6
 800c364:	d106      	bne.n	800c374 <_printf_common+0x48>
 800c366:	f104 0a19 	add.w	sl, r4, #25
 800c36a:	68e3      	ldr	r3, [r4, #12]
 800c36c:	6832      	ldr	r2, [r6, #0]
 800c36e:	1a9b      	subs	r3, r3, r2
 800c370:	42ab      	cmp	r3, r5
 800c372:	dc26      	bgt.n	800c3c2 <_printf_common+0x96>
 800c374:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c378:	6822      	ldr	r2, [r4, #0]
 800c37a:	3b00      	subs	r3, #0
 800c37c:	bf18      	it	ne
 800c37e:	2301      	movne	r3, #1
 800c380:	0692      	lsls	r2, r2, #26
 800c382:	d42b      	bmi.n	800c3dc <_printf_common+0xb0>
 800c384:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c388:	4641      	mov	r1, r8
 800c38a:	4638      	mov	r0, r7
 800c38c:	47c8      	blx	r9
 800c38e:	3001      	adds	r0, #1
 800c390:	d01e      	beq.n	800c3d0 <_printf_common+0xa4>
 800c392:	6823      	ldr	r3, [r4, #0]
 800c394:	6922      	ldr	r2, [r4, #16]
 800c396:	f003 0306 	and.w	r3, r3, #6
 800c39a:	2b04      	cmp	r3, #4
 800c39c:	bf02      	ittt	eq
 800c39e:	68e5      	ldreq	r5, [r4, #12]
 800c3a0:	6833      	ldreq	r3, [r6, #0]
 800c3a2:	1aed      	subeq	r5, r5, r3
 800c3a4:	68a3      	ldr	r3, [r4, #8]
 800c3a6:	bf0c      	ite	eq
 800c3a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3ac:	2500      	movne	r5, #0
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	bfc4      	itt	gt
 800c3b2:	1a9b      	subgt	r3, r3, r2
 800c3b4:	18ed      	addgt	r5, r5, r3
 800c3b6:	2600      	movs	r6, #0
 800c3b8:	341a      	adds	r4, #26
 800c3ba:	42b5      	cmp	r5, r6
 800c3bc:	d11a      	bne.n	800c3f4 <_printf_common+0xc8>
 800c3be:	2000      	movs	r0, #0
 800c3c0:	e008      	b.n	800c3d4 <_printf_common+0xa8>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	4652      	mov	r2, sl
 800c3c6:	4641      	mov	r1, r8
 800c3c8:	4638      	mov	r0, r7
 800c3ca:	47c8      	blx	r9
 800c3cc:	3001      	adds	r0, #1
 800c3ce:	d103      	bne.n	800c3d8 <_printf_common+0xac>
 800c3d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3d8:	3501      	adds	r5, #1
 800c3da:	e7c6      	b.n	800c36a <_printf_common+0x3e>
 800c3dc:	18e1      	adds	r1, r4, r3
 800c3de:	1c5a      	adds	r2, r3, #1
 800c3e0:	2030      	movs	r0, #48	@ 0x30
 800c3e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c3e6:	4422      	add	r2, r4
 800c3e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c3ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c3f0:	3302      	adds	r3, #2
 800c3f2:	e7c7      	b.n	800c384 <_printf_common+0x58>
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	4622      	mov	r2, r4
 800c3f8:	4641      	mov	r1, r8
 800c3fa:	4638      	mov	r0, r7
 800c3fc:	47c8      	blx	r9
 800c3fe:	3001      	adds	r0, #1
 800c400:	d0e6      	beq.n	800c3d0 <_printf_common+0xa4>
 800c402:	3601      	adds	r6, #1
 800c404:	e7d9      	b.n	800c3ba <_printf_common+0x8e>
	...

0800c408 <_printf_i>:
 800c408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c40c:	7e0f      	ldrb	r7, [r1, #24]
 800c40e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c410:	2f78      	cmp	r7, #120	@ 0x78
 800c412:	4691      	mov	r9, r2
 800c414:	4680      	mov	r8, r0
 800c416:	460c      	mov	r4, r1
 800c418:	469a      	mov	sl, r3
 800c41a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c41e:	d807      	bhi.n	800c430 <_printf_i+0x28>
 800c420:	2f62      	cmp	r7, #98	@ 0x62
 800c422:	d80a      	bhi.n	800c43a <_printf_i+0x32>
 800c424:	2f00      	cmp	r7, #0
 800c426:	f000 80d1 	beq.w	800c5cc <_printf_i+0x1c4>
 800c42a:	2f58      	cmp	r7, #88	@ 0x58
 800c42c:	f000 80b8 	beq.w	800c5a0 <_printf_i+0x198>
 800c430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c434:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c438:	e03a      	b.n	800c4b0 <_printf_i+0xa8>
 800c43a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c43e:	2b15      	cmp	r3, #21
 800c440:	d8f6      	bhi.n	800c430 <_printf_i+0x28>
 800c442:	a101      	add	r1, pc, #4	@ (adr r1, 800c448 <_printf_i+0x40>)
 800c444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c448:	0800c4a1 	.word	0x0800c4a1
 800c44c:	0800c4b5 	.word	0x0800c4b5
 800c450:	0800c431 	.word	0x0800c431
 800c454:	0800c431 	.word	0x0800c431
 800c458:	0800c431 	.word	0x0800c431
 800c45c:	0800c431 	.word	0x0800c431
 800c460:	0800c4b5 	.word	0x0800c4b5
 800c464:	0800c431 	.word	0x0800c431
 800c468:	0800c431 	.word	0x0800c431
 800c46c:	0800c431 	.word	0x0800c431
 800c470:	0800c431 	.word	0x0800c431
 800c474:	0800c5b3 	.word	0x0800c5b3
 800c478:	0800c4df 	.word	0x0800c4df
 800c47c:	0800c56d 	.word	0x0800c56d
 800c480:	0800c431 	.word	0x0800c431
 800c484:	0800c431 	.word	0x0800c431
 800c488:	0800c5d5 	.word	0x0800c5d5
 800c48c:	0800c431 	.word	0x0800c431
 800c490:	0800c4df 	.word	0x0800c4df
 800c494:	0800c431 	.word	0x0800c431
 800c498:	0800c431 	.word	0x0800c431
 800c49c:	0800c575 	.word	0x0800c575
 800c4a0:	6833      	ldr	r3, [r6, #0]
 800c4a2:	1d1a      	adds	r2, r3, #4
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	6032      	str	r2, [r6, #0]
 800c4a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c4ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e09c      	b.n	800c5ee <_printf_i+0x1e6>
 800c4b4:	6833      	ldr	r3, [r6, #0]
 800c4b6:	6820      	ldr	r0, [r4, #0]
 800c4b8:	1d19      	adds	r1, r3, #4
 800c4ba:	6031      	str	r1, [r6, #0]
 800c4bc:	0606      	lsls	r6, r0, #24
 800c4be:	d501      	bpl.n	800c4c4 <_printf_i+0xbc>
 800c4c0:	681d      	ldr	r5, [r3, #0]
 800c4c2:	e003      	b.n	800c4cc <_printf_i+0xc4>
 800c4c4:	0645      	lsls	r5, r0, #25
 800c4c6:	d5fb      	bpl.n	800c4c0 <_printf_i+0xb8>
 800c4c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c4cc:	2d00      	cmp	r5, #0
 800c4ce:	da03      	bge.n	800c4d8 <_printf_i+0xd0>
 800c4d0:	232d      	movs	r3, #45	@ 0x2d
 800c4d2:	426d      	negs	r5, r5
 800c4d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4d8:	4858      	ldr	r0, [pc, #352]	@ (800c63c <_printf_i+0x234>)
 800c4da:	230a      	movs	r3, #10
 800c4dc:	e011      	b.n	800c502 <_printf_i+0xfa>
 800c4de:	6821      	ldr	r1, [r4, #0]
 800c4e0:	6833      	ldr	r3, [r6, #0]
 800c4e2:	0608      	lsls	r0, r1, #24
 800c4e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c4e8:	d402      	bmi.n	800c4f0 <_printf_i+0xe8>
 800c4ea:	0649      	lsls	r1, r1, #25
 800c4ec:	bf48      	it	mi
 800c4ee:	b2ad      	uxthmi	r5, r5
 800c4f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c4f2:	4852      	ldr	r0, [pc, #328]	@ (800c63c <_printf_i+0x234>)
 800c4f4:	6033      	str	r3, [r6, #0]
 800c4f6:	bf14      	ite	ne
 800c4f8:	230a      	movne	r3, #10
 800c4fa:	2308      	moveq	r3, #8
 800c4fc:	2100      	movs	r1, #0
 800c4fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c502:	6866      	ldr	r6, [r4, #4]
 800c504:	60a6      	str	r6, [r4, #8]
 800c506:	2e00      	cmp	r6, #0
 800c508:	db05      	blt.n	800c516 <_printf_i+0x10e>
 800c50a:	6821      	ldr	r1, [r4, #0]
 800c50c:	432e      	orrs	r6, r5
 800c50e:	f021 0104 	bic.w	r1, r1, #4
 800c512:	6021      	str	r1, [r4, #0]
 800c514:	d04b      	beq.n	800c5ae <_printf_i+0x1a6>
 800c516:	4616      	mov	r6, r2
 800c518:	fbb5 f1f3 	udiv	r1, r5, r3
 800c51c:	fb03 5711 	mls	r7, r3, r1, r5
 800c520:	5dc7      	ldrb	r7, [r0, r7]
 800c522:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c526:	462f      	mov	r7, r5
 800c528:	42bb      	cmp	r3, r7
 800c52a:	460d      	mov	r5, r1
 800c52c:	d9f4      	bls.n	800c518 <_printf_i+0x110>
 800c52e:	2b08      	cmp	r3, #8
 800c530:	d10b      	bne.n	800c54a <_printf_i+0x142>
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	07df      	lsls	r7, r3, #31
 800c536:	d508      	bpl.n	800c54a <_printf_i+0x142>
 800c538:	6923      	ldr	r3, [r4, #16]
 800c53a:	6861      	ldr	r1, [r4, #4]
 800c53c:	4299      	cmp	r1, r3
 800c53e:	bfde      	ittt	le
 800c540:	2330      	movle	r3, #48	@ 0x30
 800c542:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c546:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c54a:	1b92      	subs	r2, r2, r6
 800c54c:	6122      	str	r2, [r4, #16]
 800c54e:	f8cd a000 	str.w	sl, [sp]
 800c552:	464b      	mov	r3, r9
 800c554:	aa03      	add	r2, sp, #12
 800c556:	4621      	mov	r1, r4
 800c558:	4640      	mov	r0, r8
 800c55a:	f7ff fee7 	bl	800c32c <_printf_common>
 800c55e:	3001      	adds	r0, #1
 800c560:	d14a      	bne.n	800c5f8 <_printf_i+0x1f0>
 800c562:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c566:	b004      	add	sp, #16
 800c568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	f043 0320 	orr.w	r3, r3, #32
 800c572:	6023      	str	r3, [r4, #0]
 800c574:	4832      	ldr	r0, [pc, #200]	@ (800c640 <_printf_i+0x238>)
 800c576:	2778      	movs	r7, #120	@ 0x78
 800c578:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c57c:	6823      	ldr	r3, [r4, #0]
 800c57e:	6831      	ldr	r1, [r6, #0]
 800c580:	061f      	lsls	r7, r3, #24
 800c582:	f851 5b04 	ldr.w	r5, [r1], #4
 800c586:	d402      	bmi.n	800c58e <_printf_i+0x186>
 800c588:	065f      	lsls	r7, r3, #25
 800c58a:	bf48      	it	mi
 800c58c:	b2ad      	uxthmi	r5, r5
 800c58e:	6031      	str	r1, [r6, #0]
 800c590:	07d9      	lsls	r1, r3, #31
 800c592:	bf44      	itt	mi
 800c594:	f043 0320 	orrmi.w	r3, r3, #32
 800c598:	6023      	strmi	r3, [r4, #0]
 800c59a:	b11d      	cbz	r5, 800c5a4 <_printf_i+0x19c>
 800c59c:	2310      	movs	r3, #16
 800c59e:	e7ad      	b.n	800c4fc <_printf_i+0xf4>
 800c5a0:	4826      	ldr	r0, [pc, #152]	@ (800c63c <_printf_i+0x234>)
 800c5a2:	e7e9      	b.n	800c578 <_printf_i+0x170>
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	f023 0320 	bic.w	r3, r3, #32
 800c5aa:	6023      	str	r3, [r4, #0]
 800c5ac:	e7f6      	b.n	800c59c <_printf_i+0x194>
 800c5ae:	4616      	mov	r6, r2
 800c5b0:	e7bd      	b.n	800c52e <_printf_i+0x126>
 800c5b2:	6833      	ldr	r3, [r6, #0]
 800c5b4:	6825      	ldr	r5, [r4, #0]
 800c5b6:	6961      	ldr	r1, [r4, #20]
 800c5b8:	1d18      	adds	r0, r3, #4
 800c5ba:	6030      	str	r0, [r6, #0]
 800c5bc:	062e      	lsls	r6, r5, #24
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	d501      	bpl.n	800c5c6 <_printf_i+0x1be>
 800c5c2:	6019      	str	r1, [r3, #0]
 800c5c4:	e002      	b.n	800c5cc <_printf_i+0x1c4>
 800c5c6:	0668      	lsls	r0, r5, #25
 800c5c8:	d5fb      	bpl.n	800c5c2 <_printf_i+0x1ba>
 800c5ca:	8019      	strh	r1, [r3, #0]
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	6123      	str	r3, [r4, #16]
 800c5d0:	4616      	mov	r6, r2
 800c5d2:	e7bc      	b.n	800c54e <_printf_i+0x146>
 800c5d4:	6833      	ldr	r3, [r6, #0]
 800c5d6:	1d1a      	adds	r2, r3, #4
 800c5d8:	6032      	str	r2, [r6, #0]
 800c5da:	681e      	ldr	r6, [r3, #0]
 800c5dc:	6862      	ldr	r2, [r4, #4]
 800c5de:	2100      	movs	r1, #0
 800c5e0:	4630      	mov	r0, r6
 800c5e2:	f7f3 fe05 	bl	80001f0 <memchr>
 800c5e6:	b108      	cbz	r0, 800c5ec <_printf_i+0x1e4>
 800c5e8:	1b80      	subs	r0, r0, r6
 800c5ea:	6060      	str	r0, [r4, #4]
 800c5ec:	6863      	ldr	r3, [r4, #4]
 800c5ee:	6123      	str	r3, [r4, #16]
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5f6:	e7aa      	b.n	800c54e <_printf_i+0x146>
 800c5f8:	6923      	ldr	r3, [r4, #16]
 800c5fa:	4632      	mov	r2, r6
 800c5fc:	4649      	mov	r1, r9
 800c5fe:	4640      	mov	r0, r8
 800c600:	47d0      	blx	sl
 800c602:	3001      	adds	r0, #1
 800c604:	d0ad      	beq.n	800c562 <_printf_i+0x15a>
 800c606:	6823      	ldr	r3, [r4, #0]
 800c608:	079b      	lsls	r3, r3, #30
 800c60a:	d413      	bmi.n	800c634 <_printf_i+0x22c>
 800c60c:	68e0      	ldr	r0, [r4, #12]
 800c60e:	9b03      	ldr	r3, [sp, #12]
 800c610:	4298      	cmp	r0, r3
 800c612:	bfb8      	it	lt
 800c614:	4618      	movlt	r0, r3
 800c616:	e7a6      	b.n	800c566 <_printf_i+0x15e>
 800c618:	2301      	movs	r3, #1
 800c61a:	4632      	mov	r2, r6
 800c61c:	4649      	mov	r1, r9
 800c61e:	4640      	mov	r0, r8
 800c620:	47d0      	blx	sl
 800c622:	3001      	adds	r0, #1
 800c624:	d09d      	beq.n	800c562 <_printf_i+0x15a>
 800c626:	3501      	adds	r5, #1
 800c628:	68e3      	ldr	r3, [r4, #12]
 800c62a:	9903      	ldr	r1, [sp, #12]
 800c62c:	1a5b      	subs	r3, r3, r1
 800c62e:	42ab      	cmp	r3, r5
 800c630:	dcf2      	bgt.n	800c618 <_printf_i+0x210>
 800c632:	e7eb      	b.n	800c60c <_printf_i+0x204>
 800c634:	2500      	movs	r5, #0
 800c636:	f104 0619 	add.w	r6, r4, #25
 800c63a:	e7f5      	b.n	800c628 <_printf_i+0x220>
 800c63c:	0800ce85 	.word	0x0800ce85
 800c640:	0800ce96 	.word	0x0800ce96

0800c644 <__sflush_r>:
 800c644:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c64c:	0716      	lsls	r6, r2, #28
 800c64e:	4605      	mov	r5, r0
 800c650:	460c      	mov	r4, r1
 800c652:	d454      	bmi.n	800c6fe <__sflush_r+0xba>
 800c654:	684b      	ldr	r3, [r1, #4]
 800c656:	2b00      	cmp	r3, #0
 800c658:	dc02      	bgt.n	800c660 <__sflush_r+0x1c>
 800c65a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	dd48      	ble.n	800c6f2 <__sflush_r+0xae>
 800c660:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c662:	2e00      	cmp	r6, #0
 800c664:	d045      	beq.n	800c6f2 <__sflush_r+0xae>
 800c666:	2300      	movs	r3, #0
 800c668:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c66c:	682f      	ldr	r7, [r5, #0]
 800c66e:	6a21      	ldr	r1, [r4, #32]
 800c670:	602b      	str	r3, [r5, #0]
 800c672:	d030      	beq.n	800c6d6 <__sflush_r+0x92>
 800c674:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c676:	89a3      	ldrh	r3, [r4, #12]
 800c678:	0759      	lsls	r1, r3, #29
 800c67a:	d505      	bpl.n	800c688 <__sflush_r+0x44>
 800c67c:	6863      	ldr	r3, [r4, #4]
 800c67e:	1ad2      	subs	r2, r2, r3
 800c680:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c682:	b10b      	cbz	r3, 800c688 <__sflush_r+0x44>
 800c684:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c686:	1ad2      	subs	r2, r2, r3
 800c688:	2300      	movs	r3, #0
 800c68a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c68c:	6a21      	ldr	r1, [r4, #32]
 800c68e:	4628      	mov	r0, r5
 800c690:	47b0      	blx	r6
 800c692:	1c43      	adds	r3, r0, #1
 800c694:	89a3      	ldrh	r3, [r4, #12]
 800c696:	d106      	bne.n	800c6a6 <__sflush_r+0x62>
 800c698:	6829      	ldr	r1, [r5, #0]
 800c69a:	291d      	cmp	r1, #29
 800c69c:	d82b      	bhi.n	800c6f6 <__sflush_r+0xb2>
 800c69e:	4a2a      	ldr	r2, [pc, #168]	@ (800c748 <__sflush_r+0x104>)
 800c6a0:	40ca      	lsrs	r2, r1
 800c6a2:	07d6      	lsls	r6, r2, #31
 800c6a4:	d527      	bpl.n	800c6f6 <__sflush_r+0xb2>
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	6062      	str	r2, [r4, #4]
 800c6aa:	04d9      	lsls	r1, r3, #19
 800c6ac:	6922      	ldr	r2, [r4, #16]
 800c6ae:	6022      	str	r2, [r4, #0]
 800c6b0:	d504      	bpl.n	800c6bc <__sflush_r+0x78>
 800c6b2:	1c42      	adds	r2, r0, #1
 800c6b4:	d101      	bne.n	800c6ba <__sflush_r+0x76>
 800c6b6:	682b      	ldr	r3, [r5, #0]
 800c6b8:	b903      	cbnz	r3, 800c6bc <__sflush_r+0x78>
 800c6ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6be:	602f      	str	r7, [r5, #0]
 800c6c0:	b1b9      	cbz	r1, 800c6f2 <__sflush_r+0xae>
 800c6c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c6c6:	4299      	cmp	r1, r3
 800c6c8:	d002      	beq.n	800c6d0 <__sflush_r+0x8c>
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	f7ff fbf4 	bl	800beb8 <_free_r>
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c6d4:	e00d      	b.n	800c6f2 <__sflush_r+0xae>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	4628      	mov	r0, r5
 800c6da:	47b0      	blx	r6
 800c6dc:	4602      	mov	r2, r0
 800c6de:	1c50      	adds	r0, r2, #1
 800c6e0:	d1c9      	bne.n	800c676 <__sflush_r+0x32>
 800c6e2:	682b      	ldr	r3, [r5, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d0c6      	beq.n	800c676 <__sflush_r+0x32>
 800c6e8:	2b1d      	cmp	r3, #29
 800c6ea:	d001      	beq.n	800c6f0 <__sflush_r+0xac>
 800c6ec:	2b16      	cmp	r3, #22
 800c6ee:	d11e      	bne.n	800c72e <__sflush_r+0xea>
 800c6f0:	602f      	str	r7, [r5, #0]
 800c6f2:	2000      	movs	r0, #0
 800c6f4:	e022      	b.n	800c73c <__sflush_r+0xf8>
 800c6f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6fa:	b21b      	sxth	r3, r3
 800c6fc:	e01b      	b.n	800c736 <__sflush_r+0xf2>
 800c6fe:	690f      	ldr	r7, [r1, #16]
 800c700:	2f00      	cmp	r7, #0
 800c702:	d0f6      	beq.n	800c6f2 <__sflush_r+0xae>
 800c704:	0793      	lsls	r3, r2, #30
 800c706:	680e      	ldr	r6, [r1, #0]
 800c708:	bf08      	it	eq
 800c70a:	694b      	ldreq	r3, [r1, #20]
 800c70c:	600f      	str	r7, [r1, #0]
 800c70e:	bf18      	it	ne
 800c710:	2300      	movne	r3, #0
 800c712:	eba6 0807 	sub.w	r8, r6, r7
 800c716:	608b      	str	r3, [r1, #8]
 800c718:	f1b8 0f00 	cmp.w	r8, #0
 800c71c:	dde9      	ble.n	800c6f2 <__sflush_r+0xae>
 800c71e:	6a21      	ldr	r1, [r4, #32]
 800c720:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c722:	4643      	mov	r3, r8
 800c724:	463a      	mov	r2, r7
 800c726:	4628      	mov	r0, r5
 800c728:	47b0      	blx	r6
 800c72a:	2800      	cmp	r0, #0
 800c72c:	dc08      	bgt.n	800c740 <__sflush_r+0xfc>
 800c72e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c736:	81a3      	strh	r3, [r4, #12]
 800c738:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c740:	4407      	add	r7, r0
 800c742:	eba8 0800 	sub.w	r8, r8, r0
 800c746:	e7e7      	b.n	800c718 <__sflush_r+0xd4>
 800c748:	20400001 	.word	0x20400001

0800c74c <_fflush_r>:
 800c74c:	b538      	push	{r3, r4, r5, lr}
 800c74e:	690b      	ldr	r3, [r1, #16]
 800c750:	4605      	mov	r5, r0
 800c752:	460c      	mov	r4, r1
 800c754:	b913      	cbnz	r3, 800c75c <_fflush_r+0x10>
 800c756:	2500      	movs	r5, #0
 800c758:	4628      	mov	r0, r5
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	b118      	cbz	r0, 800c766 <_fflush_r+0x1a>
 800c75e:	6a03      	ldr	r3, [r0, #32]
 800c760:	b90b      	cbnz	r3, 800c766 <_fflush_r+0x1a>
 800c762:	f7ff f9af 	bl	800bac4 <__sinit>
 800c766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d0f3      	beq.n	800c756 <_fflush_r+0xa>
 800c76e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c770:	07d0      	lsls	r0, r2, #31
 800c772:	d404      	bmi.n	800c77e <_fflush_r+0x32>
 800c774:	0599      	lsls	r1, r3, #22
 800c776:	d402      	bmi.n	800c77e <_fflush_r+0x32>
 800c778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c77a:	f7ff fb9a 	bl	800beb2 <__retarget_lock_acquire_recursive>
 800c77e:	4628      	mov	r0, r5
 800c780:	4621      	mov	r1, r4
 800c782:	f7ff ff5f 	bl	800c644 <__sflush_r>
 800c786:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c788:	07da      	lsls	r2, r3, #31
 800c78a:	4605      	mov	r5, r0
 800c78c:	d4e4      	bmi.n	800c758 <_fflush_r+0xc>
 800c78e:	89a3      	ldrh	r3, [r4, #12]
 800c790:	059b      	lsls	r3, r3, #22
 800c792:	d4e1      	bmi.n	800c758 <_fflush_r+0xc>
 800c794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c796:	f7ff fb8d 	bl	800beb4 <__retarget_lock_release_recursive>
 800c79a:	e7dd      	b.n	800c758 <_fflush_r+0xc>

0800c79c <__swhatbuf_r>:
 800c79c:	b570      	push	{r4, r5, r6, lr}
 800c79e:	460c      	mov	r4, r1
 800c7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a4:	2900      	cmp	r1, #0
 800c7a6:	b096      	sub	sp, #88	@ 0x58
 800c7a8:	4615      	mov	r5, r2
 800c7aa:	461e      	mov	r6, r3
 800c7ac:	da0d      	bge.n	800c7ca <__swhatbuf_r+0x2e>
 800c7ae:	89a3      	ldrh	r3, [r4, #12]
 800c7b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c7b4:	f04f 0100 	mov.w	r1, #0
 800c7b8:	bf14      	ite	ne
 800c7ba:	2340      	movne	r3, #64	@ 0x40
 800c7bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	6031      	str	r1, [r6, #0]
 800c7c4:	602b      	str	r3, [r5, #0]
 800c7c6:	b016      	add	sp, #88	@ 0x58
 800c7c8:	bd70      	pop	{r4, r5, r6, pc}
 800c7ca:	466a      	mov	r2, sp
 800c7cc:	f000 f848 	bl	800c860 <_fstat_r>
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	dbec      	blt.n	800c7ae <__swhatbuf_r+0x12>
 800c7d4:	9901      	ldr	r1, [sp, #4]
 800c7d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c7da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c7de:	4259      	negs	r1, r3
 800c7e0:	4159      	adcs	r1, r3
 800c7e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7e6:	e7eb      	b.n	800c7c0 <__swhatbuf_r+0x24>

0800c7e8 <__smakebuf_r>:
 800c7e8:	898b      	ldrh	r3, [r1, #12]
 800c7ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7ec:	079d      	lsls	r5, r3, #30
 800c7ee:	4606      	mov	r6, r0
 800c7f0:	460c      	mov	r4, r1
 800c7f2:	d507      	bpl.n	800c804 <__smakebuf_r+0x1c>
 800c7f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	6123      	str	r3, [r4, #16]
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	6163      	str	r3, [r4, #20]
 800c800:	b003      	add	sp, #12
 800c802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c804:	ab01      	add	r3, sp, #4
 800c806:	466a      	mov	r2, sp
 800c808:	f7ff ffc8 	bl	800c79c <__swhatbuf_r>
 800c80c:	9f00      	ldr	r7, [sp, #0]
 800c80e:	4605      	mov	r5, r0
 800c810:	4639      	mov	r1, r7
 800c812:	4630      	mov	r0, r6
 800c814:	f7ff fbbc 	bl	800bf90 <_malloc_r>
 800c818:	b948      	cbnz	r0, 800c82e <__smakebuf_r+0x46>
 800c81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c81e:	059a      	lsls	r2, r3, #22
 800c820:	d4ee      	bmi.n	800c800 <__smakebuf_r+0x18>
 800c822:	f023 0303 	bic.w	r3, r3, #3
 800c826:	f043 0302 	orr.w	r3, r3, #2
 800c82a:	81a3      	strh	r3, [r4, #12]
 800c82c:	e7e2      	b.n	800c7f4 <__smakebuf_r+0xc>
 800c82e:	89a3      	ldrh	r3, [r4, #12]
 800c830:	6020      	str	r0, [r4, #0]
 800c832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c836:	81a3      	strh	r3, [r4, #12]
 800c838:	9b01      	ldr	r3, [sp, #4]
 800c83a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c83e:	b15b      	cbz	r3, 800c858 <__smakebuf_r+0x70>
 800c840:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c844:	4630      	mov	r0, r6
 800c846:	f000 f81d 	bl	800c884 <_isatty_r>
 800c84a:	b128      	cbz	r0, 800c858 <__smakebuf_r+0x70>
 800c84c:	89a3      	ldrh	r3, [r4, #12]
 800c84e:	f023 0303 	bic.w	r3, r3, #3
 800c852:	f043 0301 	orr.w	r3, r3, #1
 800c856:	81a3      	strh	r3, [r4, #12]
 800c858:	89a3      	ldrh	r3, [r4, #12]
 800c85a:	431d      	orrs	r5, r3
 800c85c:	81a5      	strh	r5, [r4, #12]
 800c85e:	e7cf      	b.n	800c800 <__smakebuf_r+0x18>

0800c860 <_fstat_r>:
 800c860:	b538      	push	{r3, r4, r5, lr}
 800c862:	4d07      	ldr	r5, [pc, #28]	@ (800c880 <_fstat_r+0x20>)
 800c864:	2300      	movs	r3, #0
 800c866:	4604      	mov	r4, r0
 800c868:	4608      	mov	r0, r1
 800c86a:	4611      	mov	r1, r2
 800c86c:	602b      	str	r3, [r5, #0]
 800c86e:	f7f5 fcf6 	bl	800225e <_fstat>
 800c872:	1c43      	adds	r3, r0, #1
 800c874:	d102      	bne.n	800c87c <_fstat_r+0x1c>
 800c876:	682b      	ldr	r3, [r5, #0]
 800c878:	b103      	cbz	r3, 800c87c <_fstat_r+0x1c>
 800c87a:	6023      	str	r3, [r4, #0]
 800c87c:	bd38      	pop	{r3, r4, r5, pc}
 800c87e:	bf00      	nop
 800c880:	20001210 	.word	0x20001210

0800c884 <_isatty_r>:
 800c884:	b538      	push	{r3, r4, r5, lr}
 800c886:	4d06      	ldr	r5, [pc, #24]	@ (800c8a0 <_isatty_r+0x1c>)
 800c888:	2300      	movs	r3, #0
 800c88a:	4604      	mov	r4, r0
 800c88c:	4608      	mov	r0, r1
 800c88e:	602b      	str	r3, [r5, #0]
 800c890:	f7f5 fcf5 	bl	800227e <_isatty>
 800c894:	1c43      	adds	r3, r0, #1
 800c896:	d102      	bne.n	800c89e <_isatty_r+0x1a>
 800c898:	682b      	ldr	r3, [r5, #0]
 800c89a:	b103      	cbz	r3, 800c89e <_isatty_r+0x1a>
 800c89c:	6023      	str	r3, [r4, #0]
 800c89e:	bd38      	pop	{r3, r4, r5, pc}
 800c8a0:	20001210 	.word	0x20001210

0800c8a4 <_sbrk_r>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	4d06      	ldr	r5, [pc, #24]	@ (800c8c0 <_sbrk_r+0x1c>)
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	4604      	mov	r4, r0
 800c8ac:	4608      	mov	r0, r1
 800c8ae:	602b      	str	r3, [r5, #0]
 800c8b0:	f7f5 fcfe 	bl	80022b0 <_sbrk>
 800c8b4:	1c43      	adds	r3, r0, #1
 800c8b6:	d102      	bne.n	800c8be <_sbrk_r+0x1a>
 800c8b8:	682b      	ldr	r3, [r5, #0]
 800c8ba:	b103      	cbz	r3, 800c8be <_sbrk_r+0x1a>
 800c8bc:	6023      	str	r3, [r4, #0]
 800c8be:	bd38      	pop	{r3, r4, r5, pc}
 800c8c0:	20001210 	.word	0x20001210

0800c8c4 <_init>:
 800c8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c6:	bf00      	nop
 800c8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ca:	bc08      	pop	{r3}
 800c8cc:	469e      	mov	lr, r3
 800c8ce:	4770      	bx	lr

0800c8d0 <_fini>:
 800c8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d2:	bf00      	nop
 800c8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8d6:	bc08      	pop	{r3}
 800c8d8:	469e      	mov	lr, r3
 800c8da:	4770      	bx	lr
