// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="peaks,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.358500,HLS_SYN_LAT=220,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=3,HLS_SYN_FF=582,HLS_SYN_LUT=817}" *)

module peaks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        signals_0_address0,
        signals_0_ce0,
        signals_0_q0,
        signals_0_address1,
        signals_0_ce1,
        signals_0_q1,
        signals_1_address0,
        signals_1_ce0,
        signals_1_q0,
        signals_1_address1,
        signals_1_ce1,
        signals_1_q1,
        signals_2_address0,
        signals_2_ce0,
        signals_2_q0,
        signals_2_address1,
        signals_2_ce1,
        signals_2_q1,
        amplitude_address0,
        amplitude_ce0,
        amplitude_we0,
        amplitude_d0,
        locations_address0,
        locations_ce0,
        locations_we0,
        locations_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 9'b10000;
parameter    ap_ST_pp0_stg1_fsm_5 = 9'b100000;
parameter    ap_ST_st25_fsm_6 = 9'b1000000;
parameter    ap_ST_st26_fsm_7 = 9'b10000000;
parameter    ap_ST_st27_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_20 = 64'b100000;
parameter    ap_const_lv64_21 = 64'b100001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv7_63 = 7'b1100011;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv16_AB = 16'b10101011;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] signals_0_address0;
output   signals_0_ce0;
input  [31:0] signals_0_q0;
output  [5:0] signals_0_address1;
output   signals_0_ce1;
input  [31:0] signals_0_q1;
output  [5:0] signals_1_address0;
output   signals_1_ce0;
input  [31:0] signals_1_q0;
output  [5:0] signals_1_address1;
output   signals_1_ce1;
input  [31:0] signals_1_q1;
output  [5:0] signals_2_address0;
output   signals_2_ce0;
input  [31:0] signals_2_q0;
output  [5:0] signals_2_address1;
output   signals_2_ce1;
input  [31:0] signals_2_q1;
output  [5:0] amplitude_address0;
output   amplitude_ce0;
output   amplitude_we0;
output  [31:0] amplitude_d0;
output  [5:0] locations_address0;
output   locations_ce0;
output   locations_we0;
output  [31:0] locations_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] signals_0_address0;
reg signals_0_ce0;
reg[5:0] signals_0_address1;
reg signals_0_ce1;
reg[5:0] signals_1_address0;
reg signals_1_ce0;
reg signals_1_ce1;
reg[5:0] signals_2_address0;
reg signals_2_ce0;
reg[5:0] signals_2_address1;
reg signals_2_ce1;
reg[5:0] amplitude_address0;
reg amplitude_ce0;
reg amplitude_we0;
reg[31:0] amplitude_d0;
reg[5:0] locations_address0;
reg locations_ce0;
reg locations_we0;
reg[31:0] locations_d0;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [6:0] i_reg_274;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_81;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it2;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it3;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it4;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it5;
reg   [6:0] ap_reg_ppstg_i_reg_274_pp0_it6;
reg   [31:0] reg_289;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_114;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_5;
reg    ap_sig_bdd_121;
reg    ap_sig_cseq_ST_st26_fsm_7;
reg    ap_sig_bdd_130;
reg   [31:0] reg_295;
reg   [31:0] reg_299;
reg   [0:0] tmp_5_reg_673;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_673_pp0_it8;
reg   [0:0] sel_tmp6_reg_651;
reg   [0:0] ap_reg_ppstg_sel_tmp6_reg_651_pp0_it8;
wire   [31:0] i_cast_fu_319_p1;
reg   [31:0] i_cast_reg_563;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it1;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it2;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it3;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it4;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it5;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it6;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it7;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it8;
reg   [31:0] ap_reg_ppstg_i_cast_reg_563_pp0_it9;
wire   [0:0] exitcond_fu_323_p2;
reg   [0:0] exitcond_reg_568;
wire   [6:0] tmp_2_fu_329_p2;
reg   [6:0] tmp_2_reg_572;
reg   [6:0] ap_reg_ppstg_tmp_2_reg_572_pp0_it1;
reg   [6:0] ap_reg_ppstg_tmp_2_reg_572_pp0_it2;
reg   [6:0] ap_reg_ppstg_tmp_2_reg_572_pp0_it3;
wire   [6:0] i_1_fu_346_p2;
reg   [6:0] i_1_reg_578;
reg   [6:0] tmp_4_reg_593;
wire   [2:0] tmp_12_fu_387_p1;
reg   [2:0] tmp_12_reg_613;
reg   [6:0] tmp_8_reg_619;
wire   [2:0] tmp_11_fu_401_p1;
reg   [2:0] tmp_11_reg_624;
wire   [0:0] sel_tmp4_fu_411_p2;
reg   [0:0] sel_tmp4_reg_645;
reg   [0:0] ap_reg_ppstg_sel_tmp4_reg_645_pp0_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp4_reg_645_pp0_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp4_reg_645_pp0_it8;
wire   [0:0] sel_tmp6_fu_416_p2;
reg   [0:0] ap_reg_ppstg_sel_tmp6_reg_651_pp0_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp6_reg_651_pp0_it7;
wire   [31:0] signals_load_5_phi_fu_439_p3;
reg   [31:0] signals_load_5_phi_reg_657;
wire   [31:0] sel_tmp5_fu_447_p3;
reg   [31:0] sel_tmp5_reg_662;
wire   [31:0] signals_load_6_phi_fu_454_p3;
reg   [31:0] signals_load_6_phi_reg_667;
reg   [31:0] ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it7;
reg   [31:0] ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it8;
wire   [0:0] tmp_5_fu_460_p2;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_673_pp0_it7;
wire   [6:0] tmp_7_fu_465_p2;
reg   [6:0] tmp_7_reg_677;
reg   [6:0] tmp_10_reg_687;
wire   [31:0] sel_tmp3_fu_496_p3;
reg   [31:0] sel_tmp3_reg_707;
reg    ap_sig_cseq_ST_st25_fsm_6;
reg    ap_sig_bdd_286;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_295;
reg   [0:0] peak_1_ph_reg_261;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_310;
wire   [0:0] tmp_fu_304_p2;
reg   [6:0] i_phi_fu_278_p4;
wire   [63:0] newIndex2_fu_381_p1;
wire   [63:0] newIndex4_fu_405_p1;
wire   [63:0] newIndex9_fu_490_p1;
wire  signed [63:0] tmp_s_fu_514_p1;
wire   [0:0] tmp_9_fu_509_p2;
wire  signed [63:0] tmp_6_fu_537_p1;
reg    ap_sig_cseq_ST_st27_fsm_8;
reg    ap_sig_bdd_350;
wire   [0:0] tmp_1_fu_531_p2;
reg   [31:0] peak_1_fu_68;
wire   [31:0] peak_1_ph_cast_fu_310_p1;
wire   [31:0] peak_fu_520_p2;
wire   [2:0] grp_fu_335_p1;
wire   [2:0] grp_fu_341_p1;
wire   [8:0] grp_fu_355_p0;
wire   [6:0] grp_fu_355_p1;
wire   [8:0] grp_fu_365_p0;
wire   [6:0] grp_fu_365_p1;
wire   [15:0] grp_fu_355_p2;
wire   [6:0] grp_fu_335_p2;
wire   [15:0] grp_fu_365_p2;
wire   [6:0] grp_fu_341_p2;
wire   [0:0] sel_tmp_fu_421_p2;
wire   [0:0] sel_tmp2_fu_434_p2;
wire   [31:0] sel_tmp1_fu_426_p3;
wire   [6:0] grp_fu_474_p0;
wire   [8:0] grp_fu_474_p1;
wire   [15:0] grp_fu_474_p2;
wire   [31:0] signals_load_8_phi_fu_503_p3;
wire    grp_fu_335_ce;
wire    grp_fu_341_ce;
wire    grp_fu_355_ce;
wire    grp_fu_365_ce;
wire    grp_fu_474_ce;
reg   [8:0] ap_NS_fsm;
wire   [15:0] grp_fu_355_p10;
wire   [15:0] grp_fu_365_p10;
wire   [15:0] grp_fu_474_p00;


peaks_urem_7ns_3ns_7_11 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
peaks_urem_7ns_3ns_7_11_U0(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( i_phi_fu_278_p4 ),
    .din1( grp_fu_335_p1 ),
    .ce( grp_fu_335_ce ),
    .dout( grp_fu_335_p2 )
);

peaks_urem_7ns_3ns_7_11 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
peaks_urem_7ns_3ns_7_11_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_2_reg_572 ),
    .din1( grp_fu_341_p1 ),
    .ce( grp_fu_341_ce ),
    .dout( grp_fu_341_p2 )
);

peaks_mul_9ns_7ns_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
peaks_mul_9ns_7ns_16_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_355_p0 ),
    .din1( grp_fu_355_p1 ),
    .ce( grp_fu_355_ce ),
    .dout( grp_fu_355_p2 )
);

peaks_mul_9ns_7ns_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
peaks_mul_9ns_7ns_16_3_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_365_p0 ),
    .din1( grp_fu_365_p1 ),
    .ce( grp_fu_365_ce ),
    .dout( grp_fu_365_p2 )
);

peaks_mul_7ns_9ns_16_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
peaks_mul_7ns_9ns_16_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_474_p0 ),
    .din1( grp_fu_474_p1 ),
    .ce( grp_fu_474_ce ),
    .dout( grp_fu_474_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_const_lv1_0 == exitcond_fu_323_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_reg_568))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_const_lv1_0 == exitcond_reg_568)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_reg_274 <= ap_const_lv7_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_reg_568))) begin
        i_reg_274 <= i_1_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_reg_ppstg_tmp_5_reg_673_pp0_it8 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_9_fu_509_p2))) begin
        peak_1_fu_68 <= peak_fu_520_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        peak_1_fu_68 <= peak_1_ph_cast_fu_310_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        if ((ap_const_lv1_0 == tmp_fu_304_p2)) begin
            peak_1_ph_reg_261 <= ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == tmp_fu_304_p2)) begin
            peak_1_ph_reg_261 <= ap_const_lv1_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_7)) begin
        reg_289 <= signals_0_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)))) begin
        reg_289 <= signals_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~(ap_reg_ppstg_tmp_5_reg_673_pp0_it8 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_sel_tmp6_reg_651_pp0_it8)))) begin
        reg_299 <= signals_2_q1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        reg_299 <= signals_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
        ap_reg_ppstg_i_cast_reg_563_pp0_it1[6 : 0] <= i_cast_reg_563[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it2[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it1[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it3[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it2[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it4[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it3[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it5[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it4[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it6[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it5[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it7[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it6[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it8[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it7[6 : 0];
        ap_reg_ppstg_i_cast_reg_563_pp0_it9[6 : 0] <= ap_reg_ppstg_i_cast_reg_563_pp0_it8[6 : 0];
        ap_reg_ppstg_i_reg_274_pp0_it1 <= i_reg_274;
        ap_reg_ppstg_i_reg_274_pp0_it2 <= ap_reg_ppstg_i_reg_274_pp0_it1;
        ap_reg_ppstg_i_reg_274_pp0_it3 <= ap_reg_ppstg_i_reg_274_pp0_it2;
        ap_reg_ppstg_i_reg_274_pp0_it4 <= ap_reg_ppstg_i_reg_274_pp0_it3;
        ap_reg_ppstg_i_reg_274_pp0_it5 <= ap_reg_ppstg_i_reg_274_pp0_it4;
        ap_reg_ppstg_i_reg_274_pp0_it6 <= ap_reg_ppstg_i_reg_274_pp0_it5;
        ap_reg_ppstg_tmp_2_reg_572_pp0_it1 <= tmp_2_reg_572;
        ap_reg_ppstg_tmp_2_reg_572_pp0_it2 <= ap_reg_ppstg_tmp_2_reg_572_pp0_it1;
        ap_reg_ppstg_tmp_2_reg_572_pp0_it3 <= ap_reg_ppstg_tmp_2_reg_572_pp0_it2;
        exitcond_reg_568 <= exitcond_fu_323_p2;
        i_cast_reg_563[6 : 0] <= i_cast_fu_319_p1[6 : 0];
        signals_load_5_phi_reg_657 <= signals_load_5_phi_fu_439_p3;
        tmp_12_reg_613 <= tmp_12_fu_387_p1;
        tmp_8_reg_619 <= {{grp_fu_365_p2[ap_const_lv32_F : ap_const_lv32_9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
        ap_reg_ppstg_sel_tmp4_reg_645_pp0_it6 <= sel_tmp4_reg_645;
        ap_reg_ppstg_sel_tmp4_reg_645_pp0_it7 <= ap_reg_ppstg_sel_tmp4_reg_645_pp0_it6;
        ap_reg_ppstg_sel_tmp4_reg_645_pp0_it8 <= ap_reg_ppstg_sel_tmp4_reg_645_pp0_it7;
        ap_reg_ppstg_sel_tmp6_reg_651_pp0_it6 <= sel_tmp6_reg_651;
        ap_reg_ppstg_sel_tmp6_reg_651_pp0_it7 <= ap_reg_ppstg_sel_tmp6_reg_651_pp0_it6;
        ap_reg_ppstg_sel_tmp6_reg_651_pp0_it8 <= ap_reg_ppstg_sel_tmp6_reg_651_pp0_it7;
        ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it7 <= signals_load_6_phi_reg_667;
        ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it8 <= ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it7;
        ap_reg_ppstg_tmp_5_reg_673_pp0_it7 <= tmp_5_reg_673;
        ap_reg_ppstg_tmp_5_reg_673_pp0_it8 <= ap_reg_ppstg_tmp_5_reg_673_pp0_it7;
        sel_tmp4_reg_645 <= sel_tmp4_fu_411_p2;
        sel_tmp6_reg_651 <= sel_tmp6_fu_416_p2;
        signals_load_6_phi_reg_667 <= signals_load_6_phi_fu_454_p3;
        tmp_11_reg_624 <= tmp_11_fu_401_p1;
        tmp_4_reg_593 <= {{grp_fu_355_p2[ap_const_lv32_F : ap_const_lv32_9]}};
        tmp_5_reg_673 <= tmp_5_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_reg_568))) begin
        i_1_reg_578 <= i_1_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        reg_295 <= signals_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_reg_ppstg_tmp_5_reg_673_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_sel_tmp6_reg_651_pp0_it8))) begin
        sel_tmp3_reg_707 <= sel_tmp3_fu_496_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == sel_tmp6_reg_651))) begin
        sel_tmp5_reg_662 <= sel_tmp5_fu_447_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_673_pp0_it7))) begin
        tmp_10_reg_687 <= {{grp_fu_474_p2[ap_const_lv32_F : ap_const_lv32_9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_lv1_0 == exitcond_fu_323_p2))) begin
        tmp_2_reg_572 <= tmp_2_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_const_lv1_0 == tmp_5_fu_460_p2))) begin
        tmp_7_reg_677 <= tmp_7_fu_465_p2;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st3_fsm_2 or tmp_s_fu_514_p1 or tmp_6_fu_537_p1 or ap_sig_cseq_ST_st27_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8)) begin
        amplitude_address0 = tmp_6_fu_537_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        amplitude_address0 = tmp_s_fu_514_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        amplitude_address0 = ap_const_lv64_0;
    end else begin
        amplitude_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st27_fsm_8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8))) begin
        amplitude_ce0 = ap_const_logic_1;
    end else begin
        amplitude_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or reg_289 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it8 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st27_fsm_8) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        amplitude_d0 = ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it8;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8))) begin
        amplitude_d0 = reg_289;
    end else begin
        amplitude_d0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_reg_ppstg_tmp_5_reg_673_pp0_it8 or ap_sig_cseq_ST_st3_fsm_2 or tmp_fu_304_p2 or tmp_9_fu_509_p2 or ap_sig_cseq_ST_st27_fsm_8 or tmp_1_fu_531_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_fu_304_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_reg_ppstg_tmp_5_reg_673_pp0_it8 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_9_fu_509_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8) & ~(ap_const_lv1_0 == tmp_1_fu_531_p2)))) begin
        amplitude_we0 = ap_const_logic_1;
    end else begin
        amplitude_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st27_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st27_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_81) begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_121) begin
    if (ap_sig_bdd_121) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_25) begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_286) begin
    if (ap_sig_bdd_286) begin
        ap_sig_cseq_ST_st25_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_130) begin
    if (ap_sig_bdd_130) begin
        ap_sig_cseq_ST_st26_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_350) begin
    if (ap_sig_bdd_350) begin
        ap_sig_cseq_ST_st27_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_114) begin
    if (ap_sig_bdd_114) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_310) begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_295) begin
    if (ap_sig_bdd_295) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (i_reg_274 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_reg_568 or i_1_reg_578) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_reg_568))) begin
        i_phi_fu_278_p4 = i_1_reg_578;
    end else begin
        i_phi_fu_278_p4 = i_reg_274;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st3_fsm_2 or tmp_s_fu_514_p1 or tmp_6_fu_537_p1 or ap_sig_cseq_ST_st27_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8)) begin
        locations_address0 = tmp_6_fu_537_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        locations_address0 = tmp_s_fu_514_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        locations_address0 = ap_const_lv64_0;
    end else begin
        locations_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st27_fsm_8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8))) begin
        locations_ce0 = ap_const_logic_1;
    end else begin
        locations_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_reg_ppstg_i_cast_reg_563_pp0_it9 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st27_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8)) begin
        locations_d0 = ap_const_lv32_63;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        locations_d0 = ap_reg_ppstg_i_cast_reg_563_pp0_it9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        locations_d0 = ap_const_lv32_0;
    end else begin
        locations_d0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_reg_ppstg_tmp_5_reg_673_pp0_it8 or ap_sig_cseq_ST_st3_fsm_2 or tmp_fu_304_p2 or tmp_9_fu_509_p2 or ap_sig_cseq_ST_st27_fsm_8 or tmp_1_fu_531_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_fu_304_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_reg_ppstg_tmp_5_reg_673_pp0_it8 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_9_fu_509_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_8) & ~(ap_const_lv1_0 == tmp_1_fu_531_p2)))) begin
        locations_we0 = ap_const_logic_1;
    end else begin
        locations_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or newIndex2_fu_381_p1 or newIndex4_fu_405_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        signals_0_address0 = newIndex4_fu_405_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) begin
        signals_0_address0 = newIndex2_fu_381_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        signals_0_address0 = ap_const_lv64_0;
    end else begin
        signals_0_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st25_fsm_6 or newIndex9_fu_490_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_6)) begin
        signals_0_address1 = ap_const_lv64_21;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        signals_0_address1 = newIndex9_fu_490_p1;
    end else begin
        signals_0_address1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        signals_0_ce0 = ap_const_logic_1;
    end else begin
        signals_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st25_fsm_6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_6) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)))) begin
        signals_0_ce1 = ap_const_logic_1;
    end else begin
        signals_0_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or newIndex2_fu_381_p1 or newIndex4_fu_405_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        signals_1_address0 = newIndex4_fu_405_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) begin
        signals_1_address0 = newIndex2_fu_381_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        signals_1_address0 = ap_const_lv64_0;
    end else begin
        signals_1_address0 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        signals_1_ce0 = ap_const_logic_1;
    end else begin
        signals_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg1_fsm_5) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        signals_1_ce1 = ap_const_logic_1;
    end else begin
        signals_1_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or newIndex2_fu_381_p1 or newIndex4_fu_405_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            signals_2_address0 = newIndex4_fu_405_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
            signals_2_address0 = newIndex2_fu_381_p1;
        end else begin
            signals_2_address0 = 'bx;
        end
    end else begin
        signals_2_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st25_fsm_6 or newIndex9_fu_490_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_6)) begin
        signals_2_address1 = ap_const_lv64_20;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5))) begin
        signals_2_address1 = newIndex9_fu_490_p1;
    end else begin
        signals_2_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        signals_2_ce0 = ap_const_logic_1;
    end else begin
        signals_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it8 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_cseq_ST_st25_fsm_6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_6) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)))) begin
        signals_2_ce1 = ap_const_logic_1;
    end else begin
        signals_2_ce1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_fu_323_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_fu_323_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_6;
            end
        end
        ap_ST_pp0_stg1_fsm_5 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_6;
            end
        end
        ap_ST_st25_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_7;
        end
        ap_ST_st26_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_8;
        end
        ap_ST_st27_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_114 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_121 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_130 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_286 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_295 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_350 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign exitcond_fu_323_p2 = (i_phi_fu_278_p4 == ap_const_lv7_63? 1'b1: 1'b0);

assign grp_fu_335_ce = ap_const_logic_1;

assign grp_fu_335_p1 = ap_const_lv7_3;

assign grp_fu_341_ce = ap_const_logic_1;

assign grp_fu_341_p1 = ap_const_lv7_3;

assign grp_fu_355_ce = ap_const_logic_1;

assign grp_fu_355_p0 = ap_const_lv16_AB;

assign grp_fu_355_p1 = grp_fu_355_p10;

assign grp_fu_355_p10 = ap_reg_ppstg_tmp_2_reg_572_pp0_it3;

assign grp_fu_365_ce = ap_const_logic_1;

assign grp_fu_365_p0 = ap_const_lv16_AB;

assign grp_fu_365_p1 = grp_fu_365_p10;

assign grp_fu_365_p10 = ap_reg_ppstg_i_reg_274_pp0_it3;

assign grp_fu_474_ce = ap_const_logic_1;

assign grp_fu_474_p0 = grp_fu_474_p00;

assign grp_fu_474_p00 = tmp_7_reg_677;

assign grp_fu_474_p1 = ap_const_lv16_AB;

assign i_1_fu_346_p2 = (i_reg_274 + ap_const_lv7_1);

assign i_cast_fu_319_p1 = i_phi_fu_278_p4;

assign newIndex2_fu_381_p1 = tmp_4_reg_593;

assign newIndex4_fu_405_p1 = tmp_8_reg_619;

assign newIndex9_fu_490_p1 = tmp_10_reg_687;

assign peak_1_ph_cast_fu_310_p1 = peak_1_ph_reg_261;

assign peak_fu_520_p2 = (peak_1_fu_68 + ap_const_lv32_1);

assign sel_tmp1_fu_426_p3 = ((sel_tmp_fu_421_p2[0:0] === 1'b1) ? reg_289 : reg_299);

assign sel_tmp2_fu_434_p2 = (tmp_11_reg_624 == ap_const_lv3_1? 1'b1: 1'b0);

assign sel_tmp3_fu_496_p3 = ((ap_reg_ppstg_sel_tmp4_reg_645_pp0_it8[0:0] === 1'b1) ? signals_1_q1 : signals_0_q1);

assign sel_tmp4_fu_411_p2 = (tmp_12_reg_613 == ap_const_lv3_0? 1'b1: 1'b0);

assign sel_tmp5_fu_447_p3 = ((sel_tmp4_reg_645[0:0] === 1'b1) ? signals_0_q0 : signals_2_q0);

assign sel_tmp6_fu_416_p2 = (tmp_12_reg_613 == ap_const_lv3_1? 1'b1: 1'b0);

assign sel_tmp_fu_421_p2 = (tmp_11_reg_624 == ap_const_lv3_0? 1'b1: 1'b0);

assign signals_1_address1 = newIndex9_fu_490_p1;

assign signals_load_5_phi_fu_439_p3 = ((sel_tmp2_fu_434_p2[0:0] === 1'b1) ? reg_295 : sel_tmp1_fu_426_p3);

assign signals_load_6_phi_fu_454_p3 = ((sel_tmp6_reg_651[0:0] === 1'b1) ? reg_295 : sel_tmp5_reg_662);

assign signals_load_8_phi_fu_503_p3 = ((ap_reg_ppstg_sel_tmp6_reg_651_pp0_it8[0:0] === 1'b1) ? reg_299 : sel_tmp3_reg_707);

assign tmp_11_fu_401_p1 = grp_fu_341_p2[2:0];

assign tmp_12_fu_387_p1 = grp_fu_335_p2[2:0];

assign tmp_1_fu_531_p2 = ($signed(reg_299) < $signed(reg_289)? 1'b1: 1'b0);

assign tmp_2_fu_329_p2 = ($signed(ap_const_lv7_7F) + $signed(i_phi_fu_278_p4));

assign tmp_5_fu_460_p2 = ($signed(signals_load_5_phi_reg_657) < $signed(signals_load_6_phi_fu_454_p3)? 1'b1: 1'b0);

assign tmp_6_fu_537_p1 = $signed(peak_1_fu_68);

assign tmp_7_fu_465_p2 = (ap_reg_ppstg_i_reg_274_pp0_it6 + ap_const_lv7_1);

assign tmp_9_fu_509_p2 = ($signed(ap_reg_ppstg_signals_load_6_phi_reg_667_pp0_it8) > $signed(signals_load_8_phi_fu_503_p3)? 1'b1: 1'b0);

assign tmp_fu_304_p2 = ($signed(reg_289) > $signed(reg_295)? 1'b1: 1'b0);

assign tmp_s_fu_514_p1 = $signed(peak_1_fu_68);
always @ (posedge ap_clk) begin
    i_cast_reg_563[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it1[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it2[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it3[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it4[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it5[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it6[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it7[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it8[31:7] <= 25'b0000000000000000000000000;
    ap_reg_ppstg_i_cast_reg_563_pp0_it9[31:7] <= 25'b0000000000000000000000000;
end



endmodule //peaks

