# 5-Stage_Pipeline_CPU
A pipeline CPU supporting 12 basic MIPS instructions.
