-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_compute_i is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataMetaFifo_V_dat_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    ipDataMetaFifo_V_dat_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_dat_read : OUT STD_LOGIC;
    ipDataMetaFifo_V_kee_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ipDataMetaFifo_V_kee_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_kee_read : OUT STD_LOGIC;
    ipDataMetaFifo_V_las_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ipDataMetaFifo_V_las_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_las_read : OUT STD_LOGIC;
    ipDataCheckFifo_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    ipDataCheckFifo_V_full_n : IN STD_LOGIC;
    ipDataCheckFifo_V_write : OUT STD_LOGIC;
    iph_subSumsFifoOut_V_din : OUT STD_LOGIC_VECTOR (543 downto 0);
    iph_subSumsFifoOut_V_full_n : IN STD_LOGIC;
    iph_subSumsFifoOut_V_write : OUT STD_LOGIC );
end;


architecture behav of ip_handler_compute_i is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op5 : STD_LOGIC;
    signal tmp_nbreadreq_fu_388_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_3994 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op429_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ipDataMetaFifo_V_dat_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ipDataMetaFifo_V_kee_blk_n : STD_LOGIC;
    signal ipDataMetaFifo_V_las_blk_n : STD_LOGIC;
    signal ipDataCheckFifo_V_blk_n : STD_LOGIC;
    signal iph_subSumsFifoOut_V_blk_n : STD_LOGIC;
    signal tmp_data_V_reg_3998 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_reg_4007 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_reg_4012 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_load_fu_943_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_ip_sums_sum_V_0_1_reg_4068 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_1_reg_4074 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_1_reg_4080 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_3_1_reg_4086 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_4_1_reg_4092 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_5_1_reg_4098 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_6_1_reg_4104 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_7_1_reg_4110 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_8_1_reg_4116 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_9_1_reg_4122 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_2_reg_4128 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_3_reg_4134 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_4_reg_4140 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_5_reg_4146 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_6_reg_4152 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_7_reg_4158 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_8_reg_4164 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_9_reg_4170 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_10_reg_4176 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_11_reg_4182 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_2_reg_4188 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_3_reg_4194 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_4_reg_4200 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_5_reg_4206 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_6_reg_4212 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_7_reg_4218 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_8_reg_4224 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_9_reg_4230 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_10_reg_4236 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_11_reg_4242 : STD_LOGIC_VECTOR (16 downto 0);
    signal agg_result_V_0_1_i_i_fu_1081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i_i_reg_4248 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_4253 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i_fu_1127_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i_reg_4258 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_4263 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i1_fu_1173_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i1_reg_4268 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_4273 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i14_1_fu_1219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i14_1_reg_4278 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_4283 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i14_2_fu_1265_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i14_2_reg_4288 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4293 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i14_3_fu_1311_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i14_3_reg_4298 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4303 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i2_fu_1357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i2_reg_4308 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_4313 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i15_1_fu_1403_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i15_1_reg_4318 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_reg_4323 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i15_2_fu_1449_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i15_2_reg_4328 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_4333 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i3_fu_1495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i3_reg_4338 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_4343 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i16_1_fu_1541_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i16_1_reg_4348 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_4353 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i16_2_fu_1587_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i16_2_reg_4358 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_4363 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i4_fu_1633_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i4_reg_4368 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_4373 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i17_1_fu_1679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i17_1_reg_4378 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_4383 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i17_2_fu_1725_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i17_2_reg_4388 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_4393 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i17_3_fu_1771_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i17_3_reg_4398 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4403 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i5_fu_1817_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i5_reg_4408 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4413 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i18_1_fu_1863_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i18_1_reg_4418 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_reg_4423 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i18_2_fu_1909_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i18_2_reg_4428 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_4433 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i6_fu_1955_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i6_reg_4438 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_4443 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i19_1_fu_2001_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i19_1_reg_4448 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_4453 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i19_2_fu_2047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i19_2_reg_4458 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4463 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i7_fu_2093_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i7_reg_4468 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4473 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i20_1_fu_2139_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i20_1_reg_4478 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_4483 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i20_2_fu_2185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i20_2_reg_4488 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_4493 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i20_3_fu_2231_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i20_3_reg_4498 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_reg_4503 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i8_fu_2277_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i8_reg_4508 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_4513 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i21_1_fu_2323_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i21_1_reg_4518 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4523 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i21_2_fu_2369_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i21_2_reg_4528 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4533 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i9_fu_2415_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i9_reg_4538 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_4543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln887_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_fu_2486_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_1_fu_2515_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_2_fu_2560_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_3_fu_2589_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_4_fu_2625_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_5_fu_2654_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_6_fu_2699_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_7_fu_2728_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_8_fu_2764_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_9_fu_2793_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_5_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_10_fu_2829_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_11_fu_2858_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_6_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_12_fu_2894_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_13_fu_2923_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_2931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_14_fu_2960_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_15_fu_2989_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_7_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_16_fu_3025_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_17_fu_3054_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_8_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_18_fu_3090_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_19_fu_3119_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_9_fu_3127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_20_fu_3155_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_21_fu_3184_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_10_fu_3192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_22_fu_3220_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_23_fu_3249_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_11_fu_3257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_24_fu_3285_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_25_fu_3314_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_26_fu_3350_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_27_fu_3379_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_13_fu_3387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_28_fu_3415_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln887_29_fu_3444_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_firstWord_load : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_fu_3529_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_1_fu_3524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_1_fu_3536_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_2_fu_3548_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_2_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_3_fu_3555_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_4_fu_3567_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_3_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_5_fu_3574_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_5_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_6_fu_3586_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_4_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_7_fu_3593_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_8_fu_3605_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_5_fu_3600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_9_fu_3612_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_10_fu_3624_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_6_fu_3619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_11_fu_3631_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_12_fu_3643_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_7_fu_3638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_13_fu_3650_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_14_fu_3662_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_8_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_15_fu_3669_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_16_fu_3681_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_9_fu_3676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_17_fu_3688_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_18_fu_3700_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_10_fu_3695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_19_fu_3707_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_20_fu_3719_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_11_fu_3714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_21_fu_3726_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_22_fu_3738_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_12_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_23_fu_3745_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_24_fu_3757_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_13_fu_3752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_25_fu_3764_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_26_fu_3776_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_14_fu_3771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_27_fu_3783_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_28_fu_3795_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_15_fu_3790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_29_fu_3802_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln647_3_fu_1077_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i_i_fu_1067_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_fu_1089_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_fu_1093_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i136_s_fu_1117_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i135_i_fu_1107_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_1_fu_1135_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_1_fu_1139_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i139_s_fu_1163_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i138_i_fu_1153_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_2_fu_1181_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_2_fu_1185_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i142_s_fu_1209_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i141_i_fu_1199_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_3_fu_1227_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_3_fu_1231_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i145_s_fu_1255_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i144_i_fu_1245_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_4_fu_1273_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_4_fu_1277_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i148_s_fu_1301_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i147_i_fu_1291_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_5_fu_1319_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_5_fu_1323_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i151_s_fu_1347_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i150_i_fu_1337_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_6_fu_1365_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_6_fu_1369_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i154_s_fu_1393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i153_i_fu_1383_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_7_fu_1411_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_7_fu_1415_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i157_s_fu_1439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i156_i_fu_1429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_8_fu_1457_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_8_fu_1461_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i160_s_fu_1485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i159_i_fu_1475_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_9_fu_1503_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_9_fu_1507_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i163_s_fu_1531_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i162_i_fu_1521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_10_fu_1549_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_10_fu_1553_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i166_s_fu_1577_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i165_i_fu_1567_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_11_fu_1595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_11_fu_1599_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i169_s_fu_1623_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i168_i_fu_1613_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_12_fu_1641_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_12_fu_1645_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i172_s_fu_1669_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i171_i_fu_1659_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_13_fu_1687_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_13_fu_1691_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i175_s_fu_1715_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i174_i_fu_1705_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_14_fu_1733_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_14_fu_1737_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i178_s_fu_1761_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i177_i_fu_1751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_15_fu_1779_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_15_fu_1783_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i181_s_fu_1807_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i180_i_fu_1797_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_16_fu_1825_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_16_fu_1829_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i184_s_fu_1853_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i183_i_fu_1843_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_17_fu_1871_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_17_fu_1875_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i187_s_fu_1899_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i186_i_fu_1889_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_18_fu_1917_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_18_fu_1921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i190_s_fu_1945_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i189_i_fu_1935_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_19_fu_1963_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_19_fu_1967_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i193_s_fu_1991_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i192_i_fu_1981_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_20_fu_2009_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_20_fu_2013_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i196_s_fu_2037_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i195_i_fu_2027_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_21_fu_2055_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_21_fu_2059_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i199_s_fu_2083_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i198_i_fu_2073_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_22_fu_2101_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_22_fu_2105_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i202_s_fu_2129_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i201_i_fu_2119_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_23_fu_2147_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_23_fu_2151_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i205_s_fu_2175_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i204_i_fu_2165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_24_fu_2193_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_24_fu_2197_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i208_s_fu_2221_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i207_i_fu_2211_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_25_fu_2239_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_25_fu_2243_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i211_s_fu_2267_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i210_i_fu_2257_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_26_fu_2285_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_26_fu_2289_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i214_s_fu_2313_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i213_i_fu_2303_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_27_fu_2331_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_27_fu_2335_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i217_s_fu_2359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i216_i_fu_2349_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_28_fu_2377_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_28_fu_2381_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i220_s_fu_2405_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i219_i_fu_2395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_29_fu_2423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_29_fu_2427_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln647_fu_2449_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln214_30_fu_2461_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_fu_2458_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_2464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_1_fu_2470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln887_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_fu_2475_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_31_fu_2497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_1_fu_2494_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_2_fu_2500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_3_fu_2506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_1_fu_2511_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_2523_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln214_32_fu_2542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_2_fu_2539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_4_fu_2545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_5_fu_2551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_2_fu_2556_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_33_fu_2571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_3_fu_2568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_6_fu_2574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_7_fu_2580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_3_fu_2585_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_34_fu_2607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_4_fu_2604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_8_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_9_fu_2616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_4_fu_2621_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_35_fu_2636_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_5_fu_2633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_10_fu_2639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_11_fu_2645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_5_fu_2650_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_2662_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_36_fu_2681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_6_fu_2678_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_12_fu_2684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_13_fu_2690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_6_fu_2695_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_37_fu_2710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_7_fu_2707_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_14_fu_2713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_15_fu_2719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_7_fu_2724_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_38_fu_2746_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_8_fu_2743_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_16_fu_2749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_17_fu_2755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_8_fu_2760_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_39_fu_2775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_9_fu_2772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_18_fu_2778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_19_fu_2784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_9_fu_2789_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_40_fu_2811_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_10_fu_2808_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_20_fu_2814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_21_fu_2820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_10_fu_2825_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_41_fu_2840_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_11_fu_2837_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_22_fu_2843_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_23_fu_2849_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_11_fu_2854_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_42_fu_2876_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_12_fu_2873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_24_fu_2879_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_25_fu_2885_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_12_fu_2890_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_43_fu_2905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_13_fu_2902_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_26_fu_2908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_27_fu_2914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_13_fu_2919_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_44_fu_2942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_14_fu_2939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_28_fu_2945_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_29_fu_2951_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_14_fu_2956_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_45_fu_2971_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_15_fu_2968_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_30_fu_2974_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_31_fu_2980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_15_fu_2985_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_46_fu_3007_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_16_fu_3004_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_32_fu_3010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_33_fu_3016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_16_fu_3021_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_47_fu_3036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_17_fu_3033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_34_fu_3039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_35_fu_3045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_17_fu_3050_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_48_fu_3072_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_18_fu_3069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_36_fu_3075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_37_fu_3081_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_18_fu_3086_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_49_fu_3101_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_19_fu_3098_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_38_fu_3104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_39_fu_3110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_19_fu_3115_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_50_fu_3137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_20_fu_3134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_40_fu_3140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_41_fu_3146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_20_fu_3151_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_51_fu_3166_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_21_fu_3163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_42_fu_3169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_43_fu_3175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_21_fu_3180_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_52_fu_3202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_22_fu_3199_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_44_fu_3205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_45_fu_3211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_22_fu_3216_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_53_fu_3231_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_23_fu_3228_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_46_fu_3234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_47_fu_3240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_23_fu_3245_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_54_fu_3267_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_24_fu_3264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_48_fu_3270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_49_fu_3276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_24_fu_3281_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_55_fu_3296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_25_fu_3293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_50_fu_3299_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_51_fu_3305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_25_fu_3310_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_56_fu_3332_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_26_fu_3329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_52_fu_3335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_53_fu_3341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_26_fu_3346_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_57_fu_3361_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_27_fu_3358_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_54_fu_3364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_55_fu_3370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_27_fu_3375_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_58_fu_3397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_28_fu_3394_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_56_fu_3400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_57_fu_3406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_28_fu_3411_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_59_fu_3426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_29_fu_3423_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_58_fu_3429_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_59_fu_3435_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_29_fu_3440_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_86 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_86)) then
                if (((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cics_firstWord_load_load_fu_943_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                agg_result_V_0_1_i14_1_reg_4278 <= agg_result_V_0_1_i14_1_fu_1219_p3;
                agg_result_V_0_1_i14_2_reg_4288 <= agg_result_V_0_1_i14_2_fu_1265_p3;
                agg_result_V_0_1_i14_3_reg_4298 <= agg_result_V_0_1_i14_3_fu_1311_p3;
                agg_result_V_0_1_i15_1_reg_4318 <= agg_result_V_0_1_i15_1_fu_1403_p3;
                agg_result_V_0_1_i15_2_reg_4328 <= agg_result_V_0_1_i15_2_fu_1449_p3;
                agg_result_V_0_1_i16_1_reg_4348 <= agg_result_V_0_1_i16_1_fu_1541_p3;
                agg_result_V_0_1_i16_2_reg_4358 <= agg_result_V_0_1_i16_2_fu_1587_p3;
                agg_result_V_0_1_i17_1_reg_4378 <= agg_result_V_0_1_i17_1_fu_1679_p3;
                agg_result_V_0_1_i17_2_reg_4388 <= agg_result_V_0_1_i17_2_fu_1725_p3;
                agg_result_V_0_1_i17_3_reg_4398 <= agg_result_V_0_1_i17_3_fu_1771_p3;
                agg_result_V_0_1_i18_1_reg_4418 <= agg_result_V_0_1_i18_1_fu_1863_p3;
                agg_result_V_0_1_i18_2_reg_4428 <= agg_result_V_0_1_i18_2_fu_1909_p3;
                agg_result_V_0_1_i19_1_reg_4448 <= agg_result_V_0_1_i19_1_fu_2001_p3;
                agg_result_V_0_1_i19_2_reg_4458 <= agg_result_V_0_1_i19_2_fu_2047_p3;
                agg_result_V_0_1_i1_reg_4268 <= agg_result_V_0_1_i1_fu_1173_p3;
                agg_result_V_0_1_i20_1_reg_4478 <= agg_result_V_0_1_i20_1_fu_2139_p3;
                agg_result_V_0_1_i20_2_reg_4488 <= agg_result_V_0_1_i20_2_fu_2185_p3;
                agg_result_V_0_1_i20_3_reg_4498 <= agg_result_V_0_1_i20_3_fu_2231_p3;
                agg_result_V_0_1_i21_1_reg_4518 <= agg_result_V_0_1_i21_1_fu_2323_p3;
                agg_result_V_0_1_i21_2_reg_4528 <= agg_result_V_0_1_i21_2_fu_2369_p3;
                agg_result_V_0_1_i2_reg_4308 <= agg_result_V_0_1_i2_fu_1357_p3;
                agg_result_V_0_1_i3_reg_4338 <= agg_result_V_0_1_i3_fu_1495_p3;
                agg_result_V_0_1_i4_reg_4368 <= agg_result_V_0_1_i4_fu_1633_p3;
                agg_result_V_0_1_i5_reg_4408 <= agg_result_V_0_1_i5_fu_1817_p3;
                agg_result_V_0_1_i6_reg_4438 <= agg_result_V_0_1_i6_fu_1955_p3;
                agg_result_V_0_1_i7_reg_4468 <= agg_result_V_0_1_i7_fu_2093_p3;
                agg_result_V_0_1_i8_reg_4508 <= agg_result_V_0_1_i8_fu_2277_p3;
                agg_result_V_0_1_i9_reg_4538 <= agg_result_V_0_1_i9_fu_2415_p3;
                agg_result_V_0_1_i_i_reg_4248 <= agg_result_V_0_1_i_i_fu_1081_p3;
                agg_result_V_0_1_i_reg_4258 <= agg_result_V_0_1_i_fu_1127_p3;
                tmp_13_reg_4253 <= add_ln700_fu_1093_p2(16 downto 16);
                tmp_14_reg_4263 <= add_ln700_1_fu_1139_p2(16 downto 16);
                tmp_16_reg_4273 <= add_ln700_2_fu_1185_p2(16 downto 16);
                tmp_17_reg_4283 <= add_ln700_3_fu_1231_p2(16 downto 16);
                tmp_18_reg_4293 <= add_ln700_4_fu_1277_p2(16 downto 16);
                tmp_19_reg_4303 <= add_ln700_5_fu_1323_p2(16 downto 16);
                tmp_21_reg_4313 <= add_ln700_6_fu_1369_p2(16 downto 16);
                tmp_22_reg_4323 <= add_ln700_7_fu_1415_p2(16 downto 16);
                tmp_23_reg_4333 <= add_ln700_8_fu_1461_p2(16 downto 16);
                tmp_24_reg_4343 <= add_ln700_9_fu_1507_p2(16 downto 16);
                tmp_25_reg_4353 <= add_ln700_10_fu_1553_p2(16 downto 16);
                tmp_26_reg_4363 <= add_ln700_11_fu_1599_p2(16 downto 16);
                tmp_27_reg_4373 <= add_ln700_12_fu_1645_p2(16 downto 16);
                tmp_28_reg_4383 <= add_ln700_13_fu_1691_p2(16 downto 16);
                tmp_30_reg_4393 <= add_ln700_14_fu_1737_p2(16 downto 16);
                tmp_31_reg_4403 <= add_ln700_15_fu_1783_p2(16 downto 16);
                tmp_32_reg_4413 <= add_ln700_16_fu_1829_p2(16 downto 16);
                tmp_33_reg_4423 <= add_ln700_17_fu_1875_p2(16 downto 16);
                tmp_34_reg_4433 <= add_ln700_18_fu_1921_p2(16 downto 16);
                tmp_35_reg_4443 <= add_ln700_19_fu_1967_p2(16 downto 16);
                tmp_36_reg_4453 <= add_ln700_20_fu_2013_p2(16 downto 16);
                tmp_37_reg_4463 <= add_ln700_21_fu_2059_p2(16 downto 16);
                tmp_38_reg_4473 <= add_ln700_22_fu_2105_p2(16 downto 16);
                tmp_39_reg_4483 <= add_ln700_23_fu_2151_p2(16 downto 16);
                tmp_40_reg_4493 <= add_ln700_24_fu_2197_p2(16 downto 16);
                tmp_41_reg_4503 <= add_ln700_25_fu_2243_p2(16 downto 16);
                tmp_42_reg_4513 <= add_ln700_26_fu_2289_p2(16 downto 16);
                tmp_43_reg_4523 <= add_ln700_27_fu_2335_p2(16 downto 16);
                tmp_44_reg_4533 <= add_ln700_28_fu_2381_p2(16 downto 16);
                tmp_45_reg_4543 <= add_ln700_29_fu_2427_p2(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_fu_3519_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= tmp_last_V_reg_4012;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4064 <= ap_sig_allocacmp_cics_firstWord_load;
                cics_ip_sums_sum_V_0_1_reg_4068 <= ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
                cics_ip_sums_sum_V_1_10_reg_4176 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
                cics_ip_sums_sum_V_1_11_reg_4182 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
                cics_ip_sums_sum_V_1_1_reg_4074 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
                cics_ip_sums_sum_V_1_2_reg_4128 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
                cics_ip_sums_sum_V_1_3_reg_4134 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
                cics_ip_sums_sum_V_1_4_reg_4140 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
                cics_ip_sums_sum_V_1_5_reg_4146 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
                cics_ip_sums_sum_V_1_6_reg_4152 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
                cics_ip_sums_sum_V_1_7_reg_4158 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
                cics_ip_sums_sum_V_1_8_reg_4164 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
                cics_ip_sums_sum_V_1_9_reg_4170 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
                cics_ip_sums_sum_V_2_10_reg_4236 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
                cics_ip_sums_sum_V_2_11_reg_4242 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
                cics_ip_sums_sum_V_2_1_reg_4080 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
                cics_ip_sums_sum_V_2_2_reg_4188 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
                cics_ip_sums_sum_V_2_3_reg_4194 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
                cics_ip_sums_sum_V_2_4_reg_4200 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
                cics_ip_sums_sum_V_2_5_reg_4206 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
                cics_ip_sums_sum_V_2_6_reg_4212 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
                cics_ip_sums_sum_V_2_7_reg_4218 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
                cics_ip_sums_sum_V_2_8_reg_4224 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
                cics_ip_sums_sum_V_2_9_reg_4230 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
                cics_ip_sums_sum_V_3_1_reg_4086 <= ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
                cics_ip_sums_sum_V_4_1_reg_4092 <= ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
                cics_ip_sums_sum_V_5_1_reg_4098 <= ap_sig_allocacmp_cics_ip_sums_sum_V_5_1;
                cics_ip_sums_sum_V_6_1_reg_4104 <= ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
                cics_ip_sums_sum_V_7_1_reg_4110 <= ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
                cics_ip_sums_sum_V_8_1_reg_4116 <= ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
                cics_ip_sums_sum_V_9_1_reg_4122 <= ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
                tmp_data_V_reg_3998 <= ipDataMetaFifo_V_dat_dout;
                tmp_keep_V_reg_4007 <= ipDataMetaFifo_V_kee_dout;
                tmp_last_V_reg_4012 <= ipDataMetaFifo_V_las_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_1_fu_3524_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= select_ln566_fu_3529_p3;
                cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3536_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_6_fu_3619_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3624_p3;
                cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3631_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_7_fu_3638_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3643_p3;
                cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3650_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_8_fu_3657_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3662_p3;
                cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3669_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_9_fu_3676_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3681_p3;
                cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3688_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_10_fu_3695_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3700_p3;
                cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3707_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_2_fu_3543_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3548_p3;
                cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3555_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_11_fu_3714_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3719_p3;
                cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3726_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_12_fu_3733_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3738_p3;
                cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3745_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_13_fu_3752_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3757_p3;
                cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_14_fu_3771_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3776_p3;
                cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3783_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_15_fu_3790_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3795_p3;
                cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3802_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_3_fu_3562_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3567_p3;
                cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3574_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_4_fu_3581_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3586_p3;
                cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3593_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_5_fu_3600_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3605_p3;
                cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3612_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_3994 <= tmp_nbreadreq_fu_388_p5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_10_fu_2639_p2 <= std_logic_vector(unsigned(zext_ln214_35_fu_2636_p1) + unsigned(trunc_ln700_5_fu_2633_p1));
    add_ln214_11_fu_2645_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i14_3_reg_4298) + unsigned(add_ln214_10_fu_2639_p2));
    add_ln214_12_fu_2684_p2 <= std_logic_vector(unsigned(zext_ln214_36_fu_2681_p1) + unsigned(trunc_ln700_6_fu_2678_p1));
    add_ln214_13_fu_2690_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i2_reg_4308) + unsigned(add_ln214_12_fu_2684_p2));
    add_ln214_14_fu_2713_p2 <= std_logic_vector(unsigned(zext_ln214_37_fu_2710_p1) + unsigned(trunc_ln700_7_fu_2707_p1));
    add_ln214_15_fu_2719_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i15_1_reg_4318) + unsigned(add_ln214_14_fu_2713_p2));
    add_ln214_16_fu_2749_p2 <= std_logic_vector(unsigned(zext_ln214_38_fu_2746_p1) + unsigned(trunc_ln700_8_fu_2743_p1));
    add_ln214_17_fu_2755_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i15_2_reg_4328) + unsigned(add_ln214_16_fu_2749_p2));
    add_ln214_18_fu_2778_p2 <= std_logic_vector(unsigned(zext_ln214_39_fu_2775_p1) + unsigned(trunc_ln700_9_fu_2772_p1));
    add_ln214_19_fu_2784_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i3_reg_4338) + unsigned(add_ln214_18_fu_2778_p2));
    add_ln214_1_fu_2470_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i_i_reg_4248) + unsigned(add_ln214_fu_2464_p2));
    add_ln214_20_fu_2814_p2 <= std_logic_vector(unsigned(zext_ln214_40_fu_2811_p1) + unsigned(trunc_ln700_10_fu_2808_p1));
    add_ln214_21_fu_2820_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i16_1_reg_4348) + unsigned(add_ln214_20_fu_2814_p2));
    add_ln214_22_fu_2843_p2 <= std_logic_vector(unsigned(zext_ln214_41_fu_2840_p1) + unsigned(trunc_ln700_11_fu_2837_p1));
    add_ln214_23_fu_2849_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i16_2_reg_4358) + unsigned(add_ln214_22_fu_2843_p2));
    add_ln214_24_fu_2879_p2 <= std_logic_vector(unsigned(zext_ln214_42_fu_2876_p1) + unsigned(trunc_ln700_12_fu_2873_p1));
    add_ln214_25_fu_2885_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i4_reg_4368) + unsigned(add_ln214_24_fu_2879_p2));
    add_ln214_26_fu_2908_p2 <= std_logic_vector(unsigned(zext_ln214_43_fu_2905_p1) + unsigned(trunc_ln700_13_fu_2902_p1));
    add_ln214_27_fu_2914_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i17_1_reg_4378) + unsigned(add_ln214_26_fu_2908_p2));
    add_ln214_28_fu_2945_p2 <= std_logic_vector(unsigned(zext_ln214_44_fu_2942_p1) + unsigned(trunc_ln700_14_fu_2939_p1));
    add_ln214_29_fu_2951_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i17_2_reg_4388) + unsigned(add_ln214_28_fu_2945_p2));
    add_ln214_2_fu_2500_p2 <= std_logic_vector(unsigned(zext_ln214_31_fu_2497_p1) + unsigned(trunc_ln700_1_fu_2494_p1));
    add_ln214_30_fu_2974_p2 <= std_logic_vector(unsigned(zext_ln214_45_fu_2971_p1) + unsigned(trunc_ln700_15_fu_2968_p1));
    add_ln214_31_fu_2980_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i17_3_reg_4398) + unsigned(add_ln214_30_fu_2974_p2));
    add_ln214_32_fu_3010_p2 <= std_logic_vector(unsigned(zext_ln214_46_fu_3007_p1) + unsigned(trunc_ln700_16_fu_3004_p1));
    add_ln214_33_fu_3016_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i5_reg_4408) + unsigned(add_ln214_32_fu_3010_p2));
    add_ln214_34_fu_3039_p2 <= std_logic_vector(unsigned(zext_ln214_47_fu_3036_p1) + unsigned(trunc_ln700_17_fu_3033_p1));
    add_ln214_35_fu_3045_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i18_1_reg_4418) + unsigned(add_ln214_34_fu_3039_p2));
    add_ln214_36_fu_3075_p2 <= std_logic_vector(unsigned(zext_ln214_48_fu_3072_p1) + unsigned(trunc_ln700_18_fu_3069_p1));
    add_ln214_37_fu_3081_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i18_2_reg_4428) + unsigned(add_ln214_36_fu_3075_p2));
    add_ln214_38_fu_3104_p2 <= std_logic_vector(unsigned(zext_ln214_49_fu_3101_p1) + unsigned(trunc_ln700_19_fu_3098_p1));
    add_ln214_39_fu_3110_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i6_reg_4438) + unsigned(add_ln214_38_fu_3104_p2));
    add_ln214_3_fu_2506_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i_reg_4258) + unsigned(add_ln214_2_fu_2500_p2));
    add_ln214_40_fu_3140_p2 <= std_logic_vector(unsigned(zext_ln214_50_fu_3137_p1) + unsigned(trunc_ln700_20_fu_3134_p1));
    add_ln214_41_fu_3146_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i19_1_reg_4448) + unsigned(add_ln214_40_fu_3140_p2));
    add_ln214_42_fu_3169_p2 <= std_logic_vector(unsigned(zext_ln214_51_fu_3166_p1) + unsigned(trunc_ln700_21_fu_3163_p1));
    add_ln214_43_fu_3175_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i19_2_reg_4458) + unsigned(add_ln214_42_fu_3169_p2));
    add_ln214_44_fu_3205_p2 <= std_logic_vector(unsigned(zext_ln214_52_fu_3202_p1) + unsigned(trunc_ln700_22_fu_3199_p1));
    add_ln214_45_fu_3211_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i7_reg_4468) + unsigned(add_ln214_44_fu_3205_p2));
    add_ln214_46_fu_3234_p2 <= std_logic_vector(unsigned(zext_ln214_53_fu_3231_p1) + unsigned(trunc_ln700_23_fu_3228_p1));
    add_ln214_47_fu_3240_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i20_1_reg_4478) + unsigned(add_ln214_46_fu_3234_p2));
    add_ln214_48_fu_3270_p2 <= std_logic_vector(unsigned(zext_ln214_54_fu_3267_p1) + unsigned(trunc_ln700_24_fu_3264_p1));
    add_ln214_49_fu_3276_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i20_2_reg_4488) + unsigned(add_ln214_48_fu_3270_p2));
    add_ln214_4_fu_2545_p2 <= std_logic_vector(unsigned(zext_ln214_32_fu_2542_p1) + unsigned(trunc_ln700_2_fu_2539_p1));
    add_ln214_50_fu_3299_p2 <= std_logic_vector(unsigned(zext_ln214_55_fu_3296_p1) + unsigned(trunc_ln700_25_fu_3293_p1));
    add_ln214_51_fu_3305_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i20_3_reg_4498) + unsigned(add_ln214_50_fu_3299_p2));
    add_ln214_52_fu_3335_p2 <= std_logic_vector(unsigned(zext_ln214_56_fu_3332_p1) + unsigned(trunc_ln700_26_fu_3329_p1));
    add_ln214_53_fu_3341_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i8_reg_4508) + unsigned(add_ln214_52_fu_3335_p2));
    add_ln214_54_fu_3364_p2 <= std_logic_vector(unsigned(zext_ln214_57_fu_3361_p1) + unsigned(trunc_ln700_27_fu_3358_p1));
    add_ln214_55_fu_3370_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i21_1_reg_4518) + unsigned(add_ln214_54_fu_3364_p2));
    add_ln214_56_fu_3400_p2 <= std_logic_vector(unsigned(zext_ln214_58_fu_3397_p1) + unsigned(trunc_ln700_28_fu_3394_p1));
    add_ln214_57_fu_3406_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i21_2_reg_4528) + unsigned(add_ln214_56_fu_3400_p2));
    add_ln214_58_fu_3429_p2 <= std_logic_vector(unsigned(zext_ln214_59_fu_3426_p1) + unsigned(trunc_ln700_29_fu_3423_p1));
    add_ln214_59_fu_3435_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i9_reg_4538) + unsigned(add_ln214_58_fu_3429_p2));
    add_ln214_5_fu_2551_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i1_reg_4268) + unsigned(add_ln214_4_fu_2545_p2));
    add_ln214_6_fu_2574_p2 <= std_logic_vector(unsigned(zext_ln214_33_fu_2571_p1) + unsigned(trunc_ln700_3_fu_2568_p1));
    add_ln214_7_fu_2580_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i14_1_reg_4278) + unsigned(add_ln214_6_fu_2574_p2));
    add_ln214_8_fu_2610_p2 <= std_logic_vector(unsigned(zext_ln214_34_fu_2607_p1) + unsigned(trunc_ln700_4_fu_2604_p1));
    add_ln214_9_fu_2616_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i14_2_reg_4288) + unsigned(add_ln214_8_fu_2610_p2));
    add_ln214_fu_2464_p2 <= std_logic_vector(unsigned(zext_ln214_30_fu_2461_p1) + unsigned(trunc_ln700_fu_2458_p1));
    add_ln700_10_fu_1553_p2 <= std_logic_vector(unsigned(zext_ln700_10_fu_1549_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_2));
    add_ln700_11_fu_1599_p2 <= std_logic_vector(unsigned(zext_ln700_11_fu_1595_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_3));
    add_ln700_12_fu_1645_p2 <= std_logic_vector(unsigned(zext_ln700_12_fu_1641_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_4));
    add_ln700_13_fu_1691_p2 <= std_logic_vector(unsigned(zext_ln700_13_fu_1687_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_5));
    add_ln700_14_fu_1737_p2 <= std_logic_vector(unsigned(zext_ln700_14_fu_1733_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_6));
    add_ln700_15_fu_1783_p2 <= std_logic_vector(unsigned(zext_ln700_15_fu_1779_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_7));
    add_ln700_16_fu_1829_p2 <= std_logic_vector(unsigned(zext_ln700_16_fu_1825_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_8));
    add_ln700_17_fu_1875_p2 <= std_logic_vector(unsigned(zext_ln700_17_fu_1871_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_9));
    add_ln700_18_fu_1921_p2 <= std_logic_vector(unsigned(zext_ln700_18_fu_1917_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_10));
    add_ln700_19_fu_1967_p2 <= std_logic_vector(unsigned(zext_ln700_19_fu_1963_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_11));
    add_ln700_1_fu_1139_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_1135_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_1));
    add_ln700_20_fu_2013_p2 <= std_logic_vector(unsigned(zext_ln700_20_fu_2009_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_2));
    add_ln700_21_fu_2059_p2 <= std_logic_vector(unsigned(zext_ln700_21_fu_2055_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_3));
    add_ln700_22_fu_2105_p2 <= std_logic_vector(unsigned(zext_ln700_22_fu_2101_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_4));
    add_ln700_23_fu_2151_p2 <= std_logic_vector(unsigned(zext_ln700_23_fu_2147_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_5));
    add_ln700_24_fu_2197_p2 <= std_logic_vector(unsigned(zext_ln700_24_fu_2193_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_6));
    add_ln700_25_fu_2243_p2 <= std_logic_vector(unsigned(zext_ln700_25_fu_2239_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_7));
    add_ln700_26_fu_2289_p2 <= std_logic_vector(unsigned(zext_ln700_26_fu_2285_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_8));
    add_ln700_27_fu_2335_p2 <= std_logic_vector(unsigned(zext_ln700_27_fu_2331_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_9));
    add_ln700_28_fu_2381_p2 <= std_logic_vector(unsigned(zext_ln700_28_fu_2377_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_10));
    add_ln700_29_fu_2427_p2 <= std_logic_vector(unsigned(zext_ln700_29_fu_2423_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_11));
    add_ln700_2_fu_1185_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_1181_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_1));
    add_ln700_3_fu_1231_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_1227_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_3_1));
    add_ln700_4_fu_1277_p2 <= std_logic_vector(unsigned(zext_ln700_4_fu_1273_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_4_1));
    add_ln700_5_fu_1323_p2 <= std_logic_vector(unsigned(zext_ln700_5_fu_1319_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_5_1));
    add_ln700_6_fu_1369_p2 <= std_logic_vector(unsigned(zext_ln700_6_fu_1365_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_6_1));
    add_ln700_7_fu_1415_p2 <= std_logic_vector(unsigned(zext_ln700_7_fu_1411_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_7_1));
    add_ln700_8_fu_1461_p2 <= std_logic_vector(unsigned(zext_ln700_8_fu_1457_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_8_1));
    add_ln700_9_fu_1507_p2 <= std_logic_vector(unsigned(zext_ln700_9_fu_1503_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_9_1));
    add_ln700_fu_1093_p2 <= std_logic_vector(unsigned(zext_ln700_fu_1089_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_0_1));
    agg_result_V_0_1_i14_1_fu_1219_p3 <= (p_Result_2_1_i142_s_fu_1209_p4 & p_Result_2_i141_i_fu_1199_p4);
    agg_result_V_0_1_i14_2_fu_1265_p3 <= (p_Result_2_1_i145_s_fu_1255_p4 & p_Result_2_i144_i_fu_1245_p4);
    agg_result_V_0_1_i14_3_fu_1311_p3 <= (p_Result_2_1_i148_s_fu_1301_p4 & p_Result_2_i147_i_fu_1291_p4);
    agg_result_V_0_1_i15_1_fu_1403_p3 <= (p_Result_2_1_i154_s_fu_1393_p4 & p_Result_2_i153_i_fu_1383_p4);
    agg_result_V_0_1_i15_2_fu_1449_p3 <= (p_Result_2_1_i157_s_fu_1439_p4 & p_Result_2_i156_i_fu_1429_p4);
    agg_result_V_0_1_i16_1_fu_1541_p3 <= (p_Result_2_1_i163_s_fu_1531_p4 & p_Result_2_i162_i_fu_1521_p4);
    agg_result_V_0_1_i16_2_fu_1587_p3 <= (p_Result_2_1_i166_s_fu_1577_p4 & p_Result_2_i165_i_fu_1567_p4);
    agg_result_V_0_1_i17_1_fu_1679_p3 <= (p_Result_2_1_i172_s_fu_1669_p4 & p_Result_2_i171_i_fu_1659_p4);
    agg_result_V_0_1_i17_2_fu_1725_p3 <= (p_Result_2_1_i175_s_fu_1715_p4 & p_Result_2_i174_i_fu_1705_p4);
    agg_result_V_0_1_i17_3_fu_1771_p3 <= (p_Result_2_1_i178_s_fu_1761_p4 & p_Result_2_i177_i_fu_1751_p4);
    agg_result_V_0_1_i18_1_fu_1863_p3 <= (p_Result_2_1_i184_s_fu_1853_p4 & p_Result_2_i183_i_fu_1843_p4);
    agg_result_V_0_1_i18_2_fu_1909_p3 <= (p_Result_2_1_i187_s_fu_1899_p4 & p_Result_2_i186_i_fu_1889_p4);
    agg_result_V_0_1_i19_1_fu_2001_p3 <= (p_Result_2_1_i193_s_fu_1991_p4 & p_Result_2_i192_i_fu_1981_p4);
    agg_result_V_0_1_i19_2_fu_2047_p3 <= (p_Result_2_1_i196_s_fu_2037_p4 & p_Result_2_i195_i_fu_2027_p4);
    agg_result_V_0_1_i1_fu_1173_p3 <= (p_Result_2_1_i139_s_fu_1163_p4 & p_Result_2_i138_i_fu_1153_p4);
    agg_result_V_0_1_i20_1_fu_2139_p3 <= (p_Result_2_1_i202_s_fu_2129_p4 & p_Result_2_i201_i_fu_2119_p4);
    agg_result_V_0_1_i20_2_fu_2185_p3 <= (p_Result_2_1_i205_s_fu_2175_p4 & p_Result_2_i204_i_fu_2165_p4);
    agg_result_V_0_1_i20_3_fu_2231_p3 <= (p_Result_2_1_i208_s_fu_2221_p4 & p_Result_2_i207_i_fu_2211_p4);
    agg_result_V_0_1_i21_1_fu_2323_p3 <= (p_Result_2_1_i214_s_fu_2313_p4 & p_Result_2_i213_i_fu_2303_p4);
    agg_result_V_0_1_i21_2_fu_2369_p3 <= (p_Result_2_1_i217_s_fu_2359_p4 & p_Result_2_i216_i_fu_2349_p4);
    agg_result_V_0_1_i2_fu_1357_p3 <= (p_Result_2_1_i151_s_fu_1347_p4 & p_Result_2_i150_i_fu_1337_p4);
    agg_result_V_0_1_i3_fu_1495_p3 <= (p_Result_2_1_i160_s_fu_1485_p4 & p_Result_2_i159_i_fu_1475_p4);
    agg_result_V_0_1_i4_fu_1633_p3 <= (p_Result_2_1_i169_s_fu_1623_p4 & p_Result_2_i168_i_fu_1613_p4);
    agg_result_V_0_1_i5_fu_1817_p3 <= (p_Result_2_1_i181_s_fu_1807_p4 & p_Result_2_i180_i_fu_1797_p4);
    agg_result_V_0_1_i6_fu_1955_p3 <= (p_Result_2_1_i190_s_fu_1945_p4 & p_Result_2_i189_i_fu_1935_p4);
    agg_result_V_0_1_i7_fu_2093_p3 <= (p_Result_2_1_i199_s_fu_2083_p4 & p_Result_2_i198_i_fu_2073_p4);
    agg_result_V_0_1_i8_fu_2277_p3 <= (p_Result_2_1_i211_s_fu_2267_p4 & p_Result_2_i210_i_fu_2257_p4);
    agg_result_V_0_1_i9_fu_2415_p3 <= (p_Result_2_1_i220_s_fu_2405_p4 & p_Result_2_i219_i_fu_2395_p4);
    agg_result_V_0_1_i_fu_1127_p3 <= (p_Result_2_1_i136_s_fu_1117_p4 & p_Result_2_i135_i_fu_1107_p4);
    agg_result_V_0_1_i_i_fu_1081_p3 <= (trunc_ln647_3_fu_1077_p1 & p_Result_2_i_i_fu_1067_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_388_p5, ipDataCheckFifo_V_full_n, tmp_reg_3994, iph_subSumsFifoOut_V_full_n, ap_predicate_op429_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1)) or ((tmp_reg_3994 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_388_p5, ipDataCheckFifo_V_full_n, tmp_reg_3994, iph_subSumsFifoOut_V_full_n, ap_predicate_op429_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1)) or ((tmp_reg_3994 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op5, tmp_nbreadreq_fu_388_p5, ipDataCheckFifo_V_full_n, tmp_reg_3994, iph_subSumsFifoOut_V_full_n, ap_predicate_op429_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1)) or ((tmp_reg_3994 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op5, tmp_nbreadreq_fu_388_p5)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (io_acc_block_signal_op5 = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ipDataCheckFifo_V_full_n, tmp_reg_3994, iph_subSumsFifoOut_V_full_n, ap_predicate_op429_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1)) or ((tmp_reg_3994 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_86_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_86 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, xor_ln887_fu_2479_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4 <= xor_ln887_fu_2479_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_fu_2486_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4 <= select_ln887_fu_2486_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_1_fu_2515_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4 <= select_ln887_1_fu_2515_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_5_fu_2801_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4 <= icmp_ln887_5_fu_2801_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_10_fu_2829_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4 <= select_ln887_10_fu_2829_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_11_fu_2858_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4 <= select_ln887_11_fu_2858_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_6_fu_2866_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4 <= icmp_ln887_6_fu_2866_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_12_fu_2894_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4 <= select_ln887_12_fu_2894_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_13_fu_2923_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4 <= select_ln887_13_fu_2923_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, tmp_data_V_reg_3998, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4 <= tmp_data_V_reg_3998(3 downto 3);
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_14_fu_2960_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4 <= select_ln887_14_fu_2960_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_15_fu_2989_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4 <= select_ln887_15_fu_2989_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_7_fu_2997_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4 <= icmp_ln887_7_fu_2997_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_16_fu_3025_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4 <= select_ln887_16_fu_3025_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_17_fu_3054_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4 <= select_ln887_17_fu_3054_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_8_fu_3062_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4 <= icmp_ln887_8_fu_3062_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_18_fu_3090_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4 <= select_ln887_18_fu_3090_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_19_fu_3119_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4 <= select_ln887_19_fu_3119_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_1_fu_2532_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4 <= icmp_ln887_1_fu_2532_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_2_fu_2560_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4 <= select_ln887_2_fu_2560_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_9_fu_3127_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4 <= icmp_ln887_9_fu_3127_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_20_fu_3155_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4 <= select_ln887_20_fu_3155_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_21_fu_3184_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4 <= select_ln887_21_fu_3184_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_10_fu_3192_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4 <= icmp_ln887_10_fu_3192_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_22_fu_3220_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4 <= select_ln887_22_fu_3220_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_23_fu_3249_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4 <= select_ln887_23_fu_3249_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_11_fu_3257_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4 <= icmp_ln887_11_fu_3257_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_24_fu_3285_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4 <= select_ln887_24_fu_3285_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_25_fu_3314_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4 <= select_ln887_25_fu_3314_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_12_fu_3322_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4 <= icmp_ln887_12_fu_3322_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_26_fu_3350_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4 <= select_ln887_26_fu_3350_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_27_fu_3379_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4 <= select_ln887_27_fu_3379_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_13_fu_3387_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4 <= icmp_ln887_13_fu_3387_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_28_fu_3415_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4 <= select_ln887_28_fu_3415_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_29_fu_3444_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4 <= select_ln887_29_fu_3444_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_3_fu_2589_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4 <= select_ln887_3_fu_2589_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_2_fu_2597_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4 <= icmp_ln887_2_fu_2597_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_4_fu_2625_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4 <= select_ln887_4_fu_2625_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_5_fu_2654_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4 <= select_ln887_5_fu_2654_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_3_fu_2671_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4 <= icmp_ln887_3_fu_2671_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_6_fu_2699_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4 <= select_ln887_6_fu_2699_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_7_fu_2728_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4 <= select_ln887_7_fu_2728_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, icmp_ln887_4_fu_2736_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4 <= icmp_ln887_4_fu_2736_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_8_fu_2764_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4 <= select_ln887_8_fu_2764_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064, select_ln887_9_fu_2793_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590)
    begin
        if (((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4 <= select_ln887_9_fu_2793_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op429_write_state2_assign_proc : process(tmp_reg_3994, cics_firstWord_load_reg_4064)
    begin
                ap_predicate_op429_write_state2 <= ((cics_firstWord_load_reg_4064 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_cics_firstWord_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_firstWord, ap_block_pp0_stage0, tmp_last_V_reg_4012, or_ln566_fu_3519_p2)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_fu_3519_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_firstWord_load <= tmp_last_V_reg_4012;
        else 
            ap_sig_allocacmp_cics_firstWord_load <= cics_firstWord;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_0_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_0, ap_block_pp0_stage0, select_ln566_fu_3529_p3, or_ln566_1_fu_3524_p2)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_1_fu_3524_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 <= select_ln566_fu_3529_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 <= cics_ip_sums_sum_V_0;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_1, ap_block_pp0_stage0, or_ln566_1_fu_3524_p2, select_ln566_1_fu_3536_p3)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_1_fu_3524_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 <= select_ln566_1_fu_3536_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 <= cics_ip_sums_sum_V_1;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_18, ap_block_pp0_stage0, select_ln566_18_fu_3700_p3, or_ln566_10_fu_3695_p2)
    begin
        if (((or_ln566_10_fu_3695_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 <= select_ln566_18_fu_3700_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 <= cics_ip_sums_sum_V_18;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_19, ap_block_pp0_stage0, or_ln566_10_fu_3695_p2, select_ln566_19_fu_3707_p3)
    begin
        if (((or_ln566_10_fu_3695_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 <= select_ln566_19_fu_3707_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 <= cics_ip_sums_sum_V_19;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_10, ap_block_pp0_stage0, select_ln566_10_fu_3624_p3, or_ln566_6_fu_3619_p2)
    begin
        if (((or_ln566_6_fu_3619_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 <= select_ln566_10_fu_3624_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 <= cics_ip_sums_sum_V_10;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_11, ap_block_pp0_stage0, or_ln566_6_fu_3619_p2, select_ln566_11_fu_3631_p3)
    begin
        if (((or_ln566_6_fu_3619_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 <= select_ln566_11_fu_3631_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 <= cics_ip_sums_sum_V_11;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_12, ap_block_pp0_stage0, select_ln566_12_fu_3643_p3, or_ln566_7_fu_3638_p2)
    begin
        if (((or_ln566_7_fu_3638_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 <= select_ln566_12_fu_3643_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 <= cics_ip_sums_sum_V_12;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_13, ap_block_pp0_stage0, or_ln566_7_fu_3638_p2, select_ln566_13_fu_3650_p3)
    begin
        if (((or_ln566_7_fu_3638_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 <= select_ln566_13_fu_3650_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 <= cics_ip_sums_sum_V_13;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_14, ap_block_pp0_stage0, select_ln566_14_fu_3662_p3, or_ln566_8_fu_3657_p2)
    begin
        if (((or_ln566_8_fu_3657_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 <= select_ln566_14_fu_3662_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 <= cics_ip_sums_sum_V_14;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_15, ap_block_pp0_stage0, or_ln566_8_fu_3657_p2, select_ln566_15_fu_3669_p3)
    begin
        if (((or_ln566_8_fu_3657_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 <= select_ln566_15_fu_3669_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 <= cics_ip_sums_sum_V_15;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_16, ap_block_pp0_stage0, select_ln566_16_fu_3681_p3, or_ln566_9_fu_3676_p2)
    begin
        if (((or_ln566_9_fu_3676_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 <= select_ln566_16_fu_3681_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 <= cics_ip_sums_sum_V_16;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_17, ap_block_pp0_stage0, or_ln566_9_fu_3676_p2, select_ln566_17_fu_3688_p3)
    begin
        if (((or_ln566_9_fu_3676_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 <= select_ln566_17_fu_3688_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 <= cics_ip_sums_sum_V_17;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_2, ap_block_pp0_stage0, select_ln566_2_fu_3548_p3, or_ln566_2_fu_3543_p2)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_2_fu_3543_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 <= select_ln566_2_fu_3548_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 <= cics_ip_sums_sum_V_2;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_28, ap_block_pp0_stage0, select_ln566_28_fu_3795_p3, or_ln566_15_fu_3790_p2)
    begin
        if (((or_ln566_15_fu_3790_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 <= select_ln566_28_fu_3795_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 <= cics_ip_sums_sum_V_28;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_29, ap_block_pp0_stage0, or_ln566_15_fu_3790_p2, select_ln566_29_fu_3802_p3)
    begin
        if (((or_ln566_15_fu_3790_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 <= select_ln566_29_fu_3802_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 <= cics_ip_sums_sum_V_29;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_20, ap_block_pp0_stage0, select_ln566_20_fu_3719_p3, or_ln566_11_fu_3714_p2)
    begin
        if (((or_ln566_11_fu_3714_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 <= select_ln566_20_fu_3719_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 <= cics_ip_sums_sum_V_20;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_21, ap_block_pp0_stage0, or_ln566_11_fu_3714_p2, select_ln566_21_fu_3726_p3)
    begin
        if (((or_ln566_11_fu_3714_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 <= select_ln566_21_fu_3726_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 <= cics_ip_sums_sum_V_21;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_22, ap_block_pp0_stage0, select_ln566_22_fu_3738_p3, or_ln566_12_fu_3733_p2)
    begin
        if (((or_ln566_12_fu_3733_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 <= select_ln566_22_fu_3738_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 <= cics_ip_sums_sum_V_22;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_23, ap_block_pp0_stage0, or_ln566_12_fu_3733_p2, select_ln566_23_fu_3745_p3)
    begin
        if (((or_ln566_12_fu_3733_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 <= select_ln566_23_fu_3745_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 <= cics_ip_sums_sum_V_23;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_24, ap_block_pp0_stage0, select_ln566_24_fu_3757_p3, or_ln566_13_fu_3752_p2)
    begin
        if (((or_ln566_13_fu_3752_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 <= select_ln566_24_fu_3757_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 <= cics_ip_sums_sum_V_24;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_25, ap_block_pp0_stage0, or_ln566_13_fu_3752_p2, select_ln566_25_fu_3764_p3)
    begin
        if (((or_ln566_13_fu_3752_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 <= select_ln566_25_fu_3764_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 <= cics_ip_sums_sum_V_25;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_26, ap_block_pp0_stage0, select_ln566_26_fu_3776_p3, or_ln566_14_fu_3771_p2)
    begin
        if (((or_ln566_14_fu_3771_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 <= select_ln566_26_fu_3776_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 <= cics_ip_sums_sum_V_26;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_27, ap_block_pp0_stage0, or_ln566_14_fu_3771_p2, select_ln566_27_fu_3783_p3)
    begin
        if (((or_ln566_14_fu_3771_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 <= select_ln566_27_fu_3783_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 <= cics_ip_sums_sum_V_27;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_3_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_3, ap_block_pp0_stage0, or_ln566_2_fu_3543_p2, select_ln566_3_fu_3555_p3)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_2_fu_3543_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 <= select_ln566_3_fu_3555_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 <= cics_ip_sums_sum_V_3;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_4_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_4, ap_block_pp0_stage0, select_ln566_4_fu_3567_p3, or_ln566_3_fu_3562_p2)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_3_fu_3562_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 <= select_ln566_4_fu_3567_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 <= cics_ip_sums_sum_V_4;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_5_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_5, ap_block_pp0_stage0, or_ln566_3_fu_3562_p2, select_ln566_5_fu_3574_p3)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_3_fu_3562_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_5_1 <= select_ln566_5_fu_3574_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_5_1 <= cics_ip_sums_sum_V_5;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_6_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_6, ap_block_pp0_stage0, select_ln566_6_fu_3586_p3, or_ln566_4_fu_3581_p2)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_4_fu_3581_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 <= select_ln566_6_fu_3586_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 <= cics_ip_sums_sum_V_6;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_7_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_7, ap_block_pp0_stage0, or_ln566_4_fu_3581_p2, select_ln566_7_fu_3593_p3)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (or_ln566_4_fu_3581_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 <= select_ln566_7_fu_3593_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 <= cics_ip_sums_sum_V_7;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_8_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_8, ap_block_pp0_stage0, select_ln566_8_fu_3605_p3, or_ln566_5_fu_3600_p2)
    begin
        if (((or_ln566_5_fu_3600_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 <= select_ln566_8_fu_3605_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 <= cics_ip_sums_sum_V_8;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_9_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, cics_ip_sums_sum_V_9, ap_block_pp0_stage0, or_ln566_5_fu_3600_p2, select_ln566_9_fu_3612_p3)
    begin
        if (((or_ln566_5_fu_3600_p2 = ap_const_lv1_1) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 <= select_ln566_9_fu_3612_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 <= cics_ip_sums_sum_V_9;
        end if; 
    end process;

    cics_firstWord_load_load_fu_943_p1 <= ap_sig_allocacmp_cics_firstWord_load;
    icmp_ln887_10_fu_3192_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln887_11_fu_3257_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln887_12_fu_3322_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln887_13_fu_3387_p2 <= "1" when (trunc_ln647_fu_2449_p1 = ap_const_lv4_F) else "0";
    icmp_ln887_1_fu_2532_p2 <= "0" when (tmp_15_fu_2523_p4 = ap_const_lv3_0) else "1";
    icmp_ln887_2_fu_2597_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln887_3_fu_2671_p2 <= "0" when (tmp_20_fu_2662_p4 = ap_const_lv2_0) else "1";
    icmp_ln887_4_fu_2736_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln887_5_fu_2801_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln887_6_fu_2866_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln887_7_fu_2997_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln887_8_fu_3062_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln887_9_fu_3127_p2 <= "1" when (unsigned(trunc_ln647_fu_2449_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln887_fu_2452_p2 <= "1" when (trunc_ln647_fu_2449_p1 = ap_const_lv4_0) else "0";
    io_acc_block_signal_op5 <= (ipDataMetaFifo_V_las_empty_n and ipDataMetaFifo_V_kee_empty_n and ipDataMetaFifo_V_dat_empty_n);

    ipDataCheckFifo_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ipDataCheckFifo_V_full_n, tmp_reg_3994, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataCheckFifo_V_blk_n <= ipDataCheckFifo_V_full_n;
        else 
            ipDataCheckFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ipDataCheckFifo_V_din <= ((tmp_last_V_reg_4012 & tmp_keep_V_reg_4007) & tmp_data_V_reg_3998);

    ipDataCheckFifo_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_3994, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_3994 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_V_write <= ap_const_logic_1;
        else 
            ipDataCheckFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_dat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_dat_empty_n, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_dat_blk_n <= ipDataMetaFifo_V_dat_empty_n;
        else 
            ipDataMetaFifo_V_dat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_dat_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_V_dat_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_dat_read <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_kee_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_kee_empty_n, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_kee_blk_n <= ipDataMetaFifo_V_kee_empty_n;
        else 
            ipDataMetaFifo_V_kee_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_kee_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_V_kee_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_kee_read <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_las_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_las_empty_n, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_las_blk_n <= ipDataMetaFifo_V_las_empty_n;
        else 
            ipDataMetaFifo_V_las_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_las_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_388_p5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_388_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_V_las_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_las_read <= ap_const_logic_0;
        end if; 
    end process;


    iph_subSumsFifoOut_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, iph_subSumsFifoOut_V_full_n, ap_predicate_op429_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            iph_subSumsFifoOut_V_blk_n <= iph_subSumsFifoOut_V_full_n;
        else 
            iph_subSumsFifoOut_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iph_subSumsFifoOut_V_din <= ((((((((((((((((((((((((((((((ap_const_lv34_0 & select_ln887_29_fu_3444_p3) & select_ln887_28_fu_3415_p3) & select_ln887_27_fu_3379_p3) & select_ln887_26_fu_3350_p3) & select_ln887_25_fu_3314_p3) & select_ln887_24_fu_3285_p3) & select_ln887_23_fu_3249_p3) & select_ln887_22_fu_3220_p3) & select_ln887_21_fu_3184_p3) & select_ln887_20_fu_3155_p3) & select_ln887_19_fu_3119_p3) & select_ln887_18_fu_3090_p3) & select_ln887_17_fu_3054_p3) & select_ln887_16_fu_3025_p3) & select_ln887_15_fu_2989_p3) & select_ln887_14_fu_2960_p3) & select_ln887_13_fu_2923_p3) & select_ln887_12_fu_2894_p3) & select_ln887_11_fu_2858_p3) & select_ln887_10_fu_2829_p3) & select_ln887_9_fu_2793_p3) & select_ln887_8_fu_2764_p3) & select_ln887_7_fu_2728_p3) & select_ln887_6_fu_2699_p3) & select_ln887_5_fu_2654_p3) & select_ln887_4_fu_2625_p3) & select_ln887_3_fu_2589_p3) & select_ln887_2_fu_2560_p3) & select_ln887_1_fu_2515_p3) & select_ln887_fu_2486_p3);

    iph_subSumsFifoOut_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op429_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op429_write_state2 = ap_const_boolean_1))) then 
            iph_subSumsFifoOut_V_write <= ap_const_logic_1;
        else 
            iph_subSumsFifoOut_V_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln566_10_fu_3695_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4);
    or_ln566_11_fu_3714_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4);
    or_ln566_12_fu_3733_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4);
    or_ln566_13_fu_3752_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4);
    or_ln566_14_fu_3771_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4);
    or_ln566_15_fu_3790_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4);
    or_ln566_1_fu_3524_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4);
    or_ln566_2_fu_3543_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4);
    or_ln566_3_fu_3562_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4);
    or_ln566_4_fu_3581_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4);
    or_ln566_5_fu_3600_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4);
    or_ln566_6_fu_3619_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4);
    or_ln566_7_fu_3638_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4);
    or_ln566_8_fu_3657_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4);
    or_ln566_9_fu_3676_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4);
    or_ln566_fu_3519_p2 <= (tmp_last_V_reg_4012 or ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4);
    p_Result_2_1_i136_s_fu_1117_p4 <= ipDataMetaFifo_V_dat_dout(23 downto 16);
    p_Result_2_1_i139_s_fu_1163_p4 <= ipDataMetaFifo_V_dat_dout(39 downto 32);
    p_Result_2_1_i142_s_fu_1209_p4 <= ipDataMetaFifo_V_dat_dout(55 downto 48);
    p_Result_2_1_i145_s_fu_1255_p4 <= ipDataMetaFifo_V_dat_dout(71 downto 64);
    p_Result_2_1_i148_s_fu_1301_p4 <= ipDataMetaFifo_V_dat_dout(87 downto 80);
    p_Result_2_1_i151_s_fu_1347_p4 <= ipDataMetaFifo_V_dat_dout(103 downto 96);
    p_Result_2_1_i154_s_fu_1393_p4 <= ipDataMetaFifo_V_dat_dout(119 downto 112);
    p_Result_2_1_i157_s_fu_1439_p4 <= ipDataMetaFifo_V_dat_dout(135 downto 128);
    p_Result_2_1_i160_s_fu_1485_p4 <= ipDataMetaFifo_V_dat_dout(151 downto 144);
    p_Result_2_1_i163_s_fu_1531_p4 <= ipDataMetaFifo_V_dat_dout(167 downto 160);
    p_Result_2_1_i166_s_fu_1577_p4 <= ipDataMetaFifo_V_dat_dout(183 downto 176);
    p_Result_2_1_i169_s_fu_1623_p4 <= ipDataMetaFifo_V_dat_dout(199 downto 192);
    p_Result_2_1_i172_s_fu_1669_p4 <= ipDataMetaFifo_V_dat_dout(215 downto 208);
    p_Result_2_1_i175_s_fu_1715_p4 <= ipDataMetaFifo_V_dat_dout(231 downto 224);
    p_Result_2_1_i178_s_fu_1761_p4 <= ipDataMetaFifo_V_dat_dout(247 downto 240);
    p_Result_2_1_i181_s_fu_1807_p4 <= ipDataMetaFifo_V_dat_dout(263 downto 256);
    p_Result_2_1_i184_s_fu_1853_p4 <= ipDataMetaFifo_V_dat_dout(279 downto 272);
    p_Result_2_1_i187_s_fu_1899_p4 <= ipDataMetaFifo_V_dat_dout(295 downto 288);
    p_Result_2_1_i190_s_fu_1945_p4 <= ipDataMetaFifo_V_dat_dout(311 downto 304);
    p_Result_2_1_i193_s_fu_1991_p4 <= ipDataMetaFifo_V_dat_dout(327 downto 320);
    p_Result_2_1_i196_s_fu_2037_p4 <= ipDataMetaFifo_V_dat_dout(343 downto 336);
    p_Result_2_1_i199_s_fu_2083_p4 <= ipDataMetaFifo_V_dat_dout(359 downto 352);
    p_Result_2_1_i202_s_fu_2129_p4 <= ipDataMetaFifo_V_dat_dout(375 downto 368);
    p_Result_2_1_i205_s_fu_2175_p4 <= ipDataMetaFifo_V_dat_dout(391 downto 384);
    p_Result_2_1_i208_s_fu_2221_p4 <= ipDataMetaFifo_V_dat_dout(407 downto 400);
    p_Result_2_1_i211_s_fu_2267_p4 <= ipDataMetaFifo_V_dat_dout(423 downto 416);
    p_Result_2_1_i214_s_fu_2313_p4 <= ipDataMetaFifo_V_dat_dout(439 downto 432);
    p_Result_2_1_i217_s_fu_2359_p4 <= ipDataMetaFifo_V_dat_dout(455 downto 448);
    p_Result_2_1_i220_s_fu_2405_p4 <= ipDataMetaFifo_V_dat_dout(471 downto 464);
    p_Result_2_i135_i_fu_1107_p4 <= ipDataMetaFifo_V_dat_dout(31 downto 24);
    p_Result_2_i138_i_fu_1153_p4 <= ipDataMetaFifo_V_dat_dout(47 downto 40);
    p_Result_2_i141_i_fu_1199_p4 <= ipDataMetaFifo_V_dat_dout(63 downto 56);
    p_Result_2_i144_i_fu_1245_p4 <= ipDataMetaFifo_V_dat_dout(79 downto 72);
    p_Result_2_i147_i_fu_1291_p4 <= ipDataMetaFifo_V_dat_dout(95 downto 88);
    p_Result_2_i150_i_fu_1337_p4 <= ipDataMetaFifo_V_dat_dout(111 downto 104);
    p_Result_2_i153_i_fu_1383_p4 <= ipDataMetaFifo_V_dat_dout(127 downto 120);
    p_Result_2_i156_i_fu_1429_p4 <= ipDataMetaFifo_V_dat_dout(143 downto 136);
    p_Result_2_i159_i_fu_1475_p4 <= ipDataMetaFifo_V_dat_dout(159 downto 152);
    p_Result_2_i162_i_fu_1521_p4 <= ipDataMetaFifo_V_dat_dout(175 downto 168);
    p_Result_2_i165_i_fu_1567_p4 <= ipDataMetaFifo_V_dat_dout(191 downto 184);
    p_Result_2_i168_i_fu_1613_p4 <= ipDataMetaFifo_V_dat_dout(207 downto 200);
    p_Result_2_i171_i_fu_1659_p4 <= ipDataMetaFifo_V_dat_dout(223 downto 216);
    p_Result_2_i174_i_fu_1705_p4 <= ipDataMetaFifo_V_dat_dout(239 downto 232);
    p_Result_2_i177_i_fu_1751_p4 <= ipDataMetaFifo_V_dat_dout(255 downto 248);
    p_Result_2_i180_i_fu_1797_p4 <= ipDataMetaFifo_V_dat_dout(271 downto 264);
    p_Result_2_i183_i_fu_1843_p4 <= ipDataMetaFifo_V_dat_dout(287 downto 280);
    p_Result_2_i186_i_fu_1889_p4 <= ipDataMetaFifo_V_dat_dout(303 downto 296);
    p_Result_2_i189_i_fu_1935_p4 <= ipDataMetaFifo_V_dat_dout(319 downto 312);
    p_Result_2_i192_i_fu_1981_p4 <= ipDataMetaFifo_V_dat_dout(335 downto 328);
    p_Result_2_i195_i_fu_2027_p4 <= ipDataMetaFifo_V_dat_dout(351 downto 344);
    p_Result_2_i198_i_fu_2073_p4 <= ipDataMetaFifo_V_dat_dout(367 downto 360);
    p_Result_2_i201_i_fu_2119_p4 <= ipDataMetaFifo_V_dat_dout(383 downto 376);
    p_Result_2_i204_i_fu_2165_p4 <= ipDataMetaFifo_V_dat_dout(399 downto 392);
    p_Result_2_i207_i_fu_2211_p4 <= ipDataMetaFifo_V_dat_dout(415 downto 408);
    p_Result_2_i210_i_fu_2257_p4 <= ipDataMetaFifo_V_dat_dout(431 downto 424);
    p_Result_2_i213_i_fu_2303_p4 <= ipDataMetaFifo_V_dat_dout(447 downto 440);
    p_Result_2_i216_i_fu_2349_p4 <= ipDataMetaFifo_V_dat_dout(463 downto 456);
    p_Result_2_i219_i_fu_2395_p4 <= ipDataMetaFifo_V_dat_dout(479 downto 472);
    p_Result_2_i_i_fu_1067_p4 <= ipDataMetaFifo_V_dat_dout(15 downto 8);
    select_ln566_10_fu_3624_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4;
    select_ln566_11_fu_3631_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4;
    select_ln566_12_fu_3643_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4;
    select_ln566_13_fu_3650_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4;
    select_ln566_14_fu_3662_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4;
    select_ln566_15_fu_3669_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4;
    select_ln566_16_fu_3681_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4;
    select_ln566_17_fu_3688_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4;
    select_ln566_18_fu_3700_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4;
    select_ln566_19_fu_3707_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4;
    select_ln566_1_fu_3536_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4;
    select_ln566_20_fu_3719_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4;
    select_ln566_21_fu_3726_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4;
    select_ln566_22_fu_3738_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4;
    select_ln566_23_fu_3745_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4;
    select_ln566_24_fu_3757_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4;
    select_ln566_25_fu_3764_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4;
    select_ln566_26_fu_3776_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4;
    select_ln566_27_fu_3783_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4;
    select_ln566_28_fu_3795_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4;
    select_ln566_29_fu_3802_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4;
    select_ln566_2_fu_3548_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4;
    select_ln566_3_fu_3555_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4;
    select_ln566_4_fu_3567_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4;
    select_ln566_5_fu_3574_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4;
    select_ln566_6_fu_3586_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4;
    select_ln566_7_fu_3593_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4;
    select_ln566_8_fu_3605_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4;
    select_ln566_9_fu_3612_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4;
    select_ln566_fu_3529_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4012(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4;
    select_ln887_10_fu_2829_p3 <= 
        zext_ln214_10_fu_2825_p1 when (icmp_ln887_5_fu_2801_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_2_reg_4128;
    select_ln887_11_fu_2858_p3 <= 
        zext_ln214_11_fu_2854_p1 when (icmp_ln887_5_fu_2801_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_3_reg_4134;
    select_ln887_12_fu_2894_p3 <= 
        zext_ln214_12_fu_2890_p1 when (icmp_ln887_6_fu_2866_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_4_reg_4140;
    select_ln887_13_fu_2923_p3 <= 
        zext_ln214_13_fu_2919_p1 when (icmp_ln887_6_fu_2866_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_5_reg_4146;
    select_ln887_14_fu_2960_p3 <= 
        zext_ln214_14_fu_2956_p1 when (tmp_29_fu_2931_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_6_reg_4152;
    select_ln887_15_fu_2989_p3 <= 
        zext_ln214_15_fu_2985_p1 when (tmp_29_fu_2931_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_7_reg_4158;
    select_ln887_16_fu_3025_p3 <= 
        zext_ln214_16_fu_3021_p1 when (icmp_ln887_7_fu_2997_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_8_reg_4164;
    select_ln887_17_fu_3054_p3 <= 
        zext_ln214_17_fu_3050_p1 when (icmp_ln887_7_fu_2997_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_9_reg_4170;
    select_ln887_18_fu_3090_p3 <= 
        zext_ln214_18_fu_3086_p1 when (icmp_ln887_8_fu_3062_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_10_reg_4176;
    select_ln887_19_fu_3119_p3 <= 
        zext_ln214_19_fu_3115_p1 when (icmp_ln887_8_fu_3062_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_11_reg_4182;
    select_ln887_1_fu_2515_p3 <= 
        cics_ip_sums_sum_V_1_1_reg_4074 when (icmp_ln887_fu_2452_p2(0) = '1') else 
        zext_ln214_1_fu_2511_p1;
    select_ln887_20_fu_3155_p3 <= 
        zext_ln214_20_fu_3151_p1 when (icmp_ln887_9_fu_3127_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_2_reg_4188;
    select_ln887_21_fu_3184_p3 <= 
        zext_ln214_21_fu_3180_p1 when (icmp_ln887_9_fu_3127_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_3_reg_4194;
    select_ln887_22_fu_3220_p3 <= 
        zext_ln214_22_fu_3216_p1 when (icmp_ln887_10_fu_3192_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_4_reg_4200;
    select_ln887_23_fu_3249_p3 <= 
        zext_ln214_23_fu_3245_p1 when (icmp_ln887_10_fu_3192_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_5_reg_4206;
    select_ln887_24_fu_3285_p3 <= 
        zext_ln214_24_fu_3281_p1 when (icmp_ln887_11_fu_3257_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_6_reg_4212;
    select_ln887_25_fu_3314_p3 <= 
        zext_ln214_25_fu_3310_p1 when (icmp_ln887_11_fu_3257_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_7_reg_4218;
    select_ln887_26_fu_3350_p3 <= 
        zext_ln214_26_fu_3346_p1 when (icmp_ln887_12_fu_3322_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_8_reg_4224;
    select_ln887_27_fu_3379_p3 <= 
        zext_ln214_27_fu_3375_p1 when (icmp_ln887_12_fu_3322_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_9_reg_4230;
    select_ln887_28_fu_3415_p3 <= 
        zext_ln214_28_fu_3411_p1 when (icmp_ln887_13_fu_3387_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_10_reg_4236;
    select_ln887_29_fu_3444_p3 <= 
        zext_ln214_29_fu_3440_p1 when (icmp_ln887_13_fu_3387_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_11_reg_4242;
    select_ln887_2_fu_2560_p3 <= 
        zext_ln214_2_fu_2556_p1 when (icmp_ln887_1_fu_2532_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_1_reg_4080;
    select_ln887_3_fu_2589_p3 <= 
        zext_ln214_3_fu_2585_p1 when (icmp_ln887_1_fu_2532_p2(0) = '1') else 
        cics_ip_sums_sum_V_3_1_reg_4086;
    select_ln887_4_fu_2625_p3 <= 
        zext_ln214_4_fu_2621_p1 when (icmp_ln887_2_fu_2597_p2(0) = '1') else 
        cics_ip_sums_sum_V_4_1_reg_4092;
    select_ln887_5_fu_2654_p3 <= 
        zext_ln214_5_fu_2650_p1 when (icmp_ln887_2_fu_2597_p2(0) = '1') else 
        cics_ip_sums_sum_V_5_1_reg_4098;
    select_ln887_6_fu_2699_p3 <= 
        zext_ln214_6_fu_2695_p1 when (icmp_ln887_3_fu_2671_p2(0) = '1') else 
        cics_ip_sums_sum_V_6_1_reg_4104;
    select_ln887_7_fu_2728_p3 <= 
        zext_ln214_7_fu_2724_p1 when (icmp_ln887_3_fu_2671_p2(0) = '1') else 
        cics_ip_sums_sum_V_7_1_reg_4110;
    select_ln887_8_fu_2764_p3 <= 
        zext_ln214_8_fu_2760_p1 when (icmp_ln887_4_fu_2736_p2(0) = '1') else 
        cics_ip_sums_sum_V_8_1_reg_4116;
    select_ln887_9_fu_2793_p3 <= 
        zext_ln214_9_fu_2789_p1 when (icmp_ln887_4_fu_2736_p2(0) = '1') else 
        cics_ip_sums_sum_V_9_1_reg_4122;
    select_ln887_fu_2486_p3 <= 
        cics_ip_sums_sum_V_0_1_reg_4068 when (icmp_ln887_fu_2452_p2(0) = '1') else 
        zext_ln214_fu_2475_p1;
    tmp_15_fu_2523_p4 <= tmp_data_V_reg_3998(3 downto 1);
    tmp_20_fu_2662_p4 <= tmp_data_V_reg_3998(3 downto 2);
    tmp_29_fu_2931_p3 <= tmp_data_V_reg_3998(3 downto 3);
    tmp_nbreadreq_fu_388_p5 <= (0=>(ipDataMetaFifo_V_las_empty_n and ipDataMetaFifo_V_kee_empty_n and ipDataMetaFifo_V_dat_empty_n), others=>'-');
    trunc_ln647_3_fu_1077_p1 <= ipDataMetaFifo_V_dat_dout(8 - 1 downto 0);
    trunc_ln647_fu_2449_p1 <= tmp_data_V_reg_3998(4 - 1 downto 0);
    trunc_ln700_10_fu_2808_p1 <= cics_ip_sums_sum_V_1_2_reg_4128(16 - 1 downto 0);
    trunc_ln700_11_fu_2837_p1 <= cics_ip_sums_sum_V_1_3_reg_4134(16 - 1 downto 0);
    trunc_ln700_12_fu_2873_p1 <= cics_ip_sums_sum_V_1_4_reg_4140(16 - 1 downto 0);
    trunc_ln700_13_fu_2902_p1 <= cics_ip_sums_sum_V_1_5_reg_4146(16 - 1 downto 0);
    trunc_ln700_14_fu_2939_p1 <= cics_ip_sums_sum_V_1_6_reg_4152(16 - 1 downto 0);
    trunc_ln700_15_fu_2968_p1 <= cics_ip_sums_sum_V_1_7_reg_4158(16 - 1 downto 0);
    trunc_ln700_16_fu_3004_p1 <= cics_ip_sums_sum_V_1_8_reg_4164(16 - 1 downto 0);
    trunc_ln700_17_fu_3033_p1 <= cics_ip_sums_sum_V_1_9_reg_4170(16 - 1 downto 0);
    trunc_ln700_18_fu_3069_p1 <= cics_ip_sums_sum_V_1_10_reg_4176(16 - 1 downto 0);
    trunc_ln700_19_fu_3098_p1 <= cics_ip_sums_sum_V_1_11_reg_4182(16 - 1 downto 0);
    trunc_ln700_1_fu_2494_p1 <= cics_ip_sums_sum_V_1_1_reg_4074(16 - 1 downto 0);
    trunc_ln700_20_fu_3134_p1 <= cics_ip_sums_sum_V_2_2_reg_4188(16 - 1 downto 0);
    trunc_ln700_21_fu_3163_p1 <= cics_ip_sums_sum_V_2_3_reg_4194(16 - 1 downto 0);
    trunc_ln700_22_fu_3199_p1 <= cics_ip_sums_sum_V_2_4_reg_4200(16 - 1 downto 0);
    trunc_ln700_23_fu_3228_p1 <= cics_ip_sums_sum_V_2_5_reg_4206(16 - 1 downto 0);
    trunc_ln700_24_fu_3264_p1 <= cics_ip_sums_sum_V_2_6_reg_4212(16 - 1 downto 0);
    trunc_ln700_25_fu_3293_p1 <= cics_ip_sums_sum_V_2_7_reg_4218(16 - 1 downto 0);
    trunc_ln700_26_fu_3329_p1 <= cics_ip_sums_sum_V_2_8_reg_4224(16 - 1 downto 0);
    trunc_ln700_27_fu_3358_p1 <= cics_ip_sums_sum_V_2_9_reg_4230(16 - 1 downto 0);
    trunc_ln700_28_fu_3394_p1 <= cics_ip_sums_sum_V_2_10_reg_4236(16 - 1 downto 0);
    trunc_ln700_29_fu_3423_p1 <= cics_ip_sums_sum_V_2_11_reg_4242(16 - 1 downto 0);
    trunc_ln700_2_fu_2539_p1 <= cics_ip_sums_sum_V_2_1_reg_4080(16 - 1 downto 0);
    trunc_ln700_3_fu_2568_p1 <= cics_ip_sums_sum_V_3_1_reg_4086(16 - 1 downto 0);
    trunc_ln700_4_fu_2604_p1 <= cics_ip_sums_sum_V_4_1_reg_4092(16 - 1 downto 0);
    trunc_ln700_5_fu_2633_p1 <= cics_ip_sums_sum_V_5_1_reg_4098(16 - 1 downto 0);
    trunc_ln700_6_fu_2678_p1 <= cics_ip_sums_sum_V_6_1_reg_4104(16 - 1 downto 0);
    trunc_ln700_7_fu_2707_p1 <= cics_ip_sums_sum_V_7_1_reg_4110(16 - 1 downto 0);
    trunc_ln700_8_fu_2743_p1 <= cics_ip_sums_sum_V_8_1_reg_4116(16 - 1 downto 0);
    trunc_ln700_9_fu_2772_p1 <= cics_ip_sums_sum_V_9_1_reg_4122(16 - 1 downto 0);
    trunc_ln700_fu_2458_p1 <= cics_ip_sums_sum_V_0_1_reg_4068(16 - 1 downto 0);
    xor_ln887_fu_2479_p2 <= (icmp_ln887_fu_2452_p2 xor ap_const_lv1_1);
    zext_ln214_10_fu_2825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_21_fu_2820_p2),17));
    zext_ln214_11_fu_2854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_23_fu_2849_p2),17));
    zext_ln214_12_fu_2890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_25_fu_2885_p2),17));
    zext_ln214_13_fu_2919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_27_fu_2914_p2),17));
    zext_ln214_14_fu_2956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_29_fu_2951_p2),17));
    zext_ln214_15_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_31_fu_2980_p2),17));
    zext_ln214_16_fu_3021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_33_fu_3016_p2),17));
    zext_ln214_17_fu_3050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_35_fu_3045_p2),17));
    zext_ln214_18_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_37_fu_3081_p2),17));
    zext_ln214_19_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_39_fu_3110_p2),17));
    zext_ln214_1_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_3_fu_2506_p2),17));
    zext_ln214_20_fu_3151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_41_fu_3146_p2),17));
    zext_ln214_21_fu_3180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_43_fu_3175_p2),17));
    zext_ln214_22_fu_3216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_45_fu_3211_p2),17));
    zext_ln214_23_fu_3245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_47_fu_3240_p2),17));
    zext_ln214_24_fu_3281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_49_fu_3276_p2),17));
    zext_ln214_25_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_51_fu_3305_p2),17));
    zext_ln214_26_fu_3346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_53_fu_3341_p2),17));
    zext_ln214_27_fu_3375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_55_fu_3370_p2),17));
    zext_ln214_28_fu_3411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_57_fu_3406_p2),17));
    zext_ln214_29_fu_3440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_59_fu_3435_p2),17));
    zext_ln214_2_fu_2556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_5_fu_2551_p2),17));
    zext_ln214_30_fu_2461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_4253),16));
    zext_ln214_31_fu_2497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_4263),16));
    zext_ln214_32_fu_2542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_4273),16));
    zext_ln214_33_fu_2571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_4283),16));
    zext_ln214_34_fu_2607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_4293),16));
    zext_ln214_35_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_4303),16));
    zext_ln214_36_fu_2681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_4313),16));
    zext_ln214_37_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_4323),16));
    zext_ln214_38_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_4333),16));
    zext_ln214_39_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_4343),16));
    zext_ln214_3_fu_2585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_7_fu_2580_p2),17));
    zext_ln214_40_fu_2811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_4353),16));
    zext_ln214_41_fu_2840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_reg_4363),16));
    zext_ln214_42_fu_2876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_4373),16));
    zext_ln214_43_fu_2905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_reg_4383),16));
    zext_ln214_44_fu_2942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_reg_4393),16));
    zext_ln214_45_fu_2971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_4403),16));
    zext_ln214_46_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_reg_4413),16));
    zext_ln214_47_fu_3036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_reg_4423),16));
    zext_ln214_48_fu_3072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_reg_4433),16));
    zext_ln214_49_fu_3101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_4443),16));
    zext_ln214_4_fu_2621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_9_fu_2616_p2),17));
    zext_ln214_50_fu_3137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_reg_4453),16));
    zext_ln214_51_fu_3166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_reg_4463),16));
    zext_ln214_52_fu_3202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_reg_4473),16));
    zext_ln214_53_fu_3231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_reg_4483),16));
    zext_ln214_54_fu_3267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_reg_4493),16));
    zext_ln214_55_fu_3296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_4503),16));
    zext_ln214_56_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_reg_4513),16));
    zext_ln214_57_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_4523),16));
    zext_ln214_58_fu_3397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_reg_4533),16));
    zext_ln214_59_fu_3426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_4543),16));
    zext_ln214_5_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_11_fu_2645_p2),17));
    zext_ln214_6_fu_2695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_13_fu_2690_p2),17));
    zext_ln214_7_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_15_fu_2719_p2),17));
    zext_ln214_8_fu_2760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_17_fu_2755_p2),17));
    zext_ln214_9_fu_2789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_19_fu_2784_p2),17));
    zext_ln214_fu_2475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_1_fu_2470_p2),17));
    zext_ln700_10_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i16_1_fu_1541_p3),17));
    zext_ln700_11_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i16_2_fu_1587_p3),17));
    zext_ln700_12_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i4_fu_1633_p3),17));
    zext_ln700_13_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i17_1_fu_1679_p3),17));
    zext_ln700_14_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i17_2_fu_1725_p3),17));
    zext_ln700_15_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i17_3_fu_1771_p3),17));
    zext_ln700_16_fu_1825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i5_fu_1817_p3),17));
    zext_ln700_17_fu_1871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i18_1_fu_1863_p3),17));
    zext_ln700_18_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i18_2_fu_1909_p3),17));
    zext_ln700_19_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i6_fu_1955_p3),17));
    zext_ln700_1_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i_fu_1127_p3),17));
    zext_ln700_20_fu_2009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i19_1_fu_2001_p3),17));
    zext_ln700_21_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i19_2_fu_2047_p3),17));
    zext_ln700_22_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i7_fu_2093_p3),17));
    zext_ln700_23_fu_2147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i20_1_fu_2139_p3),17));
    zext_ln700_24_fu_2193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i20_2_fu_2185_p3),17));
    zext_ln700_25_fu_2239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i20_3_fu_2231_p3),17));
    zext_ln700_26_fu_2285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i8_fu_2277_p3),17));
    zext_ln700_27_fu_2331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i21_1_fu_2323_p3),17));
    zext_ln700_28_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i21_2_fu_2369_p3),17));
    zext_ln700_29_fu_2423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i9_fu_2415_p3),17));
    zext_ln700_2_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i1_fu_1173_p3),17));
    zext_ln700_3_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i14_1_fu_1219_p3),17));
    zext_ln700_4_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i14_2_fu_1265_p3),17));
    zext_ln700_5_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i14_3_fu_1311_p3),17));
    zext_ln700_6_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i2_fu_1357_p3),17));
    zext_ln700_7_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i15_1_fu_1403_p3),17));
    zext_ln700_8_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i15_2_fu_1449_p3),17));
    zext_ln700_9_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i3_fu_1495_p3),17));
    zext_ln700_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i_i_fu_1081_p3),17));
end behav;
