\hypertarget{fam17h__zen2_8hh_source}{}\doxysection{fam17h\+\_\+zen2.\+hh}
\label{fam17h__zen2_8hh_source}\index{fam17h\_zen2.hh@{fam17h\_zen2.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam17h\_zen2\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam17h\_zen2 : uint64\_t \{}
\DoxyCodeLine{00004         L1\_ITLB\_MISS\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// Number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.}}
\DoxyCodeLine{00005         L1\_ITLB\_MISS\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// Number of instruction fetches that miss in both the L1 and L2 TLBs.}}
\DoxyCodeLine{00006         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF1G = 0x4, \textcolor{comment}{// Number of instruction fetches to a 1GB page}}
\DoxyCodeLine{00007         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF2M = 0x2, \textcolor{comment}{// Number of instruction fetches to a 2MB page}}
\DoxyCodeLine{00008         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF4K = 0x1, \textcolor{comment}{// Number of instruction fetches to a 4KB page}}
\DoxyCodeLine{00009         RETIRED\_SSE\_AVX\_FLOPS = 0x3, \textcolor{comment}{// This is a retire-\/based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEvent. On Linux}}
\DoxyCodeLine{00010         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SSE\_AVX\_FLOPS\_\_ADD\_SUB\_FLOPS = 0x1, \textcolor{comment}{// Addition/subtraction FLOPS}}
\DoxyCodeLine{00011         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SSE\_AVX\_FLOPS\_\_MULT\_FLOPS = 0x2, \textcolor{comment}{// Multiplication FLOPS}}
\DoxyCodeLine{00012         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SSE\_AVX\_FLOPS\_\_DIV\_FLOPS = 0x4, \textcolor{comment}{// Division FLOPS.}}
\DoxyCodeLine{00013         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SSE\_AVX\_FLOPS\_\_MAC\_FLOPS = 0x8, \textcolor{comment}{// Double precision add/subtract flops.}}
\DoxyCodeLine{00014         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SSE\_AVX\_FLOPS\_\_ANY = 0xf, \textcolor{comment}{// Double precision add/subtract flops.}}
\DoxyCodeLine{00015         DIV\_CYCLES\_BUSY\_COUNT = 0xd3, \textcolor{comment}{// Number of cycles when the divider is busy.}}
\DoxyCodeLine{00016         DIV\_OP\_COUNT = 0xd4, \textcolor{comment}{// Number of divide uops.}}
\DoxyCodeLine{00017         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Number of branch instructions retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00018         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Number of far control transfers retired including far call/jump/return}}
\DoxyCodeLine{00019         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xca, \textcolor{comment}{// Number of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are counted.}}
\DoxyCodeLine{00020         RETIRED\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc3, \textcolor{comment}{// Number of branch instructions retired}}
\DoxyCodeLine{00021         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Number of taken branches that were retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00022         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Number of retired taken branch instructions that were mispredicted.}}
\DoxyCodeLine{00023         RETIRED\_CONDITIONAL\_BRANCH\_INSTRUCTIONS = 0xd1, \textcolor{comment}{// Number of retired conditional branch instructions.}}
\DoxyCodeLine{00024         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Number of uops retired. This includes all processor activity (instructions}}
\DoxyCodeLine{00025         RETIRED\_FUSED\_INSTRUCTIONS = 0x1d0, \textcolor{comment}{// Number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.}}
\DoxyCodeLine{00026         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Instructions Retired.}}
\DoxyCodeLine{00027         RETIRED\_MMX\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Number of MMX}}
\DoxyCodeLine{00028         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_SSE\_INSTR = 0x4, \textcolor{comment}{// Number of SSE instructions (SSE}}
\DoxyCodeLine{00029         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MMX\_INSTR = 0x2, \textcolor{comment}{// Number of MMX instructions.}}
\DoxyCodeLine{00030         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_X87\_INSTR = 0x1, \textcolor{comment}{// Number of X87 instructions.}}
\DoxyCodeLine{00031         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Number of near return instructions (RET or RETI) retired.}}
\DoxyCodeLine{00032         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.}}
\DoxyCodeLine{00033         TAGGED\_IBS\_OPS = 0x1cf, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00034         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_TAGGED\_IBS\_OPS\_\_IBS\_COUNT\_ROLLOVER = 0x4, \textcolor{comment}{// Number of times a uop could not be tagged by IBS because of a previous tagged uop that has not retired.}}
\DoxyCodeLine{00035         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS\_RET = 0x2, \textcolor{comment}{// Number of uops tagged by IBS that retired.}}
\DoxyCodeLine{00036         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS = 0x1, \textcolor{comment}{// Number of uops tagged by IBS.}}
\DoxyCodeLine{00037         RETIRED\_BRANCH\_MISPREDICTED\_DIRECTION\_MISMATCH = 0x1c7, \textcolor{comment}{// Number of retired conditional branch instructions that were not correctly predicted because of branch direction mismatch}}
\DoxyCodeLine{00038         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Number of 64-\/byte instruction cachelines that was fulfilled by the L2 cache.}}
\DoxyCodeLine{00039         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Number of 64-\/byte instruction cachelines fulfilled from system memory or another cache.}}
\DoxyCodeLine{00040         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS = 0x64, \textcolor{comment}{// L2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcher.}}
\DoxyCodeLine{00041         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C\_S = 0x80, \textcolor{comment}{// Number of data cache shared read hitting in the L2.}}
\DoxyCodeLine{00042         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_X = 0x40, \textcolor{comment}{// Number of data cache reads hitting in the L2.}}
\DoxyCodeLine{00043         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_S = 0x20, \textcolor{comment}{// Number of data cache reads hitting a shared in line in the L2.}}
\DoxyCodeLine{00044         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_X = 0x10, \textcolor{comment}{// Number of data cache store or state change (to exclusive) requests hitting in the L2.}}
\DoxyCodeLine{00045         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C = 0x8, \textcolor{comment}{// Number of data cache fill requests missing in the L2 (all types).}}
\DoxyCodeLine{00046         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_X = 0x4, \textcolor{comment}{// Number of I-\/cache fill requests hitting a modifiable (exclusive) line in the L2.}}
\DoxyCodeLine{00047         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_S = 0x2, \textcolor{comment}{// Number of I-\/cache fill requests hitting a clean line in the L2.}}
\DoxyCodeLine{00048         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_MISS = 0x1, \textcolor{comment}{// Number of I-\/cache fill requests missing the L2.}}
\DoxyCodeLine{00049         L2\_PREFETCH\_HIT\_L2 = 0x70, \textcolor{comment}{// Number of L2 prefetcher hits in the L2}}
\DoxyCodeLine{00050         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x1f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00051         L2\_PREFETCH\_HIT\_L3 = 0x71, \textcolor{comment}{// Number of L2 prefetcher hits in the L3}}
\DoxyCodeLine{00052         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x1f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00053         L2\_PREFETCH\_MISS\_L3 = 0x72, \textcolor{comment}{// Number of L2 prefetcher misses in the L3}}
\DoxyCodeLine{00054         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x1f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00055         REQUESTS\_TO\_L2\_GROUP1 = 0x60, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00056         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_L = 0x80, \textcolor{comment}{// Number of data cache reads (including software and hardware prefetches).}}
\DoxyCodeLine{00057         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_X = 0x40, \textcolor{comment}{// Number of data cache stores}}
\DoxyCodeLine{00058         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_LS\_RD\_BLK\_C\_S = 0x20, \textcolor{comment}{// Number of data cache shared reads.}}
\DoxyCodeLine{00059         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_CACHEABLE\_IC\_READ = 0x10, \textcolor{comment}{// Number of instruction cache reads.}}
\DoxyCodeLine{00060         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_CHANGE\_TO\_X = 0x8, \textcolor{comment}{// Number of requests change to writable. Check L2 for current state.}}
\DoxyCodeLine{00061         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_PREFETCH\_L2 = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00062         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_L2\_HW\_PF = 0x2, \textcolor{comment}{// Number of prefetches accepted by L2 pipeline}}
\DoxyCodeLine{00063         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP1\_\_GROUP2 = 0x1, \textcolor{comment}{// Number of miscellaneous requests covered in more details by REQUESTS\_TO\_L2\_GROUP1}}
\DoxyCodeLine{00064         REQUESTS\_TO\_L2\_GROUP2 = 0x61, \textcolor{comment}{// Multi-\/events in that LS and IF requests can be received simultaneous.}}
\DoxyCodeLine{00065         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_GROUP1 = 0x80, \textcolor{comment}{// Number of miscellaneous requests covered in more details by REQUESTS\_TO\_L2\_GROUP2}}
\DoxyCodeLine{00066         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_LS\_RD\_SIZED = 0x40, \textcolor{comment}{// Number of data cache reads sized.}}
\DoxyCodeLine{00067         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_LS\_RD\_SIZED\_N\_C = 0x20, \textcolor{comment}{// Number of data cache reads sized non-\/cacheable.}}
\DoxyCodeLine{00068         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_IC\_RD\_SIZED = 0x10, \textcolor{comment}{// Number of instruction cache reads sized.}}
\DoxyCodeLine{00069         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_IC\_RD\_SIZED\_N\_C = 0x8, \textcolor{comment}{// Number of instruction cache reads sized non-\/cacheable.}}
\DoxyCodeLine{00070         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_SMC\_INVAL = 0x4, \textcolor{comment}{// Number of self-\/modifying code invalidates.}}
\DoxyCodeLine{00071         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_BUS\_LOCKS\_ORIGINATOR = 0x2, \textcolor{comment}{// Number of bus locks.}}
\DoxyCodeLine{00072         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_REQUESTS\_TO\_L2\_GROUP2\_\_BUS\_LOCKS\_RESPONSES = 0x1, \textcolor{comment}{// Number of bus lock responses.}}
\DoxyCodeLine{00073         BAD\_STATUS\_2 = 0x24, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00074         BAD\_STATUS\_2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_BAD\_STATUS\_2\_\_STLI\_OTHER = 0x2, \textcolor{comment}{// Store-\/to-\/load conflicts. A load was unable to complete due to a non-\/forwardable conflict with an older store.}}
\DoxyCodeLine{00075         LS\_DISPATCH = 0x29, \textcolor{comment}{// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.}}
\DoxyCodeLine{00076         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_LS\_DISPATCH\_\_LD\_ST\_DISPATCH = 0x4, \textcolor{comment}{// Load/Store single uops dispatched (compare-\/and-\/exchange).}}
\DoxyCodeLine{00077         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_LS\_DISPATCH\_\_STORE\_DISPATCH = 0x2, \textcolor{comment}{// Store uops dispatched.}}
\DoxyCodeLine{00078         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_LS\_DISPATCH\_\_LD\_DISPATCH = 0x1, \textcolor{comment}{// Load uops dispatched.}}
\DoxyCodeLine{00079         INEFFECTIVE\_SOFTWARE\_PREFETCH = 0x52, \textcolor{comment}{// Number of software prefetches that did not fetch data outside of the processor core.}}
\DoxyCodeLine{00080         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MAB\_MCH\_CNT = 0x2, \textcolor{comment}{// Software prefetch instructions saw a match on an already allocated miss request buffer.}}
\DoxyCodeLine{00081         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_DATA\_PIPE\_SW\_PF\_DC\_HIT = 0x1, \textcolor{comment}{// Software Prefetch instruction saw a DC hit}}
\DoxyCodeLine{00082         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x59, \textcolor{comment}{// Number of software prefetches fills by data source}}
\DoxyCodeLine{00083         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MABRESP\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2.}}
\DoxyCodeLine{00084         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_CACHE = 0x2, \textcolor{comment}{// Fill from another cache (home node local).}}
\DoxyCodeLine{00085         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_DRAM = 0x8, \textcolor{comment}{// Fill from DRAM (home node local).}}
\DoxyCodeLine{00086         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_CACHE = 0x10, \textcolor{comment}{// Fill from another cache (home node remote).}}
\DoxyCodeLine{00087         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_DRAM = 0x40, \textcolor{comment}{// Fill from DRAM (home node remote).}}
\DoxyCodeLine{00088         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x5a, \textcolor{comment}{// Number of hardware prefetches fills by data source}}
\DoxyCodeLine{00089         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MABRESP\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2.}}
\DoxyCodeLine{00090         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_CACHE = 0x2, \textcolor{comment}{// Fill from another cache (home node local).}}
\DoxyCodeLine{00091         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_DRAM = 0x8, \textcolor{comment}{// Fill from DRAM (home node local).}}
\DoxyCodeLine{00092         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_CACHE = 0x10, \textcolor{comment}{// Fill from another cache (home node remote).}}
\DoxyCodeLine{00093         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_DRAM = 0x40, \textcolor{comment}{// Fill from DRAM (home node remote).}}
\DoxyCodeLine{00094         L1\_DTLB\_MISS = 0x45, \textcolor{comment}{// L1 Data TLB misses.}}
\DoxyCodeLine{00095         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_MISS = 0x80, \textcolor{comment}{// Data TLB reload to a 1GB page that missed in the L2 TLB}}
\DoxyCodeLine{00096         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_MISS = 0x40, \textcolor{comment}{// Data TLB reload to a 2MB page that missed in the L2 TLB}}
\DoxyCodeLine{00097         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_MISS = 0x20, \textcolor{comment}{// Data TLB reload to coalesced pages that missed}}
\DoxyCodeLine{00098         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_MISS = 0x10, \textcolor{comment}{// Data TLB reload to a 4KB page that missed in the L2 TLB}}
\DoxyCodeLine{00099         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_HIT = 0x8, \textcolor{comment}{// Data TLB reload to a 1GB page that hit in the L2 TLB}}
\DoxyCodeLine{00100         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_HIT = 0x4, \textcolor{comment}{// Data TLB reload to a 2MB page that hit in the L2 TLB}}
\DoxyCodeLine{00101         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_HIT = 0x2, \textcolor{comment}{// Data TLB reload to coalesced pages that hit}}
\DoxyCodeLine{00102         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_HIT = 0x1, \textcolor{comment}{// Data TLB reload to a 4KB page thta hit in the L2 TLB}}
\DoxyCodeLine{00103         RETIRED\_LOCK\_INSTRUCTIONS = 0x25, \textcolor{comment}{// Counts the number of retired locked instructions}}
\DoxyCodeLine{00104         RETIRED\_LOCK\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_LOCK\_INSTRUCTIONS\_\_CACHEABLE\_LOCKS = 0xe, \textcolor{comment}{// Lock in cacheable memory region.}}
\DoxyCodeLine{00105         RETIRED\_LOCK\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_LOCK\_INSTRUCTIONS\_\_BUS\_LOCK = 0x1, \textcolor{comment}{// Number of bus locks}}
\DoxyCodeLine{00106         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Counts the number of retired non-\/speculative clflush instructions}}
\DoxyCodeLine{00107         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Counts the number of retired cpuid instructions}}
\DoxyCodeLine{00108         SMI\_RECEIVED = 0x2b, \textcolor{comment}{// Counts the number system management interrupts (SMI) received}}
\DoxyCodeLine{00109         INTERRUPT\_TAKEN = 0x2c, \textcolor{comment}{// Counts the number of interrupts taken}}
\DoxyCodeLine{00110         MAB\_ALLOCATION\_BY\_PIPE = 0x41, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00111         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_MAB\_ALLOCATION\_BY\_PIPE\_\_TLB\_PIPE\_EARLY = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00112         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_MAB\_ALLOCATION\_BY\_PIPE\_\_HW\_PF = 0x8, \textcolor{comment}{// hw\_pf}}
\DoxyCodeLine{00113         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_MAB\_ALLOCATION\_BY\_PIPE\_\_TLB\_PIPE\_LATE = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00114         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_MAB\_ALLOCATION\_BY\_PIPE\_\_ST\_PIPE = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00115         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_MAB\_ALLOCATION\_BY\_PIPE\_\_DATA\_PIPE = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00116         MISALIGNED\_LOADS = 0x47, \textcolor{comment}{// Misaligned loads retired}}
\DoxyCodeLine{00117         CYCLES\_NOT\_IN\_HALT = 0x76, \textcolor{comment}{// Number of core cycles not in halted state}}
\DoxyCodeLine{00118         TLB\_FLUSHES = 0x78, \textcolor{comment}{// Number of TLB flushes}}
\DoxyCodeLine{00119         TLB\_FLUSHES\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_TLB\_FLUSHES\_\_ALL = 0xff, \textcolor{comment}{// ANY TLB flush.}}
\DoxyCodeLine{00120         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Software Prefetch Instructions Dispatched. This is a speculative event}}
\DoxyCodeLine{00121         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCH\_T0\_T1\_T2 = 0x1, \textcolor{comment}{// Number of prefetcht0}}
\DoxyCodeLine{00122         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHW = 0x2, \textcolor{comment}{// Number of prefetchtw instructions dispatched}}
\DoxyCodeLine{00123         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHNTA = 0x4, \textcolor{comment}{// Number of prefetchtnta instructions dispatched}}
\DoxyCodeLine{00124         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ANY = 0x7, \textcolor{comment}{// Any prefetch}}
\DoxyCodeLine{00125         STORE\_TO\_LOAD\_FORWARD = 0x35, \textcolor{comment}{// Number of STore Lad Forward hits.}}
\DoxyCodeLine{00126         STORE\_COMMIT\_CANCELS\_2 = 0x37, \textcolor{comment}{// Number of store commit cancellations}}
\DoxyCodeLine{00127         STORE\_COMMIT\_CANCELS\_2\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_STORE\_COMMIT\_CANCELS\_2\_\_WCB\_FULL = 0x1, \textcolor{comment}{// Non cacheable store and the non-\/cacheable commit buffer is full.}}
\DoxyCodeLine{00128         L1\_BTB\_CORRECTION = 0x8a, \textcolor{comment}{// Number of L1 branch prediction overrides of existing prediction. This is a speculative event.}}
\DoxyCodeLine{00129         L2\_BTB\_CORRECTION = 0x8b, \textcolor{comment}{// Number of L2 branch prediction overrides of existing prediction. This is a speculative event.}}
\DoxyCodeLine{00130         DYNAMIC\_INDIRECT\_PREDICTIONS = 0x8e, \textcolor{comment}{// Number of indirect branch prediction for potential multi-\/target branch. This is a speculative event.}}
\DoxyCodeLine{00131         DECODER\_OVERRIDE\_BRANCH\_PRED = 0x91, \textcolor{comment}{// Number of decoder overrides of existing branch prediction. This is a speculative event.}}
\DoxyCodeLine{00132         ITLB\_FETCH\_HIT = 0x94, \textcolor{comment}{// Instruction fetches that hit in the L1 ITLB}}
\DoxyCodeLine{00133         ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_ITLB\_FETCH\_HIT\_\_IF1G = 0x4, \textcolor{comment}{// L1 instruction fetch that hit a 1GB page.}}
\DoxyCodeLine{00134         ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_ITLB\_FETCH\_HIT\_\_IF2M = 0x2, \textcolor{comment}{// L1 instruction fetch that hit a 2MB page.}}
\DoxyCodeLine{00135         ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_ITLB\_FETCH\_HIT\_\_IF4K = 0x1, \textcolor{comment}{// L1 instruction fetch that hit a 4KB page.}}
\DoxyCodeLine{00136         UOPS\_QUEUE\_EMPTY = 0xa9, \textcolor{comment}{// Cycles where the uops queue is empty}}
\DoxyCodeLine{00137         UOPS\_DISPATCHED\_FROM\_DECODER = 0xaa, \textcolor{comment}{// Number of uops dispatched from either the Decoder}}
\DoxyCodeLine{00138         UOPS\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_UOPS\_DISPATCHED\_FROM\_DECODER\_\_DECODER\_DISPATCHED = 0x1, \textcolor{comment}{// Number of uops dispatched from the Decoder}}
\DoxyCodeLine{00139         UOPS\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_UOPS\_DISPATCHED\_FROM\_DECODER\_\_OPCACHE\_DISPATCHED = 0x2, \textcolor{comment}{// Number of uops dispatched from the OpCache}}
\DoxyCodeLine{00140         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1 = 0xae, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00141         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_PHY\_REG\_FILE\_RSRC\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to integer physical register file resource stalls. Applies to all uops that have integer destination register.}}
\DoxyCodeLine{00142         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_LOAD\_QUEUE\_RSRC\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to load queue resource stalls. Applies to all uops with load semantics.}}
\DoxyCodeLine{00143         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_STORE\_QUEUE\_RSRC\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to store queue resource stalls. Applies to all uops with store semantics.}}
\DoxyCodeLine{00144         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_SCHEDULER\_MISC\_RSRC\_STALL = 0x8, \textcolor{comment}{// Number of cycles stalled due to integer scheduler miscellaneous resource stalls.}}
\DoxyCodeLine{00145         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_TAKEN\_BRANCH\_BUFFER\_RSRC\_STALL = 0x10, \textcolor{comment}{// Number of cycles stalled due to taken branch buffer resource stalls.}}
\DoxyCodeLine{00146         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_REG\_FILE\_RSRC\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to floating-\/point register file resource stalls.}}
\DoxyCodeLine{00147         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_SCHEDULER\_FILE\_RSRC\_STALL = 0x40, \textcolor{comment}{// Number of cycles stalled due to floating-\/point scheduler resource stalls.}}
\DoxyCodeLine{00148         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_MISC\_FILE\_RSRC\_STALL = 0x80, \textcolor{comment}{// Number of cycles stalled due to floating-\/point miscellaneous resource unavailable.}}
\DoxyCodeLine{00149         DISPATCH\_RESOURCE\_STALL\_CYCLES\_0 = 0xaf, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00150         DISPATCH\_RESOURCE\_STALL\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_0\_\_ALU\_TOKEN\_STALL = 0x8, \textcolor{comment}{// Number of cycles ALU tokens total unavailable.}}
\DoxyCodeLine{00151         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// The number of serializing Ops retired.}}
\DoxyCodeLine{00152         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SERIALIZING\_OPS\_\_X87\_CTRL\_RET = 0x1, \textcolor{comment}{// X87 control word mispredict traps due to mispredction in RC or PC}}
\DoxyCodeLine{00153         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOT\_RET = 0x2, \textcolor{comment}{// X87 bottom-\/executing uops retired.}}
\DoxyCodeLine{00154         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_CTRL\_RET = 0x4, \textcolor{comment}{// SSE control word mispreduct traps due to mispredctions in RC}}
\DoxyCodeLine{00155         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOT\_RET = 0x8, \textcolor{comment}{// SSE bottom-\/executing uops retired.}}
\DoxyCodeLine{00156         FP\_DISPATCH\_FAULTS = 0xe, \textcolor{comment}{// Floating-\/point dispatch faults}}
\DoxyCodeLine{00157         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_FP\_DISPATCH\_FAULTS\_\_X87\_FILL\_FAULT = 0x1, \textcolor{comment}{// x87 fill faults}}
\DoxyCodeLine{00158         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_FP\_DISPATCH\_FAULTS\_\_XMM\_FILL\_FAULT = 0x2, \textcolor{comment}{// XMM fill faults}}
\DoxyCodeLine{00159         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_FP\_DISPATCH\_FAULTS\_\_YMM\_FILL\_FAULT = 0x4, \textcolor{comment}{// YMM fill faults}}
\DoxyCodeLine{00160         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_FP\_DISPATCH\_FAULTS\_\_YMM\_SPILL\_FAULT = 0x8, \textcolor{comment}{// YMM spill faults}}
\DoxyCodeLine{00161         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_FP\_DISPATCH\_FAULTS\_\_ANY = 0xf, \textcolor{comment}{// Any FP dispatch faults}}
\DoxyCodeLine{00162         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Demand Data Cache fills by data source}}
\DoxyCodeLine{00163         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MABRESP\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2.}}
\DoxyCodeLine{00164         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_CACHE = 0x2, \textcolor{comment}{// Fill from another cache (home node local).}}
\DoxyCodeLine{00165         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_DRAM = 0x8, \textcolor{comment}{// Fill from DRAM (home node local).}}
\DoxyCodeLine{00166         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_CACHE = 0x10, \textcolor{comment}{// Fill from another cache (home node remote).}}
\DoxyCodeLine{00167         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM17H\_ZEN2\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_RMT\_DRAM = 0x40, \textcolor{comment}{// Fill from DRAM (home node remote).}}
\DoxyCodeLine{00168         }
\DoxyCodeLine{00169     \};}
\DoxyCodeLine{00170 \};}
\DoxyCodeLine{00171 }
\DoxyCodeLine{00172 \textcolor{keyword}{namespace }fam17h\_zen2 = optkit::amd64::fam17h\_zen2;}

\end{DoxyCode}
