<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › pci › fixups-se7751.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>fixups-se7751.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &quot;pci-sh4.h&quot;</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcibios_map_platform_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
        <span class="k">switch</span> <span class="p">(</span><span class="n">slot</span><span class="p">)</span> <span class="p">{</span>
        <span class="k">case</span> <span class="mi">0</span>: <span class="k">return</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3a0</span><span class="p">);</span>
        <span class="k">case</span> <span class="mi">1</span>: <span class="k">return</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3a0</span><span class="p">);</span>	<span class="cm">/* AMD Ethernet controller */</span>
        <span class="k">case</span> <span class="mi">2</span>: <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
        <span class="k">case</span> <span class="mi">3</span>: <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
        <span class="k">case</span> <span class="mi">4</span>: <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
        <span class="nl">default:</span>
                <span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI: Bad IRQ mapping request for slot %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">slot</span><span class="p">);</span>
                <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
        <span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define PCIMCR_MRSET_OFF	0xBFFFFFFF</span>
<span class="cp">#define PCIMCR_RFSH_OFF		0xFFFFFFFB</span>

<span class="cm">/*</span>
<span class="cm"> * Only long word accesses of the PCIC&#39;s internal local registers and the</span>
<span class="cm"> * configuration registers from the CPU is supported.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIC_WRITE(x,v) writel((v), PCI_REG(x))</span>
<span class="cp">#define PCIC_READ(x) readl(PCI_REG(x))</span>

<span class="cm">/*</span>
<span class="cm"> * Description:  This function sets up and initializes the pcic, sets</span>
<span class="cm"> * up the BARS, maps the DRAM into the address space etc, etc.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">pci_fixup_pcic</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcr1</span><span class="p">,</span> <span class="n">wcr1</span><span class="p">,</span> <span class="n">wcr2</span><span class="p">,</span> <span class="n">wcr3</span><span class="p">,</span> <span class="n">mcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">bcr2</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	* Initialize the slave bus controller on the pcic.  The values used</span>
<span class="cm">	* here should not be hardcoded, but they should be taken from the bsc</span>
<span class="cm">	* on the processor, to make this function as generic as possible.</span>
<span class="cm">	* (i.e. Another sbc may usr different SDRAM timing settings -- in order</span>
<span class="cm">	* for the pcic to work, its settings need to be exactly the same.)</span>
<span class="cm">	*/</span>
	<span class="n">bcr1</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_BCR1</span><span class="p">));</span>
	<span class="n">bcr2</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_BCR2</span><span class="p">));</span>
	<span class="n">wcr1</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_WCR1</span><span class="p">));</span>
	<span class="n">wcr2</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_WCR2</span><span class="p">));</span>
	<span class="n">wcr3</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_WCR3</span><span class="p">));</span>
	<span class="n">mcr</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_MCR</span><span class="p">));</span>

	<span class="n">bcr1</span> <span class="o">=</span> <span class="n">bcr1</span> <span class="o">|</span> <span class="mh">0x00080000</span><span class="p">;</span>  <span class="cm">/* Enable Bit 19, BREQEN */</span>
	<span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)(</span><span class="n">SH7751_BCR1</span><span class="p">))</span> <span class="o">=</span> <span class="n">bcr1</span><span class="p">;</span>

	<span class="n">bcr1</span> <span class="o">=</span> <span class="n">bcr1</span> <span class="o">|</span> <span class="mh">0x40080000</span><span class="p">;</span>  <span class="cm">/* Enable Bit 19 BREQEN, set PCIC to slave */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIBCR1</span><span class="p">,</span> <span class="n">bcr1</span><span class="p">);</span>	 <span class="cm">/* PCIC BCR1 */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIBCR2</span><span class="p">,</span> <span class="n">bcr2</span><span class="p">);</span>     <span class="cm">/* PCIC BCR2 */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIWCR1</span><span class="p">,</span> <span class="n">wcr1</span><span class="p">);</span>     <span class="cm">/* PCIC WCR1 */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIWCR2</span><span class="p">,</span> <span class="n">wcr2</span><span class="p">);</span>     <span class="cm">/* PCIC WCR2 */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIWCR3</span><span class="p">,</span> <span class="n">wcr3</span><span class="p">);</span>     <span class="cm">/* PCIC WCR3 */</span>
	<span class="n">mcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">mcr</span> <span class="o">&amp;</span> <span class="n">PCIMCR_MRSET_OFF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIMCR_RFSH_OFF</span><span class="p">;</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIMCR</span><span class="p">,</span> <span class="n">mcr</span><span class="p">);</span>      <span class="cm">/* PCIC MCR */</span>


	<span class="cm">/* Enable all interrupts, so we know what to fix */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIINTM</span><span class="p">,</span> <span class="mh">0x0000c3ff</span><span class="p">);</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIAINTM</span><span class="p">,</span> <span class="mh">0x0000380f</span><span class="p">);</span>

	<span class="cm">/* Set up standard PCI config registers */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF1</span><span class="p">,</span>	<span class="mh">0xF39000C7</span><span class="p">);</span> <span class="cm">/* Bus Master, Mem &amp; I/O access */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF2</span><span class="p">,</span>	<span class="mh">0x00000000</span><span class="p">);</span> <span class="cm">/* PCI Class code &amp; Revision ID */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF4</span><span class="p">,</span>	<span class="mh">0xab000001</span><span class="p">);</span> <span class="cm">/* PCI I/O address (local regs) */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF5</span><span class="p">,</span>	<span class="mh">0x0c000000</span><span class="p">);</span> <span class="cm">/* PCI MEM address (local RAM)  */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF6</span><span class="p">,</span>	<span class="mh">0xd0000000</span><span class="p">);</span> <span class="cm">/* PCI MEM address (unused)     */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICONF11</span><span class="p">,</span> <span class="mh">0x35051054</span><span class="p">);</span> <span class="cm">/* PCI Subsystem ID &amp; Vendor ID */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCILSR0</span><span class="p">,</span> <span class="mh">0x03f00000</span><span class="p">);</span>   <span class="cm">/* MEM (full 64M exposed)       */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCILSR1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>   <span class="cm">/* MEM (unused)                 */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCILAR0</span><span class="p">,</span> <span class="mh">0x0c000000</span><span class="p">);</span>   <span class="cm">/* MEM (direct map from PCI)    */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCILAR1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>   <span class="cm">/* MEM (unused)                 */</span>

	<span class="cm">/* Now turn it on... */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCICR</span><span class="p">,</span> <span class="mh">0xa5000001</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	* Set PCIMBR and PCIIOBR here, assuming a single window</span>
<span class="cm">	* (16M MEM, 256K IO) is enough.  If a larger space is</span>
<span class="cm">	* needed, the readx/writex and inx/outx functions will</span>
<span class="cm">	* have to do more (e.g. setting registers for each call).</span>
<span class="cm">	*/</span>

	<span class="cm">/*</span>
<span class="cm">	* Set the MBR so PCI address is one-to-one with window,</span>
<span class="cm">	* meaning all calls go straight through... use BUG_ON to</span>
<span class="cm">	* catch erroneous assumption.</span>
<span class="cm">	*/</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">!=</span> <span class="n">SH7751_PCI_MEMORY_BASE</span><span class="p">);</span>

	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIMBR</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span><span class="p">);</span>

	<span class="cm">/* Set IOBR for window containing area specified in pci.h */</span>
	<span class="n">PCIC_WRITE</span><span class="p">(</span><span class="n">SH7751_PCIIOBR</span><span class="p">,</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">SH7751_PCIIOBR_MASK</span><span class="p">));</span>

	<span class="cm">/* All done, may as well say so... */</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;SH7751 PCI: Finished initialization of the PCI controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
