report_timing -group core_clk -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group core_clk
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Wed Mar 18 20:11:08 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_396_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[313] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[313] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__20_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[396] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[396] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_396_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_396_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__11_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_357_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[307] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__14_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[390] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_390_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_360_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__9_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_369_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[286] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[286] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__18_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[369] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[369] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_369_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_369_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__1_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_363_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[280] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__12_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[363] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_363_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__7_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_344_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[261] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[261] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__0_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[344] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[344] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_344_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_344_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_365_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__14_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__8_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[17] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_395_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[312] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[312] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__19_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[395] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[395] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_395_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_395_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_265_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[265] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[265] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__4_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[348] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[348] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_348_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_348_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__18_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_284_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[284] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[284] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__16_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[367] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[367] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_367_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_367_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_368_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__17_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[309] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[309] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__16_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[392] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[392] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_392_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_392_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[301] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[301] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__8_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[384] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[384] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_384_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_384_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1         0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[8] (net)                        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_361_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[278] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__10_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[361] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_361_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_377_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[294] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[294] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__1_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[377] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[377] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_377_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_377_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_382_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_378_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[295] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[378] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_378_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_376_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[293] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[293] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__0_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[376] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[376] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_376_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_376_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_391_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[308] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[308] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__15_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[391] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[391] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_391_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_391_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_401_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[318] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[318] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[401] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[401] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_401_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_401_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_349_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__34_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1         0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[9] (net)                        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1         0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[4] (net)                        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)               0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)     0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[19] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[19] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[19] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[24] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[24] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_24_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_24_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__15_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_387_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__11_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__23_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_335_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[252] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[252] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[335] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[335] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_335_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_335_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__13_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_385_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[302] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[302] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__9_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[385] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[385] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_385_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_385_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)        0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_383_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[300] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[300] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__7_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[383] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[383] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_383_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_383_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_342_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[259] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[259] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_status_o[51] (net)                     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[342] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[342] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_342_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_342_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_347_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__3_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[317] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[317] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__24_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[400] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[400] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_400_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_400_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_346_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[263] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__2_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[346] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_346_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




