# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 13:39:27  December 18, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CH4_RGB16x16_2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16Q240C8
set_global_assignment -name TOP_LEVEL_ENTITY CH4_RGB16x16_2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:39:27  DECEMBER 18, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 240
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_186 -to DM13ACLKo
set_location_assignment PIN_188 -to DM13ALEo
set_location_assignment PIN_185 -to DM13AOEo
set_location_assignment PIN_194 -to DM13ASDI_Bo
set_location_assignment PIN_189 -to DM13ASDI_Go
set_location_assignment PIN_187 -to DM13ASDI_Ro
set_location_assignment PIN_99 -to rstP99
set_location_assignment PIN_198 -to Scan_DCBAo[3]
set_location_assignment PIN_197 -to Scan_DCBAo[2]
set_location_assignment PIN_196 -to Scan_DCBAo[1]
set_location_assignment PIN_195 -to Scan_DCBAo[0]
set_global_assignment -name MISC_FILE "F:/KTM626/CH4/CH4_RGB16x16_2/CH4_RGB16x16_2.dpf"
set_global_assignment -name MISC_FILE "D:/KTM626/CH4/CH4_RGB16x16_2/CH4_RGB16x16_2.dpf"
set_global_assignment -name MISC_FILE "D:/KTM-626®ÑÄy/½d¨Ò/CH4/CH4_RGB16x16_2/CH4_RGB16x16_2.dpf"
set_location_assignment PIN_31 -to gckP31
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VHDL_FILE "../../../1q!Mo3]-p/CH4/CH4_RGB16x16_2/ch4_rgb16x16_2.vhd"
set_global_assignment -name VHDL_FILE ../../../../Vhdl1.vhd