#ifndef IO_REGS_H
#define IO_REGS_H

// PPU registers
#define REG_DISPCNT   0x04000000
#define REG_DISPSTAT  0x04000004
#define REG_VCOUNT    0x04000006
#define REG_BG0CNT    0x04000008
#define REG_BG1CNT    0x0400000A
#define REG_BG2CNT    0x0400000C
#define REG_BG3CNT    0x0400000E
#define REG_BG0HOFS   0x04000010
#define REG_BG0VOFS   0x04000012
#define REG_BG1HOFS   0x04000014
#define REG_BG1VOFS   0x04000016
#define REG_BG2HOFS   0x04000018
#define REG_BG2VOFS   0x0400001A
#define REG_BG3HOFS   0x0400001C
#define REG_BG3VOFS   0x0400001E
#define REG_BG2PA     0x04000020
#define REG_BG2PB     0x04000022
#define REG_BG2PC     0x04000024
#define REG_BG2PD     0x04000026
#define REG_BG2X      0x04000028
#define REG_BG2Y      0x0400002C
#define REG_BG3PA     0x04000030
#define REG_BG3PB     0x04000032
#define REG_BG3PC     0x04000034
#define REG_BG3PD     0x04000036
#define REG_BG3X      0x04000038
#define REG_BG3Y      0x0400003C
#define REG_WIN0H     0x04000040
#define REG_WIN1H     0x04000042
#define REG_WIN0V     0x04000044
#define REG_WIN1V     0x04000046
#define REG_WININ     0x04000048
#define REG_WINOUT    0x0400004A
#define REG_MOSAIC    0x0400004C
#define REG_BLDCNT    0x04000050
#define REG_BLDALPHA  0x04000052
#define REG_BLDY      0x04000054

// Sound channel registers
#define REG_SOUND1CNT_L 0x04000060
#define REG_SOUND1CNT_H 0x04000062
#define REG_SOUND1CNT_X 0x04000064
#define REG_SOUND2CNT_L 0x04000068
#define REG_SOUND2CNT_H 0x0400006C
#define REG_SOUND3CNT_L 0x04000070
#define REG_SOUND3CNT_H 0x04000072
#define REG_SOUND3CNT_X 0x04000074
#define REG_SOUND4CNT_L 0x04000078
#define REG_SOUND4CNT_H 0x0400007C

// Sound control registers
#define REG_SOUNDCNT_L 0x04000080
#define REG_SOUNDCNT_H 0x04000082
#define REG_SOUNDCNT_X 0x04000084
#define REG_SOUNDBIAS  0x04000088

// Wave RAM
#define REG_WAVE_RAM   0x04000090

// Sound FIFO registers
#define REG_FIFO_A     0x040000A0
#define REG_FIFO_B     0x040000A4

// DMA registers
#define REG_DMA0SAD   0x040000B0
#define REG_DMA0DAD   0x040000B4
#define REG_DMA0CNT_L 0x040000B8
#define REG_DMA0CNT_H 0x040000BA
#define REG_DMA1SAD   0x040000BC
#define REG_DMA1DAD   0x040000C0
#define REG_DMA1CNT_L 0x040000C4
#define REG_DMA1CNT_H 0x040000C6
#define REG_DMA2SAD   0x040000C8
#define REG_DMA2DAD   0x040000CC
#define REG_DMA2CNT_L 0x040000D0
#define REG_DMA2CNT_H 0x040000D2
#define REG_DMA3SAD   0x040000D4
#define REG_DMA3DAD   0x040000D8
#define REG_DMA3CNT_L 0x040000DC
#define REG_DMA3CNT_H 0x040000DE

// Timer registers
#define REG_TM0CNT_L  0x04000100
#define REG_TM0CNT_H  0x04000102
#define REG_TM1CNT_L  0x04000104
#define REG_TM1CNT_H  0x04000106
#define REG_TM2CNT_L  0x04000108
#define REG_TM2CNT_H  0x0400010A
#define REG_TM3CNT_L  0x0400010C
#define REG_TM3CNT_H  0x0400010E

// Input registers
#define REG_KEYINPUT  0x04000130
#define REG_KEYCNT    0x04000132

// Interrupt registers
#define REG_IE        0x04000200
#define REG_IF        0x04000202
#define REG_WAITCNT   0x04000204
#define REG_IME       0x04000208
#define REG_HALTCNT   0x04000301

#endif // IO_REGS_H
