<stg><name>sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %S_AXIS_V_last_V, i4 %S_AXIS_V_strb_V, i4 %S_AXIS_V_keep_V, i32 %S_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln32 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln33 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %icmp_ln32 = icmp_eq  i12 %indvar_flatten_load, i12 2500

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %add_ln32_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln32 = br i1 %icmp_ln32, void %for.inc7, void %VITIS_LOOP_43_5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc7:0 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc7:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:2 %add_ln32 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:5 %icmp_ln33 = icmp_eq  i6 %j_load, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc7:6 %select_ln32 = select i1 %icmp_ln33, i6 0, i6 %j_load

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc7:7 %select_ln32_1 = select i1 %icmp_ln33, i6 %add_ln32, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="6">
<![CDATA[
for.inc7:8 %zext_ln32 = zext i6 %select_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc7:9 %mul_ln32 = mul i13 %zext_ln32, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7:10 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln32, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="5">
<![CDATA[
for.inc7:11 %zext_ln35 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc7:12 %tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc7:13 %add_ln35 = add i9 %tmp_33, i9 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="6">
<![CDATA[
for.inc7:17 %zext_ln33 = zext i6 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc7:18 %mul_ln33 = mul i13 %zext_ln33, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7:19 %tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln33, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="5">
<![CDATA[
for.inc7:20 %zext_ln35_1 = zext i5 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc7:21 %add_ln35_1 = add i9 %add_ln35, i9 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
for.inc7:34 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="41">
<![CDATA[
for.inc7:35 %read_input_data = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="read_input_data"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
for.inc7:36 %trunc_ln35 = trunc i32 %read_input_data

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx67.exit:0 %add_ln33 = add i6 %select_ln32, i6 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx67.exit:1 %store_ln32 = store i12 %add_ln32_1, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx67.exit:2 %store_ln32 = store i6 %select_ln32_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx67.exit:3 %store_ln33 = store i6 %add_ln33, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.exit:4 %br_ln33 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="63" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="65" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
VITIS_LOOP_43_5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2500, i64 2500, i64 2500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:14 %urem_ln32 = urem i6 %select_ln32_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2">
<![CDATA[
for.inc7:15 %trunc_ln32 = trunc i2 %urem_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7:16 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
for.inc7:22 %zext_ln35_2 = zext i9 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:23 %frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_addr"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:24 %frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:25 %frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:26 %frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_3_addr"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:27 %frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_4_addr"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:28 %frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_5_addr"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:29 %frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_6_addr"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:30 %frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7:31 %frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="frame_8_addr"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc7:32 %urem_ln33 = urem i6 %select_ln32, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2">
<![CDATA[
for.inc7:33 %trunc_ln33 = trunc i2 %urem_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc7:37 %switch_ln35 = switch i2 %trunc_ln32, void %arrayidx67.case.2, i2 0, void %arrayidx67.case.0, i2 1, void %arrayidx67.case.1

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx67.case.1:0 %switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.225, i2 0, void %arrayidx67.case.023, i2 1, void %arrayidx67.case.124

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.124:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_4_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.124:1 %br_ln35 = br void %arrayidx67.exit22

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.023:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_3_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.023:1 %br_ln35 = br void %arrayidx67.exit22

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.225:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_5_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.225:1 %br_ln35 = br void %arrayidx67.exit22

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.exit22:0 %br_ln35 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx67.case.0:0 %switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.220, i2 0, void %arrayidx67.case.018, i2 1, void %arrayidx67.case.119

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.119:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_1_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.119:1 %br_ln35 = br void %arrayidx67.exit17

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.018:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.018:1 %br_ln35 = br void %arrayidx67.exit17

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.220:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_2_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.220:1 %br_ln35 = br void %arrayidx67.exit17

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.exit17:0 %br_ln35 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx67.case.2:0 %switch_ln35 = switch i2 %trunc_ln33, void %arrayidx67.case.230, i2 0, void %arrayidx67.case.028, i2 1, void %arrayidx67.case.129

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.129:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_7_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.129:1 %br_ln35 = br void %arrayidx67.exit27

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.028:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_6_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.028:1 %br_ln35 = br void %arrayidx67.exit27

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
arrayidx67.case.230:0 %store_ln35 = store i8 %trunc_ln35, i9 %frame_8_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="trunc_ln33" val="!0"/>
<literal name="trunc_ln33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.230:1 %br_ln35 = br void %arrayidx67.exit27

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.exit27:0 %br_ln35 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
