
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    314-0123
Date:        Sat Dec 30 16:09:55 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro HC138_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "HC138_syn.tcl"
New HDL Analyst: enabled
log file: "D:\74HC138\HC138\synthesis\HC138.srr"
Running: synthesis in foreground

Running HC138_syn|synthesis

Running: compile (Compile) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023

Running: compile_flow (Compile Process) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023

Running: compiler (Compile Input) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023

compiler completed
# Sat Dec 30 16:09:59 2023

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on HC138_syn|synthesis

Running: premap (Pre-mapping) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023
Up-To-Date: premap. No run necessary
Complete: Compile on HC138_syn|synthesis

Running: map (Map) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023

Running: fpga_mapper (Map & Optimize) on HC138_syn|synthesis
# Sat Dec 30 16:09:59 2023
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on HC138_syn|synthesis
Complete: Logic Synthesis on HC138_syn|synthesis
Note: Opening local project RTL file 'D:\74HC138\HC138\synthesis\HC138.srs'
exit status=0
License checkin: synplifypro_actel
