{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722384308309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722384308309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 21:05:08 2024 " "Processing started: Tue Jul 30 21:05:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722384308309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384308309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384308309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722384308553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722384308553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavior " "Found design unit 1: mux3-behavior" {  } { { "../src/mux3.vhd" "" { Text "E:/riscvsingle/src/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315873 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhd" "" { Text "E:/riscvsingle/src/mux3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behaviour " "Found design unit 1: flopr-behaviour" {  } { { "../src/flopr.vhd" "" { Text "E:/riscvsingle/src/flopr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315874 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhd" "" { Text "E:/riscvsingle/src/flopr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behaviour " "Found design unit 1: adder-behaviour" {  } { { "../src/adder.vhd" "" { Text "E:/riscvsingle/src/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315876 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhd" "" { Text "E:/riscvsingle/src/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-soma " "Found design unit 1: som_1a-soma" {  } { { "../src/som_1a.vhd" "" { Text "E:/riscvsingle/src/som_1a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315876 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "../src/som_1a.vhd" "" { Text "E:/riscvsingle/src/som_1a.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "../src/alu.vhd" "" { Text "E:/riscvsingle/src/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "E:/riscvsingle/src/alu.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/riscv_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /riscvsingle/src/riscv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "../src/riscv_pkg.vhd" "" { Text "E:/riscvsingle/src/riscv_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 riscv_pkg-body " "Found design unit 2: riscv_pkg-body" {  } { { "../src/riscv_pkg.vhd" "" { Text "E:/riscvsingle/src/riscv_pkg.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "../src/regfile.vhd" "" { Text "E:/riscvsingle/src/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315880 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.vhd" "" { Text "E:/riscvsingle/src/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-behave " "Found design unit 1: extend-behave" {  } { { "../src/extend.vhd" "" { Text "E:/riscvsingle/src/extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315881 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../src/extend.vhd" "" { Text "E:/riscvsingle/src/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behavior " "Found design unit 1: aludec-behavior" {  } { { "../src/aludec.vhd" "" { Text "E:/riscvsingle/src/aludec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315882 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/aludec.vhd" "" { Text "E:/riscvsingle/src/aludec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "../src/controller.vhd" "" { Text "E:/riscvsingle/src/controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315883 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../src/controller.vhd" "" { Text "E:/riscvsingle/src/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "../src/datapath.vhd" "" { Text "E:/riscvsingle/src/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315884 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/datapath.vhd" "" { Text "E:/riscvsingle/src/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "../src/dmem.vhd" "" { Text "E:/riscvsingle/src/dmem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315885 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../src/dmem.vhd" "" { Text "E:/riscvsingle/src/dmem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "../src/imem.vhd" "" { Text "E:/riscvsingle/src/imem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315886 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../src/imem.vhd" "" { Text "E:/riscvsingle/src/imem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "../src/maindec.vhd" "" { Text "E:/riscvsingle/src/maindec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315887 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../src/maindec.vhd" "" { Text "E:/riscvsingle/src/maindec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/riscvsingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/riscvsingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscvsingle-struct " "Found design unit 1: riscvsingle-struct" {  } { { "../src/riscvsingle.vhd" "" { Text "E:/riscvsingle/src/riscvsingle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315888 ""} { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "../src/riscvsingle.vhd" "" { Text "E:/riscvsingle/src/riscvsingle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "../src/testbench.vhd" "" { Text "E:/riscvsingle/src/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315889 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../src/testbench.vhd" "" { Text "E:/riscvsingle/src/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscvsingle/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /riscvsingle/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-test " "Found design unit 1: top-test" {  } { { "../src/top.vhd" "" { Text "E:/riscvsingle/src/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315890 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "E:/riscvsingle/src/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722384315890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722384315919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:rvsingle\"" {  } { { "../src/top.vhd" "rvsingle" { Text "E:/riscvsingle/src/top.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump riscvsingle.vhd(42) " "Verilog HDL or VHDL warning at riscvsingle.vhd(42): object \"Jump\" assigned a value but never read" {  } { { "../src/riscvsingle.vhd" "" { Text "E:/riscvsingle/src/riscvsingle.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722384315929 "|top|riscvsingle:rvsingle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:rvsingle\|controller:c\"" {  } { { "../src/riscvsingle.vhd" "c" { Text "E:/riscvsingle/src/riscvsingle.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:rvsingle\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|maindec:md\"" {  } { { "../src/controller.vhd" "md" { Text "E:/riscvsingle/src/controller.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:rvsingle\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|aludec:ad\"" {  } { { "../src/controller.vhd" "ad" { Text "E:/riscvsingle/src/controller.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\"" {  } { { "../src/riscvsingle.vhd" "dp" { Text "E:/riscvsingle/src/riscvsingle.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "../src/datapath.vhd" "pcreg" { Text "E:/riscvsingle/src/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "../src/datapath.vhd" "pcadd4" { Text "E:/riscvsingle/src/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_1a riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|som_1a:\\adders:1:inst " "Elaborating entity \"som_1a\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|som_1a:\\adders:1:inst\"" {  } { { "../src/adder.vhd" "\\adders:1:inst" { Text "E:/riscvsingle/src/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "../src/datapath.vhd" "pcmux" { Text "E:/riscvsingle/src/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315993 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux2.vhd(21) " "Inferred latch for \"y\[0\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux2.vhd(21) " "Inferred latch for \"y\[1\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux2.vhd(21) " "Inferred latch for \"y\[2\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux2.vhd(21) " "Inferred latch for \"y\[3\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] mux2.vhd(21) " "Inferred latch for \"y\[4\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] mux2.vhd(21) " "Inferred latch for \"y\[5\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] mux2.vhd(21) " "Inferred latch for \"y\[6\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] mux2.vhd(21) " "Inferred latch for \"y\[7\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] mux2.vhd(21) " "Inferred latch for \"y\[8\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] mux2.vhd(21) " "Inferred latch for \"y\[9\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] mux2.vhd(21) " "Inferred latch for \"y\[10\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] mux2.vhd(21) " "Inferred latch for \"y\[11\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] mux2.vhd(21) " "Inferred latch for \"y\[12\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] mux2.vhd(21) " "Inferred latch for \"y\[13\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] mux2.vhd(21) " "Inferred latch for \"y\[14\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] mux2.vhd(21) " "Inferred latch for \"y\[15\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] mux2.vhd(21) " "Inferred latch for \"y\[16\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] mux2.vhd(21) " "Inferred latch for \"y\[17\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] mux2.vhd(21) " "Inferred latch for \"y\[18\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] mux2.vhd(21) " "Inferred latch for \"y\[19\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315994 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] mux2.vhd(21) " "Inferred latch for \"y\[20\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] mux2.vhd(21) " "Inferred latch for \"y\[21\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] mux2.vhd(21) " "Inferred latch for \"y\[22\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] mux2.vhd(21) " "Inferred latch for \"y\[23\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] mux2.vhd(21) " "Inferred latch for \"y\[24\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] mux2.vhd(21) " "Inferred latch for \"y\[25\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] mux2.vhd(21) " "Inferred latch for \"y\[26\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] mux2.vhd(21) " "Inferred latch for \"y\[27\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] mux2.vhd(21) " "Inferred latch for \"y\[28\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] mux2.vhd(21) " "Inferred latch for \"y\[29\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] mux2.vhd(21) " "Inferred latch for \"y\[30\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] mux2.vhd(21) " "Inferred latch for \"y\[31\]\" at mux2.vhd(21)" {  } { { "../src/mux2.vhd" "" { Text "E:/riscvsingle/src/mux2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 "|riscvsingle|datapath:dp|mux2:pcmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "../src/datapath.vhd" "rf" { Text "E:/riscvsingle/src/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384315995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "../src/datapath.vhd" "ext" { Text "E:/riscvsingle/src/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:rvsingle\|datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|alu:mainalu\"" {  } { { "../src/datapath.vhd" "mainalu" { Text "E:/riscvsingle/src/datapath.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "../src/datapath.vhd" "resultmux" { Text "E:/riscvsingle/src/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem1\"" {  } { { "../src/top.vhd" "imem1" { Text "E:/riscvsingle/src/top.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem imem.vhd(44) " "VHDL Process Statement warning at imem.vhd(44): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/imem.vhd" "" { Text "E:/riscvsingle/src/imem.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722384316022 "|top|imem:imem1"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "0 31 downto 2 input riscv_pkg.vhd(234) " "VHDL error at riscv_pkg.vhd(234): index value 0 is outside the range (31 downto 2) of object \"input\"" {  } { { "../src/riscv_pkg.vhd" "" { Text "E:/riscvsingle/src/riscv_pkg.vhd" 234 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316022 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" riscv_pkg.vhd(234) " "VHDL Operator error at riscv_pkg.vhd(234): failed to evaluate call to operator \"\"=\"\"" {  } { { "../src/riscv_pkg.vhd" "" { Text "E:/riscvsingle/src/riscv_pkg.vhd" 234 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316022 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "to_integer imem.vhd(44) " "VHDL Subprogram error at imem.vhd(44):  failed to elaborate call to subprogram \"to_integer\"" {  } { { "../src/imem.vhd" "" { Text "E:/riscvsingle/src/imem.vhd" 44 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316022 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "imem:imem1 " "Can't elaborate user hierarchy \"imem:imem1\"" {  } { { "../src/top.vhd" "imem1" { Text "E:/riscvsingle/src/top.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722384316022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722384316127 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 30 21:05:16 2024 " "Processing ended: Tue Jul 30 21:05:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722384316127 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722384316127 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722384316127 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722384316127 ""}
