/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [46:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [24:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_0z[13] | celloutsig_1_4z);
  assign celloutsig_0_14z = celloutsig_0_9z | celloutsig_0_7z;
  assign celloutsig_0_7z = celloutsig_0_3z[1] ^ celloutsig_0_1z[3];
  assign celloutsig_0_19z = celloutsig_0_9z ^ celloutsig_0_11z;
  assign celloutsig_0_0z = ~(in_data[1] ^ in_data[66]);
  assign celloutsig_1_18z = ~(_00_ ^ celloutsig_1_8z);
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_1_0z[20], celloutsig_1_1z };
  assign { _00_, _01_[3:0] } = _09_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_0z[5:2];
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_9z } & { celloutsig_1_5z, _02_ };
  assign celloutsig_1_17z = { celloutsig_1_15z[4:1], celloutsig_1_4z } == { celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_1_7z = { _02_[3:2], celloutsig_1_6z, celloutsig_1_6z } === { celloutsig_1_0z[5:3], celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[110], celloutsig_1_5z, _02_ } === in_data[180:175];
  assign celloutsig_0_5z = { celloutsig_0_1z[5:2], celloutsig_0_3z[1] } >= { celloutsig_0_1z[1:0], celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_0z };
  assign celloutsig_0_18z = { 1'h1, celloutsig_0_10z, celloutsig_0_17z } >= { celloutsig_0_8z[46:44], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_0z[14:7], celloutsig_1_1z } >= { celloutsig_1_0z[20:13], _02_ };
  assign celloutsig_0_24z = 1'h1 && { in_data[92:73], celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_4z = celloutsig_1_1z && in_data[191:188];
  assign celloutsig_0_17z = 1'h1 || in_data[19:3];
  assign celloutsig_0_11z = celloutsig_0_5z & ~(celloutsig_0_8z[30]);
  assign celloutsig_0_8z = in_data[94:48] * { in_data[82:37], celloutsig_0_17z };
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_3z, _02_ };
  assign celloutsig_1_13z = & { celloutsig_1_9z, in_data[175:174] };
  assign celloutsig_1_16z = ~^ { celloutsig_1_0z[21:5], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[8:5] >> celloutsig_1_0z[15:12];
  assign celloutsig_1_9z = _02_ - { _02_[3:1], celloutsig_1_8z };
  assign celloutsig_1_19z = { in_data[122:105], celloutsig_1_15z } - { _00_, _01_[3:1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_13z };
  assign celloutsig_0_25z = { celloutsig_0_8z[30], celloutsig_0_19z, celloutsig_0_5z } - { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_10z = celloutsig_0_1z[3:1] ~^ celloutsig_0_8z[4:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = { 2'h3, celloutsig_0_0z, 2'h3 };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_1z = { in_data[4:0], celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 25'h0000000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[142:118];
  assign celloutsig_0_9z = ~celloutsig_0_17z;
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[118:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
