Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  6 16:16:33 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys_hdmi_control_sets_placed.rpt
| Design       : nexys_hdmi
| Device       : xc7a200t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           56 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              79 |           41 |
| Yes          | No                    | No                     |            2804 |         1672 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |               Enable Signal              |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll0/inst/clk_out1 |                                          | uart0/p_0_in                                                                  |                1 |              1 |         1.00 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  pll0/inst/clk_out1 | uart0/E[0]                               |                                                                               |                2 |              4 |         2.00 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  pll0/inst/clk_out1 | uart0/bitzaehler_snd                     | uart0/zustand_snd                                                             |                2 |              4 |         2.00 |
|  pll0/inst/clk_out1 | vga0/frame_out_reg_1[0]                  |                                                                               |                1 |              4 |         4.00 |
|  pll0/inst/clk_out1 | vga0/FSM_onehot_si_state_frame_reg[2][0] |                                                                               |                2 |              5 |         2.50 |
|  pll0/inst/clk_out1 | rxByteUart0/uart_mem_offset0             |                                                                               |                2 |              6 |         3.00 |
|  pll0/inst/clk_out1 | uart0/si_state_reg[0]_0[0]               | uart0/SR[0]                                                                   |                3 |              8 |         2.67 |
|  pll0/inst/clk_out1 | rxByteUart0/si_uart_byte1                | rxByteUart0/si_uart_byte[7]_i_1_n_0                                           |                1 |              8 |         8.00 |
|  pll0/inst/clk_out1 | rxByteUart0/uart_integer_rotate_speed0   |                                                                               |                2 |              8 |         4.00 |
|  pll0/inst/clk_out1 | uart0/zustand_snd                        |                                                                               |                2 |              8 |         4.00 |
|  pll0/inst/clk_out1 | uart0/byte_rcv[7]_i_1_n_0                |                                                                               |                3 |              8 |         2.67 |
|  pll0/inst/clk_out1 |                                          | uart0/reg_rcv                                                                 |                5 |              9 |         1.80 |
|  pll0/inst/clk_out1 | uart0/bitdauerzaehler_rcv[8]_i_2_n_0     | uart0/bitdauerzaehler_rcv                                                     |                3 |              9 |         3.00 |
|  pll0/inst/clk_out1 | uart0/bitdauerzaehler_snd                | uart0/bitdauerzaehler_snd[8]_i_1_n_0                                          |                2 |              9 |         4.50 |
|  pll0/inst/clk_out1 | CEP                                      |                                                                               |                4 |              9 |         2.25 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |         2.50 |
|  pll0/inst/clk_out1 | vga0/vc                                  | vga0/vc0                                                                      |                4 |             10 |         2.50 |
|  pll0/inst/clk_out1 |                                          | vga0/vid_screen_v[10]_i_1_n_0                                                 |                5 |             11 |         2.20 |
|  pll0/inst/clk_out1 | vga0/frame_out_reg_0[0]                  |                                                                               |                5 |             12 |         2.40 |
|  pll0/inst/clk_out1 | vga0/FSM_onehot_si_calc_uart_reg[0][0]   |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1 | vga0/si_state_vga_reg[2][0]              |                                                                               |                6 |             12 |         2.00 |
|  pll0/inst/clk_out1 | value_pixel[11]_i_1_n_0                  |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1 | si_value_pixel[11]_i_1_n_0               |                                                                               |                3 |             12 |         4.00 |
|  pll0/inst/clk_out1 | uart_value_ad                            |                                                                               |                4 |             12 |         3.00 |
|  pll0/inst/clk_out1 | si_ad_value_diff[12]_i_1_n_0             |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1 | si_ad_value_bit                          |                                                                               |                6 |             13 |         2.17 |
|  pll0/inst/clk_out1 | si_ad_value_vector[12]_i_1_n_0           |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1 | vga0/frame_out_reg_2[0]                  |                                                                               |                4 |             13 |         3.25 |
|  pll0/inst/clk_out1 |                                          | vga0/vid_screen_h[9]_i_1_n_0                                                  |               12 |             16 |         1.33 |
|  pll0/inst/clk_out1 | CEA2                                     |                                                                               |               11 |             18 |         1.64 |
|  pll0/inst/clk_out1 | si_ad_calc_picture[-1111111103]_i_1_n_0  |                                                                               |                7 |             21 |         3.00 |
|  pll0/inst/clk_out1 | enb                                      |                                                                               |               13 |             27 |         2.08 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               14 |             32 |         2.29 |
|  pll0/inst/clk_out1 |                                          |                                                                               |               56 |            135 |         2.41 |
|  pll0/inst/clk_out1 | vga0/si_rotate_screen                    |                                                                               |              102 |            150 |         1.47 |
|  pll0/inst/clk_out1 | si_buffer[799]_i_1_n_0                   |                                                                               |              447 |            800 |         1.79 |
|  pll0/inst/clk_out1 | mem_dina                                 |                                                                               |              413 |            800 |         1.94 |
|  pll0/inst/clk_out1 | si_ad_change_buffer                      |                                                                               |              617 |            812 |         1.32 |
+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


