

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x562885910fa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x562885910dbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5381
gpu_sim_insn = 1245360
gpu_ipc =     231.4365
gpu_tot_sim_cycle = 5381
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     231.4365
gpu_tot_issued_cta = 128
gpu_occupancy = 55.7505% 
gpu_tot_occupancy = 55.7505% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1117
partiton_level_parallism_total  =       0.1117
partiton_level_parallism_util =       1.2653
partiton_level_parallism_util_total  =       1.2653
L2_BW  =       9.6702 GB/Sec
L2_BW_total  =       9.6702 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0636
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13130	W0_Idle:20489	W0_Scoreboard:18764	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 268 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 19 
averagemflatency = 133 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	1 	0 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2128 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26 	29 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1934 	175 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2051         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0       172       145       147       135       172         0         0         0         0       134         0         0       172
dram[1]:          0         0         0         0       145       151       135       137         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       146       259       134       137         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       145       147       132       132         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       150       145       172       135         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       152       146       136       132       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7081 n_act=4 n_pre=3 n_ref_event=94732067769936 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003943
n_activity=196 dram_eff=0.1429
bk0: 14a 6998i bk1: 0a 7099i bk2: 0a 7099i bk3: 0a 7100i bk4: 0a 7100i bk5: 0a 7102i bk6: 0a 7102i bk7: 0a 7102i bk8: 0a 7102i bk9: 0a 7102i bk10: 0a 7102i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7104i bk14: 0a 7104i bk15: 0a 7105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003943 
total_CMD = 7102 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 6980 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7081 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94732067769936 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000986 
CoL_Bus_Util = 0.001971 
Either_Row_CoL_Bus_Util = 0.002957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.030414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7093 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002253
n_activity=61 dram_eff=0.2623
bk0: 8a 7079i bk1: 0a 7102i bk2: 0a 7102i bk3: 0a 7102i bk4: 0a 7102i bk5: 0a 7102i bk6: 0a 7102i bk7: 0a 7102i bk8: 0a 7102i bk9: 0a 7102i bk10: 0a 7102i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7102i bk14: 0a 7102i bk15: 0a 7102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002253 
total_CMD = 7102 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7068 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7093 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.001126 
Either_Row_CoL_Bus_Util = 0.001267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00605463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7097 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001126
n_activity=40 dram_eff=0.2
bk0: 0a 7102i bk1: 0a 7103i bk2: 0a 7103i bk3: 0a 7103i bk4: 0a 7103i bk5: 4a 7084i bk6: 0a 7101i bk7: 0a 7101i bk8: 0a 7101i bk9: 0a 7101i bk10: 0a 7101i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7102i bk14: 0a 7102i bk15: 0a 7102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001126 
total_CMD = 7102 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7079 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7097 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00549141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7102 n_act=0 n_pre=0 n_ref_event=13984 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7102i bk1: 0a 7102i bk2: 0a 7102i bk3: 0a 7102i bk4: 0a 7102i bk5: 0a 7102i bk6: 0a 7102i bk7: 0a 7102i bk8: 0a 7102i bk9: 0a 7102i bk10: 0a 7102i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7102i bk14: 0a 7102i bk15: 0a 7102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 13984 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7102 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7102i bk1: 0a 7102i bk2: 0a 7102i bk3: 0a 7102i bk4: 0a 7102i bk5: 0a 7102i bk6: 0a 7102i bk7: 0a 7102i bk8: 0a 7102i bk9: 0a 7102i bk10: 0a 7102i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7102i bk14: 0a 7102i bk15: 0a 7102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7102 n_nop=7102 n_act=0 n_pre=0 n_ref_event=94732070361104 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7102i bk1: 0a 7102i bk2: 0a 7102i bk3: 0a 7102i bk4: 0a 7102i bk5: 0a 7102i bk6: 0a 7102i bk7: 0a 7102i bk8: 0a 7102i bk9: 0a 7102i bk10: 0a 7102i bk11: 0a 7102i bk12: 0a 7102i bk13: 0a 7102i bk14: 0a 7102i bk15: 0a 7102i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7102 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7102 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7102 
n_nop = 7102 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94732070361104 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 446
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 331
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 331
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.39501
	minimum = 5
	maximum = 19
Network latency average = 5.39501
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.39501
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0201257
	minimum = 0.00669021 (at node 11)
	maximum = 0.0613269 (at node 15)
Accepted packet rate average = 0.0201257
	minimum = 0.00780524 (at node 18)
	maximum = 0.0325218 (at node 0)
Injected flit rate average = 0.0201257
	minimum = 0.00669021 (at node 11)
	maximum = 0.0613269 (at node 15)
Accepted flit rate average= 0.0201257
	minimum = 0.00780524 (at node 18)
	maximum = 0.0325218 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.39501 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.39501 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.39501 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0201257 (1 samples)
	minimum = 0.00669021 (1 samples)
	maximum = 0.0613269 (1 samples)
Accepted packet rate average = 0.0201257 (1 samples)
	minimum = 0.00780524 (1 samples)
	maximum = 0.0325218 (1 samples)
Injected flit rate average = 0.0201257 (1 samples)
	minimum = 0.00669021 (1 samples)
	maximum = 0.0613269 (1 samples)
Accepted flit rate average = 0.0201257 (1 samples)
	minimum = 0.00780524 (1 samples)
	maximum = 0.0325218 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2690 (cycle/sec)
gpgpu_silicon_slowdown = 260223x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2425
gpu_sim_insn = 1114192
gpu_ipc =     459.4606
gpu_tot_sim_cycle = 7806
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     302.2741
gpu_tot_issued_cta = 256
gpu_occupancy = 86.9566% 
gpu_tot_occupancy = 68.5754% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2367
partiton_level_parallism_total  =       0.1505
partiton_level_parallism_util =       1.3732
partiton_level_parallism_util_total  =       1.3158
L2_BW  =      20.3216 GB/Sec
L2_BW_total  =      12.9791 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 307, Miss = 93, Miss_rate = 0.303, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[9]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 154, 154, 154, 154, 154, 165, 154, 154, 154, 154, 154, 154, 165, 154, 154, 154, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19139	W0_Idle:32647	W0_Scoreboard:28911	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 268 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 34 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:12 	3 	0 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4208 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43 	40 	8 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3513 	539 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2051         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0       172       145       147       135       172       172       163       134       133       172         0         0       172
dram[1]:          0         0         0         0       172       151       135       172       173       153       172       134         0         0         0         0
dram[2]:          0       172         0         0       146       259       134       137       145       172       135       172         0       132         0         0
dram[3]:          0         0         0         0       145       147       132       132       147       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       150       145       172       135       158       156       134       133         0         0       172         0
dram[5]:        172         0       172         0       152       146       172       132       172       172       132       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10281 n_act=4 n_pre=3 n_ref_event=94732067769936 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002718
n_activity=196 dram_eff=0.1429
bk0: 14a 10198i bk1: 0a 10299i bk2: 0a 10299i bk3: 0a 10300i bk4: 0a 10300i bk5: 0a 10302i bk6: 0a 10302i bk7: 0a 10302i bk8: 0a 10302i bk9: 0a 10302i bk10: 0a 10302i bk11: 0a 10302i bk12: 0a 10302i bk13: 0a 10304i bk14: 0a 10304i bk15: 0a 10305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002718 
total_CMD = 10302 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 10180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10281 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94732067769936 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000679 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.002038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0209668
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10293 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001553
n_activity=61 dram_eff=0.2623
bk0: 8a 10279i bk1: 0a 10302i bk2: 0a 10302i bk3: 0a 10302i bk4: 0a 10302i bk5: 0a 10302i bk6: 0a 10302i bk7: 0a 10302i bk8: 0a 10302i bk9: 0a 10302i bk10: 0a 10302i bk11: 0a 10302i bk12: 0a 10302i bk13: 0a 10302i bk14: 0a 10302i bk15: 0a 10302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001553 
total_CMD = 10302 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 10268 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10293 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.000777 
Either_Row_CoL_Bus_Util = 0.000874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00417395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10288 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00233
n_activity=101 dram_eff=0.2376
bk0: 8a 10279i bk1: 0a 10302i bk2: 0a 10302i bk3: 0a 10302i bk4: 0a 10302i bk5: 4a 10283i bk6: 0a 10300i bk7: 0a 10300i bk8: 0a 10301i bk9: 0a 10301i bk10: 0a 10302i bk11: 0a 10303i bk12: 0a 10303i bk13: 0a 10303i bk14: 0a 10303i bk15: 0a 10303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002330 
total_CMD = 10302 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 10245 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10288 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001165 
Either_Row_CoL_Bus_Util = 0.001359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00805669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10302 n_act=0 n_pre=0 n_ref_event=13984 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10302i bk1: 0a 10302i bk2: 0a 10302i bk3: 0a 10302i bk4: 0a 10302i bk5: 0a 10302i bk6: 0a 10302i bk7: 0a 10302i bk8: 0a 10302i bk9: 0a 10302i bk10: 0a 10302i bk11: 0a 10302i bk12: 0a 10302i bk13: 0a 10302i bk14: 0a 10302i bk15: 0a 10302i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10302 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10302 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10302 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 13984 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10302 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10302i bk1: 0a 10302i bk2: 0a 10302i bk3: 0a 10302i bk4: 0a 10302i bk5: 0a 10302i bk6: 0a 10302i bk7: 0a 10302i bk8: 0a 10302i bk9: 0a 10302i bk10: 0a 10302i bk11: 0a 10302i bk12: 0a 10302i bk13: 0a 10302i bk14: 0a 10302i bk15: 0a 10302i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10302 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10302 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10302 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10302 n_nop=10302 n_act=0 n_pre=0 n_ref_event=94732070361104 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10302i bk1: 0a 10302i bk2: 0a 10302i bk3: 0a 10302i bk4: 0a 10302i bk5: 0a 10302i bk6: 0a 10302i bk7: 0a 10302i bk8: 0a 10302i bk9: 0a 10302i bk10: 0a 10302i bk11: 0a 10302i bk12: 0a 10302i bk13: 0a 10302i bk14: 0a 10302i bk15: 0a 10302i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10302 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10302 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10302 
n_nop = 10302 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 94732070361104 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.25054
	minimum = 5
	maximum = 32
Network latency average = 6.25054
	minimum = 5
	maximum = 32
Slowest packet = 3695
Flit latency average = 6.25054
	minimum = 5
	maximum = 32
Slowest flit = 3695
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0423673
	minimum = 0.0140206 (at node 1)
	maximum = 0.122062 (at node 19)
Accepted packet rate average = 0.0423673
	minimum = 0.0173196 (at node 16)
	maximum = 0.0659794 (at node 0)
Injected flit rate average = 0.0423673
	minimum = 0.0140206 (at node 1)
	maximum = 0.122062 (at node 19)
Accepted flit rate average= 0.0423673
	minimum = 0.0173196 (at node 16)
	maximum = 0.0659794 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.82277 (2 samples)
	minimum = 5 (2 samples)
	maximum = 25.5 (2 samples)
Network latency average = 5.82277 (2 samples)
	minimum = 5 (2 samples)
	maximum = 25.5 (2 samples)
Flit latency average = 5.82277 (2 samples)
	minimum = 5 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0312465 (2 samples)
	minimum = 0.0103554 (2 samples)
	maximum = 0.0916944 (2 samples)
Accepted packet rate average = 0.0312465 (2 samples)
	minimum = 0.0125624 (2 samples)
	maximum = 0.0492506 (2 samples)
Injected flit rate average = 0.0312465 (2 samples)
	minimum = 0.0103554 (2 samples)
	maximum = 0.0916944 (2 samples)
Accepted flit rate average = 0.0312465 (2 samples)
	minimum = 0.0125624 (2 samples)
	maximum = 0.0492506 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2602 (cycle/sec)
gpgpu_silicon_slowdown = 269023x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5961
gpu_sim_insn = 1246360
gpu_ipc =     209.0857
gpu_tot_sim_cycle = 13767
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     261.9243
gpu_tot_issued_cta = 384
gpu_occupancy = 30.6390% 
gpu_tot_occupancy = 53.3033% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1184
partiton_level_parallism_total  =       0.1366
partiton_level_parallism_util =       1.3246
partiton_level_parallism_util_total  =       1.3191
L2_BW  =       9.4395 GB/Sec
L2_BW_total  =      11.4465 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 505, Miss = 155, Miss_rate = 0.307, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[1]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[2]: Access = 475, Miss = 134, Miss_rate = 0.282, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[3]: Access = 479, Miss = 131, Miss_rate = 0.273, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 415, Miss = 114, Miss_rate = 0.275, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[5]: Access = 414, Miss = 112, Miss_rate = 0.271, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[6]: Access = 437, Miss = 119, Miss_rate = 0.272, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[7]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[8]: Access = 436, Miss = 111, Miss_rate = 0.255, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 436, Miss = 111, Miss_rate = 0.255, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[10]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[11]: Access = 440, Miss = 114, Miss_rate = 0.259, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[12]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 415, Miss = 114, Miss_rate = 0.275, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[14]: Access = 447, Miss = 123, Miss_rate = 0.275, Pending_hits = 300, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
361, 174, 174, 174, 174, 174, 174, 174, 351, 174, 174, 174, 174, 174, 174, 174, 234, 234, 234, 234, 234, 245, 234, 234, 234, 234, 234, 234, 245, 234, 234, 234, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25611	W0_Idle:55904	W0_Scoreboard:63966	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 268 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 34 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	3 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6661 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	40 	8 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5990 	546 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0      1994      1991         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2051         0      2790         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1351         0         0      2443         0         0         0      1588         0         0      1760         0      1378         0 
dram[4]:         0         0      2357         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0       172       172       172       147       259       258       172       163       134       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       261       260       172       172       259         0       172         0       172
dram[2]:          0       172         0       258       172       259       172       259       172       172       172       172       132       132       172       172
dram[3]:        172       172       259         0       172       259       135       172       172       258       172       258       260         0       259         0
dram[4]:        172       172       258         0       172       145       172       135       172       172       172       133         0       132       172         0
dram[5]:        172       172       172       172       259       146       172       172       172       172       132       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18139 n_act=6 n_pre=3 n_ref_event=94732067769936 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002422
n_activity=276 dram_eff=0.1594
bk0: 14a 18066i bk1: 0a 18167i bk2: 0a 18167i bk3: 0a 18168i bk4: 0a 18168i bk5: 0a 18172i bk6: 4a 18153i bk7: 4a 18151i bk8: 0a 18168i bk9: 0a 18169i bk10: 0a 18169i bk11: 0a 18170i bk12: 0a 18170i bk13: 0a 18172i bk14: 0a 18172i bk15: 0a 18173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002422 
total_CMD = 18170 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 18002 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18139 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94732067769936 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000495 
CoL_Bus_Util = 0.001211 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0163456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18146 n_act=4 n_pre=0 n_ref_event=4560869750798743682 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002201
n_activity=147 dram_eff=0.2721
bk0: 8a 18147i bk1: 0a 18170i bk2: 0a 18171i bk3: 0a 18171i bk4: 0a 18171i bk5: 0a 18171i bk6: 0a 18172i bk7: 4a 18149i bk8: 4a 18149i bk9: 0a 18169i bk10: 0a 18170i bk11: 4a 18151i bk12: 0a 18168i bk13: 0a 18168i bk14: 0a 18168i bk15: 0a 18169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253012
Bank_Level_Parallism_Col = 1.225000
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225000 

BW Util details:
bwutil = 0.002201 
total_CMD = 18170 
util_bw = 40 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 18082 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18146 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00946615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18146 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002201
n_activity=181 dram_eff=0.221
bk0: 8a 18148i bk1: 0a 18171i bk2: 0a 18171i bk3: 4a 18152i bk4: 0a 18169i bk5: 4a 18150i bk6: 0a 18167i bk7: 4a 18149i bk8: 0a 18168i bk9: 0a 18169i bk10: 0a 18170i bk11: 0a 18171i bk12: 0a 18171i bk13: 0a 18171i bk14: 0a 18171i bk15: 0a 18172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002201 
total_CMD = 18170 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18146 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00897083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18140 n_act=6 n_pre=0 n_ref_event=13984 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002642
n_activity=235 dram_eff=0.2043
bk0: 0a 18168i bk1: 0a 18170i bk2: 4a 18151i bk3: 0a 18169i bk4: 0a 18170i bk5: 4a 18153i bk6: 0a 18170i bk7: 0a 18172i bk8: 0a 18172i bk9: 4a 18153i bk10: 0a 18170i bk11: 4a 18152i bk12: 4a 18151i bk13: 0a 18168i bk14: 4a 18150i bk15: 0a 18167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002642 
total_CMD = 18170 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 18032 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18140 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 13984 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.001321 
Either_Row_CoL_Bus_Util = 0.001651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0131536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18165 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004403
n_activity=40 dram_eff=0.2
bk0: 0a 18170i bk1: 0a 18171i bk2: 4a 18152i bk3: 0a 18169i bk4: 0a 18169i bk5: 0a 18170i bk6: 0a 18170i bk7: 0a 18170i bk8: 0a 18170i bk9: 0a 18170i bk10: 0a 18170i bk11: 0a 18170i bk12: 0a 18170i bk13: 0a 18170i bk14: 0a 18170i bk15: 0a 18170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 18170 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18147 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18165 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18170 n_nop=18165 n_act=1 n_pre=0 n_ref_event=94732070361104 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004403
n_activity=40 dram_eff=0.2
bk0: 0a 18170i bk1: 0a 18171i bk2: 0a 18171i bk3: 0a 18171i bk4: 4a 18152i bk5: 0a 18169i bk6: 0a 18169i bk7: 0a 18169i bk8: 0a 18169i bk9: 0a 18170i bk10: 0a 18170i bk11: 0a 18170i bk12: 0a 18170i bk13: 0a 18170i bk14: 0a 18170i bk15: 0a 18170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000440 
total_CMD = 18170 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18147 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18170 
n_nop = 18165 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94732070361104 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0023115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 640, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01305
	minimum = 5
	maximum = 7
Network latency average = 5.01305
	minimum = 5
	maximum = 7
Slowest packet = 7704
Flit latency average = 5.01305
	minimum = 5
	maximum = 7
Slowest flit = 7704
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199942
	minimum = 0.00603926 (at node 1)
	maximum = 0.0392552 (at node 23)
Accepted packet rate average = 0.0199942
	minimum = 0.0082201 (at node 24)
	maximum = 0.0370743 (at node 3)
Injected flit rate average = 0.0199942
	minimum = 0.00603926 (at node 1)
	maximum = 0.0392552 (at node 23)
Accepted flit rate average= 0.0199942
	minimum = 0.0082201 (at node 24)
	maximum = 0.0370743 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.55287 (3 samples)
	minimum = 5 (3 samples)
	maximum = 19.3333 (3 samples)
Network latency average = 5.55287 (3 samples)
	minimum = 5 (3 samples)
	maximum = 19.3333 (3 samples)
Flit latency average = 5.55287 (3 samples)
	minimum = 5 (3 samples)
	maximum = 19.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0274957 (3 samples)
	minimum = 0.00891669 (3 samples)
	maximum = 0.0742146 (3 samples)
Accepted packet rate average = 0.0274957 (3 samples)
	minimum = 0.011115 (3 samples)
	maximum = 0.0451918 (3 samples)
Injected flit rate average = 0.0274957 (3 samples)
	minimum = 0.00891669 (3 samples)
	maximum = 0.0742146 (3 samples)
Accepted flit rate average = 0.0274957 (3 samples)
	minimum = 0.011115 (3 samples)
	maximum = 0.0451918 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 2753 (cycle/sec)
gpgpu_silicon_slowdown = 254268x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1921
gpu_sim_insn = 1114592
gpu_ipc =     580.2145
gpu_tot_sim_cycle = 15688
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     300.8990
gpu_tot_issued_cta = 512
gpu_occupancy = 75.1448% 
gpu_tot_occupancy = 56.8265% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3623
partiton_level_parallism_total  =       0.1643
partiton_level_parallism_util =       1.3701
partiton_level_parallism_util_total  =       1.3325
L2_BW  =      26.0264 GB/Sec
L2_BW_total  =      13.2318 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0277
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 657, Miss = 197, Miss_rate = 0.300, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[1]: Access = 564, Miss = 143, Miss_rate = 0.254, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[2]: Access = 619, Miss = 170, Miss_rate = 0.275, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[3]: Access = 639, Miss = 179, Miss_rate = 0.280, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[4]: Access = 555, Miss = 155, Miss_rate = 0.279, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[5]: Access = 558, Miss = 157, Miss_rate = 0.281, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[6]: Access = 593, Miss = 164, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[7]: Access = 600, Miss = 154, Miss_rate = 0.257, Pending_hits = 444, Reservation_fails = 0
	L1D_cache_core[8]: Access = 580, Miss = 155, Miss_rate = 0.267, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[9]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[10]: Access = 576, Miss = 152, Miss_rate = 0.264, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[11]: Access = 604, Miss = 165, Miss_rate = 0.273, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[12]: Access = 584, Miss = 158, Miss_rate = 0.271, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[13]: Access = 551, Miss = 152, Miss_rate = 0.276, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[14]: Access = 591, Miss = 167, Miss_rate = 0.283, Pending_hits = 396, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 228, 228, 228, 239, 228, 405, 228, 228, 228, 228, 228, 228, 228, 288, 288, 288, 288, 288, 299, 288, 288, 288, 288, 288, 288, 299, 288, 288, 288, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 119, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29965	W0_Idle:58602	W0_Scoreboard:70676	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 268 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 34 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	3 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8893 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	40 	8 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8089 	679 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0      1994      1991         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2051         0      2790         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1351         0         0      2443         0         0         0      1588         0         0      1760         0      1378         0 
dram[4]:         0         0      2357         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0       172       172       176       147       259       258       175       163       172       172       175       172         0       172
dram[1]:        172         0       172         0       172       172       172       261       260       172       176       259         0       172         0       172
dram[2]:          0       172         0       258       172       259       172       259       174       172       172       172       172       173       172       172
dram[3]:        172       172       259         0       172       259       172       172       172       258       172       258       260         0       259         0
dram[4]:        172       172       258         0       172       173       172       172       172       172       174       134         0       172       172         0
dram[5]:        172       172       172       172       259       172       172       172       172       172       174       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20674 n_act=6 n_pre=3 n_ref_event=94732067769936 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002125
n_activity=276 dram_eff=0.1594
bk0: 14a 20601i bk1: 0a 20702i bk2: 0a 20702i bk3: 0a 20703i bk4: 0a 20703i bk5: 0a 20707i bk6: 4a 20688i bk7: 4a 20686i bk8: 0a 20703i bk9: 0a 20704i bk10: 0a 20704i bk11: 0a 20705i bk12: 0a 20705i bk13: 0a 20707i bk14: 0a 20707i bk15: 0a 20708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002125 
total_CMD = 20705 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 20537 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20674 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94732067769936 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000435 
CoL_Bus_Util = 0.001063 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0143444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20681 n_act=4 n_pre=0 n_ref_event=4560869750798743682 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001932
n_activity=147 dram_eff=0.2721
bk0: 8a 20682i bk1: 0a 20705i bk2: 0a 20706i bk3: 0a 20706i bk4: 0a 20706i bk5: 0a 20706i bk6: 0a 20707i bk7: 4a 20684i bk8: 4a 20684i bk9: 0a 20704i bk10: 0a 20705i bk11: 4a 20686i bk12: 0a 20703i bk13: 0a 20703i bk14: 0a 20703i bk15: 0a 20704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253012
Bank_Level_Parallism_Col = 1.225000
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225000 

BW Util details:
bwutil = 0.001932 
total_CMD = 20705 
util_bw = 40 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 20617 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20681 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000966 
Either_Row_CoL_Bus_Util = 0.001159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00830717
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20681 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001932
n_activity=181 dram_eff=0.221
bk0: 8a 20683i bk1: 0a 20706i bk2: 0a 20706i bk3: 4a 20687i bk4: 0a 20704i bk5: 4a 20685i bk6: 0a 20702i bk7: 4a 20684i bk8: 0a 20703i bk9: 0a 20704i bk10: 0a 20705i bk11: 0a 20706i bk12: 0a 20706i bk13: 0a 20706i bk14: 0a 20706i bk15: 0a 20707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001932 
total_CMD = 20705 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20602 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20681 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000966 
Either_Row_CoL_Bus_Util = 0.001159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00787249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20675 n_act=6 n_pre=0 n_ref_event=13984 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002318
n_activity=235 dram_eff=0.2043
bk0: 0a 20703i bk1: 0a 20705i bk2: 4a 20686i bk3: 0a 20704i bk4: 0a 20705i bk5: 4a 20688i bk6: 0a 20705i bk7: 0a 20707i bk8: 0a 20707i bk9: 4a 20688i bk10: 0a 20705i bk11: 4a 20687i bk12: 4a 20686i bk13: 0a 20703i bk14: 4a 20685i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002318 
total_CMD = 20705 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 20567 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20675 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 13984 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000290 
CoL_Bus_Util = 0.001159 
Either_Row_CoL_Bus_Util = 0.001449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20700 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003864
n_activity=40 dram_eff=0.2
bk0: 0a 20705i bk1: 0a 20706i bk2: 4a 20687i bk3: 0a 20704i bk4: 0a 20704i bk5: 0a 20705i bk6: 0a 20705i bk7: 0a 20705i bk8: 0a 20705i bk9: 0a 20705i bk10: 0a 20705i bk11: 0a 20705i bk12: 0a 20705i bk13: 0a 20705i bk14: 0a 20705i bk15: 0a 20705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 20705 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20682 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20700 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018836
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20705 n_nop=20700 n_act=1 n_pre=0 n_ref_event=94732070361104 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003864
n_activity=40 dram_eff=0.2
bk0: 0a 20705i bk1: 0a 20706i bk2: 0a 20706i bk3: 0a 20706i bk4: 4a 20687i bk5: 0a 20704i bk6: 0a 20704i bk7: 0a 20704i bk8: 0a 20704i bk9: 0a 20705i bk10: 0a 20705i bk11: 0a 20705i bk12: 0a 20705i bk13: 0a 20705i bk14: 0a 20705i bk15: 0a 20705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 20705 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20682 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20705 
n_nop = 20700 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94732070361104 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 826, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08641
	minimum = 5
	maximum = 9
Network latency average = 5.08641
	minimum = 5
	maximum = 9
Slowest packet = 9133
Flit latency average = 5.08641
	minimum = 5
	maximum = 9
Slowest flit = 9133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0564521
	minimum = 0.0187402 (at node 2)
	maximum = 0.121812 (at node 15)
Accepted packet rate average = 0.0564521
	minimum = 0.0270692 (at node 16)
	maximum = 0.0874545 (at node 12)
Injected flit rate average = 0.0564521
	minimum = 0.0187402 (at node 2)
	maximum = 0.121812 (at node 15)
Accepted flit rate average= 0.0564521
	minimum = 0.0270692 (at node 16)
	maximum = 0.0874545 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.43625 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Network latency average = 5.43625 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Flit latency average = 5.43625 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0347348 (4 samples)
	minimum = 0.0113726 (4 samples)
	maximum = 0.0861139 (4 samples)
Accepted packet rate average = 0.0347348 (4 samples)
	minimum = 0.0151035 (4 samples)
	maximum = 0.0557575 (4 samples)
Injected flit rate average = 0.0347348 (4 samples)
	minimum = 0.0113726 (4 samples)
	maximum = 0.0861139 (4 samples)
Accepted flit rate average = 0.0347348 (4 samples)
	minimum = 0.0151035 (4 samples)
	maximum = 0.0557575 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2614 (cycle/sec)
gpgpu_silicon_slowdown = 267788x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 9566
gpu_sim_insn = 1252440
gpu_ipc =     130.9262
gpu_tot_sim_cycle = 25254
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     236.5148
gpu_tot_issued_cta = 640
gpu_occupancy = 16.7930% 
gpu_tot_occupancy = 40.1640% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1721
partiton_level_parallism_total  =       0.1672
partiton_level_parallism_util =       1.1431
partiton_level_parallism_util_total  =       1.2516
L2_BW  =      10.9073 GB/Sec
L2_BW_total  =      12.3513 GB/Sec
gpu_total_sim_rate=746618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 1092, Miss = 346, Miss_rate = 0.317, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[1]: Access = 830, Miss = 235, Miss_rate = 0.283, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[2]: Access = 951, Miss = 292, Miss_rate = 0.307, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[3]: Access = 902, Miss = 284, Miss_rate = 0.315, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[4]: Access = 867, Miss = 263, Miss_rate = 0.303, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[5]: Access = 801, Miss = 243, Miss_rate = 0.303, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[6]: Access = 869, Miss = 266, Miss_rate = 0.306, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[7]: Access = 824, Miss = 248, Miss_rate = 0.301, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[8]: Access = 897, Miss = 265, Miss_rate = 0.295, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[9]: Access = 875, Miss = 271, Miss_rate = 0.310, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[10]: Access = 835, Miss = 239, Miss_rate = 0.286, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[11]: Access = 855, Miss = 253, Miss_rate = 0.296, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[12]: Access = 900, Miss = 277, Miss_rate = 0.308, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[13]: Access = 877, Miss = 263, Miss_rate = 0.300, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[14]: Access = 829, Miss = 266, Miss_rate = 0.321, Pending_hits = 432, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4011
	L1D_total_cache_miss_rate = 0.3038
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
535, 348, 348, 348, 348, 348, 359, 348, 525, 348, 348, 348, 348, 348, 348, 441, 468, 468, 468, 468, 645, 479, 468, 468, 771, 468, 468, 468, 479, 468, 468, 540, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 119, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3139
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37005	W0_Idle:111242	W0_Scoreboard:188410	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25112 {8:3139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 502240 {40:12556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 270 
max_icnt2mem_latency = 45 
maxmrqlatency = 23 
max_icnt2sh_latency = 34 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:127 	30 	2 	176 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13319 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	4118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12639 	759 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1792         0      2785         0      3288         0         0      1043         0         0         0      1090      1622         0         0         0 
dram[1]:      1297         0      3619      2788      5328         0      1506      1994      1991         0         0         0         0      2346         0         0 
dram[2]:       304         0      2031      3947      2144      2051         0      2790      1166         0         0         0         0         0      1553      2628 
dram[3]:         0         0      1351         0      4853      2443         0      5307      1166      1588         0         0      1760      2529      1378      1387 
dram[4]:      3337         0      2357         0         0      3112         0         0         0         0         0         0      3656      3671         0         0 
dram[5]:         0      3068      3844      3526      1547      1391         0         0         0         0         0         0      1537         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       268       173       259       269       175       172       172       259       258       172       172       258
dram[1]:        173       259       258       268       268       260       259       261       260       172       176       259       258       268       172       172
dram[2]:        172       259       259       268       258       259       172       268       268       174       172       172       172       173       267       259
dram[3]:        172       172       259       172       259       259       172       258       270       258       175       258       268       268       267       268
dram[4]:        259       266       258       172       172       268       175       172       172       258       174       172       259       267       259       172
dram[5]:        172       268       267       267       269       258       259       172       172       259       259       172       259       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33227 n_act=17 n_pre=9 n_ref_event=94732067769936 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00468
n_activity=847 dram_eff=0.1842
bk0: 18a 33198i bk1: 0a 33329i bk2: 12a 33248i bk3: 0a 33327i bk4: 16a 33240i bk5: 0a 33327i bk6: 4a 33309i bk7: 8a 33280i bk8: 0a 33327i bk9: 0a 33329i bk10: 0a 33331i bk11: 4a 33315i bk12: 8a 33310i bk13: 0a 33336i bk14: 0a 33336i bk15: 8a 33312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004680 
total_CMD = 33331 
util_bw = 156 
Wasted_Col = 262 
Wasted_Row = 108 
Idle = 32805 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33227 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94732067769936 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.002340 
Either_Row_CoL_Bus_Util = 0.003120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.028922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33231 n_act=16 n_pre=4 n_ref_event=4560869750798743682 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0048
n_activity=659 dram_eff=0.2428
bk0: 8a 33308i bk1: 4a 33315i bk2: 4a 33316i bk3: 8a 33283i bk4: 8a 33277i bk5: 12a 33293i bk6: 4a 33311i bk7: 4a 33307i bk8: 8a 33304i bk9: 0a 33331i bk10: 0a 33332i bk11: 4a 33314i bk12: 4a 33312i bk13: 12a 33246i bk14: 0a 33325i bk15: 0a 33329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130864
Bank_Level_Parallism_Col = 1.126437
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089080 

BW Util details:
bwutil = 0.004800 
total_CMD = 33331 
util_bw = 160 
Wasted_Col = 220 
Wasted_Row = 42 
Idle = 32909 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33231 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000600 
CoL_Bus_Util = 0.002400 
Either_Row_CoL_Bus_Util = 0.003000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0252018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33223 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00504
n_activity=815 dram_eff=0.2061
bk0: 8a 33307i bk1: 4a 33312i bk2: 4a 33311i bk3: 12a 33277i bk4: 4a 33310i bk5: 8a 33304i bk6: 0a 33331i bk7: 16a 33220i bk8: 8a 33278i bk9: 0a 33325i bk10: 0a 33327i bk11: 0a 33329i bk12: 0a 33335i bk13: 0a 33338i bk14: 16a 33251i bk15: 4a 33314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016427
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005040 
total_CMD = 33331 
util_bw = 168 
Wasted_Col = 267 
Wasted_Row = 74 
Idle = 32822 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33223 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.002520 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.028622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33232 n_act=17 n_pre=6 n_ref_event=13984 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00456
n_activity=739 dram_eff=0.2057
bk0: 0a 33322i bk1: 0a 33327i bk2: 4a 33309i bk3: 0a 33329i bk4: 4a 33314i bk5: 4a 33315i bk6: 0a 33334i bk7: 4a 33318i bk8: 8a 33283i bk9: 4a 33315i bk10: 0a 33333i bk11: 8a 33309i bk12: 12a 33252i bk13: 12a 33274i bk14: 8a 33278i bk15: 8a 33274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004560 
total_CMD = 33331 
util_bw = 152 
Wasted_Col = 261 
Wasted_Row = 75 
Idle = 32843 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33232 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 13984 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000690 
CoL_Bus_Util = 0.002280 
Either_Row_CoL_Bus_Util = 0.002970 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0273919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33269 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00288
n_activity=474 dram_eff=0.2025
bk0: 4a 33310i bk1: 8a 33302i bk2: 4a 33311i bk3: 0a 33329i bk4: 0a 33329i bk5: 8a 33282i bk6: 0a 33328i bk7: 0a 33329i bk8: 0a 33330i bk9: 4a 33313i bk10: 0a 33334i bk11: 0a 33335i bk12: 4a 33317i bk13: 12a 33255i bk14: 4a 33312i bk15: 0a 33329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002880 
total_CMD = 33331 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 33030 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33269 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000420 
CoL_Bus_Util = 0.001440 
Either_Row_CoL_Bus_Util = 0.001860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0186613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33331 n_nop=33246 n_act=13 n_pre=4 n_ref_event=94732070361104 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00408
n_activity=610 dram_eff=0.223
bk0: 0a 33337i bk1: 8a 33288i bk2: 16a 33276i bk3: 8a 33283i bk4: 8a 33278i bk5: 8a 33299i bk6: 8a 33300i bk7: 0a 33325i bk8: 0a 33327i bk9: 4a 33312i bk10: 4a 33312i bk11: 0a 33331i bk12: 4a 33313i bk13: 0a 33331i bk14: 0a 33332i bk15: 0a 33335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021978
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004080 
total_CMD = 33331 
util_bw = 136 
Wasted_Col = 207 
Wasted_Row = 39 
Idle = 32949 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33331 
n_nop = 33246 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 94732070361104 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000510 
CoL_Bus_Util = 0.002040 
Either_Row_CoL_Bus_Util = 0.002550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0204614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1382, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1260, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 1150, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1139, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1150, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1145, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13925
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13925
icnt_total_pkts_simt_to_mem=4223
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03062
	minimum = 5
	maximum = 8
Network latency average = 5.0303
	minimum = 5
	maximum = 8
Slowest packet = 12759
Flit latency average = 5.0303
	minimum = 5
	maximum = 8
Slowest flit = 12759
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0244074
	minimum = 0.00919925 (at node 5)
	maximum = 0.045369 (at node 17)
Accepted packet rate average = 0.0244074
	minimum = 0.0122308 (at node 25)
	maximum = 0.0470416 (at node 0)
Injected flit rate average = 0.0244074
	minimum = 0.00919925 (at node 5)
	maximum = 0.045369 (at node 17)
Accepted flit rate average= 0.0244074
	minimum = 0.0122308 (at node 25)
	maximum = 0.0470416 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.35512 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Network latency average = 5.35506 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Flit latency average = 5.35506 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0326693 (5 samples)
	minimum = 0.0109379 (5 samples)
	maximum = 0.0779649 (5 samples)
Accepted packet rate average = 0.0326693 (5 samples)
	minimum = 0.014529 (5 samples)
	maximum = 0.0540143 (5 samples)
Injected flit rate average = 0.0326693 (5 samples)
	minimum = 0.0109379 (5 samples)
	maximum = 0.0779649 (5 samples)
Accepted flit rate average = 0.0326693 (5 samples)
	minimum = 0.014529 (5 samples)
	maximum = 0.0540143 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 746618 (inst/sec)
gpgpu_simulation_rate = 3156 (cycle/sec)
gpgpu_silicon_slowdown = 221799x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2224
gpu_sim_insn = 1117092
gpu_ipc =     502.2896
gpu_tot_sim_cycle = 27478
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     258.0259
gpu_tot_issued_cta = 768
gpu_occupancy = 65.0326% 
gpu_tot_occupancy = 42.6405% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7122
partiton_level_parallism_total  =       0.2113
partiton_level_parallism_util =       1.4958
partiton_level_parallism_util_total  =       1.3099
L2_BW  =      31.4245 GB/Sec
L2_BW_total  =      13.8950 GB/Sec
gpu_total_sim_rate=709003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 1308, Miss = 447, Miss_rate = 0.342, Pending_hits = 672, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1058, Miss = 339, Miss_rate = 0.320, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1171, Miss = 389, Miss_rate = 0.332, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1110, Miss = 371, Miss_rate = 0.334, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1067, Miss = 343, Miss_rate = 0.321, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1009, Miss = 340, Miss_rate = 0.337, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1089, Miss = 364, Miss_rate = 0.334, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1040, Miss = 349, Miss_rate = 0.336, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1101, Miss = 358, Miss_rate = 0.325, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1103, Miss = 375, Miss_rate = 0.340, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1007, Miss = 305, Miss_rate = 0.303, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1059, Miss = 336, Miss_rate = 0.317, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1112, Miss = 376, Miss_rate = 0.338, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1081, Miss = 346, Miss_rate = 0.320, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1009, Miss = 340, Miss_rate = 0.337, Pending_hits = 528, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5378
	L1D_total_cache_miss_rate = 0.3295
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132869
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
589, 413, 413, 413, 413, 402, 424, 402, 579, 413, 413, 402, 402, 402, 402, 506, 522, 522, 533, 522, 699, 544, 544, 522, 836, 522, 522, 533, 533, 533, 522, 594, 155, 144, 144, 155, 155, 144, 144, 155, 144, 155, 155, 144, 155, 144, 155, 144, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3651
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41495	W0_Idle:116216	W0_Scoreboard:199182	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29208 {8:3651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 584160 {40:14604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 270 
max_icnt2mem_latency = 47 
maxmrqlatency = 23 
max_icnt2sh_latency = 34 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:127 	30 	2 	176 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16439 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	5702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15539 	979 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1792         0      2785         0      3288         0         0      1043         0         0         0      1090      1622         0         0         0 
dram[1]:      1297         0      3619      2788      5328         0      1506      1994      1991         0         0         0         0      2346         0         0 
dram[2]:       304         0      2031      3947      2144      2051         0      2790      1166         0         0         0         0         0      1553      2628 
dram[3]:         0         0      1351         0      4853      2443         0      5307      1166      1588         0         0      1760      2529      1378      1387 
dram[4]:      3337         0      2357         0         0      3112         0         0         0         0         0         0      3656      3671         0         0 
dram[5]:         0      3068      3844      3526      1547      1391         0         0         0         0         0         0      1537         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       268       173       259       269       178       173       174       259       258       176       172       258
dram[1]:        173       259       258       268       268       260       259       261       260       174       176       259       258       268       172       172
dram[2]:        172       259       259       268       258       259       178       268       268       175       172       172       172       177       267       259
dram[3]:        172       172       259       172       259       259       176       258       270       258       177       258       268       268       267       268
dram[4]:        259       266       258       172       172       268       175       175       173       258       177       172       259       267       259       172
dram[5]:        172       268       267       267       269       258       259       174       175       259       259       172       259       176       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36162 n_act=17 n_pre=9 n_ref_event=94732067769936 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004302
n_activity=847 dram_eff=0.1842
bk0: 18a 36133i bk1: 0a 36264i bk2: 12a 36183i bk3: 0a 36262i bk4: 16a 36175i bk5: 0a 36262i bk6: 4a 36244i bk7: 8a 36215i bk8: 0a 36262i bk9: 0a 36264i bk10: 0a 36266i bk11: 4a 36250i bk12: 8a 36245i bk13: 0a 36271i bk14: 0a 36271i bk15: 8a 36247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004302 
total_CMD = 36266 
util_bw = 156 
Wasted_Col = 262 
Wasted_Row = 108 
Idle = 35740 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36162 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94732067769936 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000717 
CoL_Bus_Util = 0.002151 
Either_Row_CoL_Bus_Util = 0.002868 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0265814
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36166 n_act=16 n_pre=4 n_ref_event=4560869750798743682 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004412
n_activity=659 dram_eff=0.2428
bk0: 8a 36243i bk1: 4a 36250i bk2: 4a 36251i bk3: 8a 36218i bk4: 8a 36212i bk5: 12a 36228i bk6: 4a 36246i bk7: 4a 36242i bk8: 8a 36239i bk9: 0a 36266i bk10: 0a 36267i bk11: 4a 36249i bk12: 4a 36247i bk13: 12a 36181i bk14: 0a 36260i bk15: 0a 36264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130864
Bank_Level_Parallism_Col = 1.126437
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089080 

BW Util details:
bwutil = 0.004412 
total_CMD = 36266 
util_bw = 160 
Wasted_Col = 220 
Wasted_Row = 42 
Idle = 35844 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36166 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.002206 
Either_Row_CoL_Bus_Util = 0.002757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0231622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36158 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004632
n_activity=815 dram_eff=0.2061
bk0: 8a 36242i bk1: 4a 36247i bk2: 4a 36246i bk3: 12a 36212i bk4: 4a 36245i bk5: 8a 36239i bk6: 0a 36266i bk7: 16a 36155i bk8: 8a 36213i bk9: 0a 36260i bk10: 0a 36262i bk11: 0a 36264i bk12: 0a 36270i bk13: 0a 36273i bk14: 16a 36186i bk15: 4a 36249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016427
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004632 
total_CMD = 36266 
util_bw = 168 
Wasted_Col = 267 
Wasted_Row = 74 
Idle = 35757 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36158 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000662 
CoL_Bus_Util = 0.002316 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0263056
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36167 n_act=17 n_pre=6 n_ref_event=13984 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004191
n_activity=739 dram_eff=0.2057
bk0: 0a 36257i bk1: 0a 36262i bk2: 4a 36244i bk3: 0a 36264i bk4: 4a 36249i bk5: 4a 36250i bk6: 0a 36269i bk7: 4a 36253i bk8: 8a 36218i bk9: 4a 36250i bk10: 0a 36268i bk11: 8a 36244i bk12: 12a 36187i bk13: 12a 36209i bk14: 8a 36213i bk15: 8a 36209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004191 
total_CMD = 36266 
util_bw = 152 
Wasted_Col = 261 
Wasted_Row = 75 
Idle = 35778 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36167 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 13984 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.002096 
Either_Row_CoL_Bus_Util = 0.002730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0251751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36204 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002647
n_activity=474 dram_eff=0.2025
bk0: 4a 36245i bk1: 8a 36237i bk2: 4a 36246i bk3: 0a 36264i bk4: 0a 36264i bk5: 8a 36217i bk6: 0a 36263i bk7: 0a 36264i bk8: 0a 36265i bk9: 4a 36248i bk10: 0a 36269i bk11: 0a 36270i bk12: 4a 36252i bk13: 12a 36190i bk14: 4a 36247i bk15: 0a 36264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002647 
total_CMD = 36266 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 35965 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36204 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0171511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36266 n_nop=36181 n_act=13 n_pre=4 n_ref_event=94732070361104 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00375
n_activity=610 dram_eff=0.223
bk0: 0a 36272i bk1: 8a 36223i bk2: 16a 36211i bk3: 8a 36218i bk4: 8a 36213i bk5: 8a 36234i bk6: 8a 36235i bk7: 0a 36260i bk8: 0a 36262i bk9: 4a 36247i bk10: 4a 36247i bk11: 0a 36266i bk12: 4a 36248i bk13: 0a 36266i bk14: 0a 36267i bk15: 0a 36270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021978
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003750 
total_CMD = 36266 
util_bw = 136 
Wasted_Col = 207 
Wasted_Row = 39 
Idle = 35884 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36266 
n_nop = 36181 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 94732070361104 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000469 
CoL_Bus_Util = 0.001875 
Either_Row_CoL_Bus_Util = 0.002344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0188055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1902, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1493, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 1394, Miss = 44, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1376, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1375, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1389, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17045
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17045
icnt_total_pkts_simt_to_mem=5807
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10757
	minimum = 5
	maximum = 9
Network latency average = 5.10757
	minimum = 5
	maximum = 9
Slowest packet = 18767
Flit latency average = 5.10757
	minimum = 5
	maximum = 9
Slowest flit = 18767
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0783373
	minimum = 0.0341727 (at node 10)
	maximum = 0.233813 (at node 15)
Accepted packet rate average = 0.0783373
	minimum = 0.0445144 (at node 22)
	maximum = 0.17446 (at node 15)
Injected flit rate average = 0.0783373
	minimum = 0.0341727 (at node 10)
	maximum = 0.233813 (at node 15)
Accepted flit rate average= 0.0783373
	minimum = 0.0445144 (at node 22)
	maximum = 0.17446 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31386 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14 (6 samples)
Network latency average = 5.31381 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14 (6 samples)
Flit latency average = 5.31381 (6 samples)
	minimum = 5 (6 samples)
	maximum = 14 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0402807 (6 samples)
	minimum = 0.0148104 (6 samples)
	maximum = 0.10394 (6 samples)
Accepted packet rate average = 0.0402807 (6 samples)
	minimum = 0.0195266 (6 samples)
	maximum = 0.0740887 (6 samples)
Injected flit rate average = 0.0402807 (6 samples)
	minimum = 0.0148104 (6 samples)
	maximum = 0.10394 (6 samples)
Accepted flit rate average = 0.0402807 (6 samples)
	minimum = 0.0195266 (6 samples)
	maximum = 0.0740887 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 709003 (inst/sec)
gpgpu_simulation_rate = 2747 (cycle/sec)
gpgpu_silicon_slowdown = 254823x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 19656
gpu_sim_insn = 1290400
gpu_ipc =      65.6492
gpu_tot_sim_cycle = 47134
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     177.8002
gpu_tot_issued_cta = 896
gpu_occupancy = 13.1675% 
gpu_tot_occupancy = 28.7457% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3701
partiton_level_parallism_total  =       0.2775
partiton_level_parallism_util =       1.2075
partiton_level_parallism_util_total  =       1.2509
L2_BW  =      19.5715 GB/Sec
L2_BW_total  =      16.2623 GB/Sec
gpu_total_sim_rate=598602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0133
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 2487, Miss = 960, Miss_rate = 0.386, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2385, Miss = 931, Miss_rate = 0.390, Pending_hits = 733, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2325, Miss = 883, Miss_rate = 0.380, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2403, Miss = 933, Miss_rate = 0.388, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2160, Miss = 820, Miss_rate = 0.380, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1917, Miss = 728, Miss_rate = 0.380, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1981, Miss = 767, Miss_rate = 0.387, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1981, Miss = 751, Miss_rate = 0.379, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2153, Miss = 813, Miss_rate = 0.378, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1976, Miss = 755, Miss_rate = 0.382, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2265, Miss = 859, Miss_rate = 0.379, Pending_hits = 734, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2045, Miss = 771, Miss_rate = 0.377, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2138, Miss = 797, Miss_rate = 0.373, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2259, Miss = 864, Miss_rate = 0.382, Pending_hits = 726, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2067, Miss = 792, Miss_rate = 0.383, Pending_hits = 637, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12424
	L1D_total_cache_miss_rate = 0.3818
	L1D_total_cache_pending_hits = 10762
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
649, 473, 473, 932, 701, 462, 1079, 534, 639, 659, 473, 462, 462, 462, 462, 566, 602, 602, 1196, 602, 956, 780, 999, 716, 916, 602, 602, 613, 613, 613, 602, 872, 155, 144, 144, 155, 155, 144, 144, 155, 144, 155, 155, 144, 155, 144, 155, 144, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6951
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49016	W0_Idle:173996	W0_Scoreboard:586032	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55608 {8:6951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1112160 {40:27804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 298 
max_icnt2mem_latency = 47 
maxmrqlatency = 49 
max_icnt2sh_latency = 34 
averagemflatency = 148 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:890 	395 	51 	339 	965 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32352 	1507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	12976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30940 	2736 	179 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5128      6004      5537     11568     13718         0      4137      4403      7470      5278     13068      3584      4300      5285      4285      9194 
dram[1]:      5244     11635      9742     12902      5600     14772      2803      4403      4322      4185         0      7609      3878      4579      5619      5394 
dram[2]:      9758      4760     10138     13828     12588     10177      3219      4343      6004      7285      3507      4529      4360         0      4468      8834 
dram[3]:     10419      5741     11398      6300      5594      8671     11375      5307      7203      3980      3603      3483      4399      2665      4865      8809 
dram[4]:      5291      4910     13606      9579      5681      4575      4350      4032     10919      7347      7697      3428      7400      7550      7864      9696 
dram[5]:      4821      9077      6781      5037     13263      7967         0      2864      8644      7258      6565      5300      6976      4091      5660      4335 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/351 = 7.541310
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       268       268       268       272       258       268       269       269       268       268       268       269       272       270       268
dram[1]:        285       268       271       298       268       268       270       270       272       276       258       268       276       268       267       268
dram[2]:        270       269       268       275       267       269       267       271       268       269       268       273       268       260       276       294
dram[3]:        269       269       268       268       269       276       258       272       276       268       268       273       268       272       269       269
dram[4]:        267       273       282       270       269       275       271       268       267       268       275       277       271       278       269       268
dram[5]:        272       270       268       272       269       269       259       268       268       268       271       268       270       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61670 n_act=69 n_pre=53 n_ref_event=94732067769936 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01347
n_activity=3817 dram_eff=0.2195
bk0: 50a 61935i bk1: 24a 62090i bk2: 36a 61996i bk3: 16a 62144i bk4: 32a 61992i bk5: 4a 62186i bk6: 36a 62040i bk7: 36a 61943i bk8: 28a 62064i bk9: 20a 62076i bk10: 8a 62154i bk11: 20a 62115i bk12: 32a 62052i bk13: 28a 62112i bk14: 28a 62113i bk15: 20a 62152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.060769
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.009547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013470 
total_CMD = 62211 
util_bw = 838 
Wasted_Col = 1081 
Wasted_Row = 596 
Idle = 59696 

BW Util Bottlenecks: 
RCDc_limit = 785 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 62211 
n_nop = 61670 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94732067769936 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.006735 
Either_Row_CoL_Bus_Util = 0.008696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0810146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61665 n_act=61 n_pre=45 n_ref_event=4560869750798743682 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01415
n_activity=3314 dram_eff=0.2655
bk0: 44a 62007i bk1: 40a 62069i bk2: 32a 62047i bk3: 40a 62024i bk4: 56a 61956i bk5: 16a 62138i bk6: 12a 62123i bk7: 24a 62055i bk8: 32a 62039i bk9: 20a 62110i bk10: 16a 62171i bk11: 20a 62124i bk12: 24a 62061i bk13: 32a 62026i bk14: 16a 62146i bk15: 16a 62149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183105
Bank_Level_Parallism_Col = 1.158730
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130037 

BW Util details:
bwutil = 0.014145 
total_CMD = 62211 
util_bw = 880 
Wasted_Col = 905 
Wasted_Row = 428 
Idle = 59998 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62211 
n_nop = 61665 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 4560869750798743682 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001704 
CoL_Bus_Util = 0.007073 
Either_Row_CoL_Bus_Util = 0.008777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0794233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61632 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01492
n_activity=3805 dram_eff=0.2439
bk0: 36a 62073i bk1: 32a 62051i bk2: 36a 62066i bk3: 28a 62077i bk4: 20a 62141i bk5: 28a 62054i bk6: 24a 62111i bk7: 56a 61916i bk8: 24a 62105i bk9: 24a 62131i bk10: 28a 62074i bk11: 20a 62113i bk12: 32a 62031i bk13: 8a 62189i bk14: 44a 61989i bk15: 24a 62083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056286
Bank_Level_Parallism_Col = 1.028154
Bank_Level_Parallism_Ready = 1.006424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028154 

BW Util details:
bwutil = 0.014917 
total_CMD = 62211 
util_bw = 928 
Wasted_Col = 1091 
Wasted_Row = 520 
Idle = 59672 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62211 
n_nop = 61632 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.007458 
Either_Row_CoL_Bus_Util = 0.009307 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001727 
queue_avg = 0.088087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0880873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61612 n_act=68 n_pre=52 n_ref_event=13984 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01543
n_activity=3860 dram_eff=0.2487
bk0: 20a 62104i bk1: 44a 62042i bk2: 8a 62157i bk3: 28a 62082i bk4: 44a 62008i bk5: 36a 62018i bk6: 4a 62191i bk7: 32a 62045i bk8: 40a 62037i bk9: 20a 62144i bk10: 44a 62062i bk11: 48a 62018i bk12: 40a 61989i bk13: 32a 62049i bk14: 24a 62060i bk15: 16a 62091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870833
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074460
Bank_Level_Parallism_Col = 1.064343
Bank_Level_Parallism_Ready = 1.012448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055228 

BW Util details:
bwutil = 0.015431 
total_CMD = 62211 
util_bw = 960 
Wasted_Col = 1076 
Wasted_Row = 567 
Idle = 59608 

BW Util Bottlenecks: 
RCDc_limit = 745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62211 
n_nop = 61612 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 13984 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 480 
Row_Bus_Util =  0.001929 
CoL_Bus_Util = 0.007716 
Either_Row_CoL_Bus_Util = 0.009629 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001669 
queue_avg = 0.088762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0887624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61642 n_act=65 n_pre=49 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01466
n_activity=3269 dram_eff=0.279
bk0: 36a 62071i bk1: 40a 62056i bk2: 24a 62104i bk3: 36a 62066i bk4: 12a 62133i bk5: 44a 61928i bk6: 40a 62018i bk7: 52a 61956i bk8: 12a 62139i bk9: 28a 62072i bk10: 8a 62137i bk11: 8a 62132i bk12: 28a 62088i bk13: 48a 61943i bk14: 24a 62102i bk15: 16a 62135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207175
Bank_Level_Parallism_Col = 1.176676
Bank_Level_Parallism_Ready = 1.076253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149271 

BW Util details:
bwutil = 0.014660 
total_CMD = 62211 
util_bw = 912 
Wasted_Col = 941 
Wasted_Row = 457 
Idle = 59901 

BW Util Bottlenecks: 
RCDc_limit = 670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62211 
n_nop = 61642 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.007330 
Either_Row_CoL_Bus_Util = 0.009146 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001757 
queue_avg = 0.097812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0978123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62211 n_nop=61719 n_act=60 n_pre=44 n_ref_event=94732070361104 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01247
n_activity=3262 dram_eff=0.2379
bk0: 32a 62054i bk1: 36a 61998i bk2: 44a 62036i bk3: 44a 61973i bk4: 20a 62108i bk5: 24a 62071i bk6: 20a 62156i bk7: 12a 62123i bk8: 16a 62114i bk9: 20a 62095i bk10: 20a 62093i bk11: 20a 62119i bk12: 12a 62159i bk13: 32a 62081i bk14: 16a 62153i bk15: 20a 62130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076296
Bank_Level_Parallism_Col = 1.058521
Bank_Level_Parallism_Ready = 1.010283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054019 

BW Util details:
bwutil = 0.012474 
total_CMD = 62211 
util_bw = 776 
Wasted_Col = 929 
Wasted_Row = 474 
Idle = 60032 

BW Util Bottlenecks: 
RCDc_limit = 687 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 283 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62211 
n_nop = 61719 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 94732070361104 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001672 
CoL_Bus_Util = 0.006237 
Either_Row_CoL_Bus_Util = 0.007909 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0688142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3338, Miss = 250, Miss_rate = 0.075, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 2841, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3017, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 2739, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2947, Miss = 244, Miss_rate = 0.083, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 2821, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2793, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2825, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2745, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2749, Miss = 272, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2647, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2757, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34219
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0774
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27804
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34219
icnt_total_pkts_simt_to_mem=13081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15212
	minimum = 5
	maximum = 15
Network latency average = 5.15212
	minimum = 5
	maximum = 15
Slowest packet = 24378
Flit latency average = 5.15212
	minimum = 5
	maximum = 15
Slowest flit = 24378
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0460664
	minimum = 0.0198921 (at node 9)
	maximum = 0.0775336 (at node 17)
Accepted packet rate average = 0.0460664
	minimum = 0.0296093 (at node 23)
	maximum = 0.0724969 (at node 1)
Injected flit rate average = 0.0460664
	minimum = 0.0198921 (at node 9)
	maximum = 0.0775336 (at node 17)
Accepted flit rate average= 0.0460664
	minimum = 0.0296093 (at node 23)
	maximum = 0.0724969 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29076 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Network latency average = 5.29071 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Flit latency average = 5.29071 (7 samples)
	minimum = 5 (7 samples)
	maximum = 14.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0411072 (7 samples)
	minimum = 0.0155363 (7 samples)
	maximum = 0.100167 (7 samples)
Accepted packet rate average = 0.0411072 (7 samples)
	minimum = 0.0209669 (7 samples)
	maximum = 0.0738613 (7 samples)
Injected flit rate average = 0.0411072 (7 samples)
	minimum = 0.0155363 (7 samples)
	maximum = 0.100167 (7 samples)
Accepted flit rate average = 0.0411072 (7 samples)
	minimum = 0.0209669 (7 samples)
	maximum = 0.0738613 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 598602 (inst/sec)
gpgpu_simulation_rate = 3366 (cycle/sec)
gpgpu_silicon_slowdown = 207961x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2514
gpu_sim_insn = 1132352
gpu_ipc =     450.4185
gpu_tot_sim_cycle = 49648
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     191.6047
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.8416% 
gpu_tot_occupancy = 31.1778% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1034
partiton_level_parallism_total  =       0.3700
partiton_level_parallism_util =       2.7949
partiton_level_parallism_util_total  =       1.4875
L2_BW  =      60.8025 GB/Sec
L2_BW_total  =      18.5176 GB/Sec
gpu_total_sim_rate=634185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 2899, Miss = 1246, Miss_rate = 0.430, Pending_hits = 850, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2877, Miss = 1280, Miss_rate = 0.445, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2797, Miss = 1213, Miss_rate = 0.434, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2843, Miss = 1232, Miss_rate = 0.433, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2588, Miss = 1121, Miss_rate = 0.433, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2381, Miss = 1049, Miss_rate = 0.441, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2477, Miss = 1120, Miss_rate = 0.452, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2441, Miss = 1069, Miss_rate = 0.438, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2609, Miss = 1141, Miss_rate = 0.437, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2436, Miss = 1087, Miss_rate = 0.446, Pending_hits = 779, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2773, Miss = 1223, Miss_rate = 0.441, Pending_hits = 842, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2481, Miss = 1080, Miss_rate = 0.435, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2622, Miss = 1138, Miss_rate = 0.434, Pending_hits = 876, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2655, Miss = 1132, Miss_rate = 0.426, Pending_hits = 822, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2487, Miss = 1084, Miss_rate = 0.436, Pending_hits = 733, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17215
	L1D_total_cache_miss_rate = 0.4373
	L1D_total_cache_pending_hits = 12294
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204946
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
736, 538, 527, 1008, 766, 538, 1155, 588, 704, 735, 527, 538, 516, 527, 527, 631, 689, 678, 1272, 689, 1021, 867, 1075, 781, 992, 678, 678, 689, 689, 689, 656, 948, 202, 202, 202, 213, 202, 202, 191, 202, 180, 213, 202, 191, 202, 202, 202, 191, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7463
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53939	W0_Idle:179880	W0_Scoreboard:596981	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59704 {8:7463,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1194080 {40:29852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 417 
max_icnt2mem_latency = 256 
maxmrqlatency = 49 
max_icnt2sh_latency = 34 
averagemflatency = 154 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:890 	395 	51 	339 	965 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38409 	2274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	16716 	836 	711 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35087 	4435 	1149 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5128      6004      5537     11568     13718         0      4137      4403      7470      5278     13068      3584      4300      5285      4285      9194 
dram[1]:      5244     11635      9742     12902      5600     14772      2803      4403      4322      4185         0      7609      3878      4579      5619      5394 
dram[2]:      9758      4760     10138     13828     12588     10177      3219      4343      6004      7285      3507      4529      4360         0      4468      8834 
dram[3]:     10419      5741     11398      6300      5594      8671     11375      5307      7203      3980      3603      3483      4399      2665      4865      8809 
dram[4]:      5291      4910     13606      9579      5681      4575      4350      4032     10919      7347      7697      3428      7400      7550      7864      9696 
dram[5]:      4821      9077      6781      5037     13263      7967         0      2864      8644      7258      6565      5300      6976      4091      5660      4335 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/351 = 7.541310
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       268       268       268       369       258       375       382       417       337       404       349       269       272       270       268
dram[1]:        285       268       271       298       367       293       270       270       330       338       336       317       276       268       267       268
dram[2]:        270       269       268       275       327       310       300       335       351       384       374       341       268       260       276       294
dram[3]:        269       269       268       268       343       288       258       272       353       357       304       361       268       272       269       269
dram[4]:        267       273       282       270       312       357       360       322       351       364       327       324       271       278       269       268
dram[5]:        272       270       268       272       318       311       259       268       381       339       325       340       270       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=64988 n_act=69 n_pre=53 n_ref_event=94732067769936 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01279
n_activity=3817 dram_eff=0.2195
bk0: 50a 65253i bk1: 24a 65408i bk2: 36a 65314i bk3: 16a 65462i bk4: 32a 65310i bk5: 4a 65504i bk6: 36a 65358i bk7: 36a 65261i bk8: 28a 65382i bk9: 20a 65394i bk10: 8a 65472i bk11: 20a 65433i bk12: 32a 65370i bk13: 28a 65430i bk14: 28a 65431i bk15: 20a 65470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.060769
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.009547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012788 
total_CMD = 65529 
util_bw = 838 
Wasted_Col = 1081 
Wasted_Row = 596 
Idle = 63014 

BW Util Bottlenecks: 
RCDc_limit = 785 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 65529 
n_nop = 64988 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 94732067769936 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.001862 
CoL_Bus_Util = 0.006394 
Either_Row_CoL_Bus_Util = 0.008256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0769125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=64983 n_act=61 n_pre=45 n_ref_event=4560869750798743682 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01343
n_activity=3314 dram_eff=0.2655
bk0: 44a 65325i bk1: 40a 65387i bk2: 32a 65365i bk3: 40a 65342i bk4: 56a 65274i bk5: 16a 65456i bk6: 12a 65441i bk7: 24a 65373i bk8: 32a 65357i bk9: 20a 65428i bk10: 16a 65489i bk11: 20a 65442i bk12: 24a 65379i bk13: 32a 65344i bk14: 16a 65464i bk15: 16a 65467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183105
Bank_Level_Parallism_Col = 1.158730
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130037 

BW Util details:
bwutil = 0.013429 
total_CMD = 65529 
util_bw = 880 
Wasted_Col = 905 
Wasted_Row = 428 
Idle = 63316 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65529 
n_nop = 64983 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 4560869750798743682 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001618 
CoL_Bus_Util = 0.006715 
Either_Row_CoL_Bus_Util = 0.008332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0754017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=64950 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=3805 dram_eff=0.2439
bk0: 36a 65391i bk1: 32a 65369i bk2: 36a 65384i bk3: 28a 65395i bk4: 20a 65459i bk5: 28a 65372i bk6: 24a 65429i bk7: 56a 65234i bk8: 24a 65423i bk9: 24a 65449i bk10: 28a 65392i bk11: 20a 65431i bk12: 32a 65349i bk13: 8a 65507i bk14: 44a 65307i bk15: 24a 65401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056286
Bank_Level_Parallism_Col = 1.028154
Bank_Level_Parallism_Ready = 1.006424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028154 

BW Util details:
bwutil = 0.014162 
total_CMD = 65529 
util_bw = 928 
Wasted_Col = 1091 
Wasted_Row = 520 
Idle = 62990 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65529 
n_nop = 64950 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.001770 
CoL_Bus_Util = 0.007081 
Either_Row_CoL_Bus_Util = 0.008836 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001727 
queue_avg = 0.083627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0836271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=64930 n_act=68 n_pre=52 n_ref_event=13984 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01465
n_activity=3860 dram_eff=0.2487
bk0: 20a 65422i bk1: 44a 65360i bk2: 8a 65475i bk3: 28a 65400i bk4: 44a 65326i bk5: 36a 65336i bk6: 4a 65509i bk7: 32a 65363i bk8: 40a 65355i bk9: 20a 65462i bk10: 44a 65380i bk11: 48a 65336i bk12: 40a 65307i bk13: 32a 65367i bk14: 24a 65378i bk15: 16a 65409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870833
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074460
Bank_Level_Parallism_Col = 1.064343
Bank_Level_Parallism_Ready = 1.012448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055228 

BW Util details:
bwutil = 0.014650 
total_CMD = 65529 
util_bw = 960 
Wasted_Col = 1076 
Wasted_Row = 567 
Idle = 62926 

BW Util Bottlenecks: 
RCDc_limit = 745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65529 
n_nop = 64930 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 13984 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 480 
Row_Bus_Util =  0.001831 
CoL_Bus_Util = 0.007325 
Either_Row_CoL_Bus_Util = 0.009141 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001669 
queue_avg = 0.084268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.084268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=64960 n_act=65 n_pre=49 n_ref_event=0 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01392
n_activity=3269 dram_eff=0.279
bk0: 36a 65389i bk1: 40a 65374i bk2: 24a 65422i bk3: 36a 65384i bk4: 12a 65451i bk5: 44a 65246i bk6: 40a 65336i bk7: 52a 65274i bk8: 12a 65457i bk9: 28a 65390i bk10: 8a 65455i bk11: 8a 65450i bk12: 28a 65406i bk13: 48a 65261i bk14: 24a 65420i bk15: 16a 65453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207175
Bank_Level_Parallism_Col = 1.176676
Bank_Level_Parallism_Ready = 1.076253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149271 

BW Util details:
bwutil = 0.013918 
total_CMD = 65529 
util_bw = 912 
Wasted_Col = 941 
Wasted_Row = 457 
Idle = 63219 

BW Util Bottlenecks: 
RCDc_limit = 670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65529 
n_nop = 64960 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.001740 
CoL_Bus_Util = 0.006959 
Either_Row_CoL_Bus_Util = 0.008683 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001757 
queue_avg = 0.092860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0928596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65529 n_nop=65037 n_act=60 n_pre=44 n_ref_event=94732070361104 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01184
n_activity=3262 dram_eff=0.2379
bk0: 32a 65372i bk1: 36a 65316i bk2: 44a 65354i bk3: 44a 65291i bk4: 20a 65426i bk5: 24a 65389i bk6: 20a 65474i bk7: 12a 65441i bk8: 16a 65432i bk9: 20a 65413i bk10: 20a 65411i bk11: 20a 65437i bk12: 12a 65477i bk13: 32a 65399i bk14: 16a 65471i bk15: 20a 65448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076296
Bank_Level_Parallism_Col = 1.058521
Bank_Level_Parallism_Ready = 1.010283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054019 

BW Util details:
bwutil = 0.011842 
total_CMD = 65529 
util_bw = 776 
Wasted_Col = 929 
Wasted_Row = 474 
Idle = 63350 

BW Util Bottlenecks: 
RCDc_limit = 687 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 283 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65529 
n_nop = 65037 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 94732070361104 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001587 
CoL_Bus_Util = 0.005921 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0653299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4993, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 3327, Miss = 168, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3494, Miss = 232, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 3197, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3441, Miss = 244, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 3274, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3259, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3294, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3198, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3235, Miss = 272, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3116, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3215, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41043
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=41043
icnt_total_pkts_simt_to_mem=18369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6921
	minimum = 5
	maximum = 218
Network latency average = 18.6921
	minimum = 5
	maximum = 218
Slowest packet = 49587
Flit latency average = 18.6921
	minimum = 5
	maximum = 218
Slowest flit = 49587
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.178438
	minimum = 0.119332 (at node 13)
	maximum = 0.658313 (at node 15)
Accepted packet rate average = 0.178438
	minimum = 0.130072 (at node 20)
	maximum = 0.605807 (at node 15)
Injected flit rate average = 0.178438
	minimum = 0.119332 (at node 13)
	maximum = 0.658313 (at node 15)
Accepted flit rate average= 0.178438
	minimum = 0.130072 (at node 20)
	maximum = 0.605807 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.96593 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.625 (8 samples)
Network latency average = 6.96589 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.625 (8 samples)
Flit latency average = 6.96589 (8 samples)
	minimum = 5 (8 samples)
	maximum = 39.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0582735 (8 samples)
	minimum = 0.0285108 (8 samples)
	maximum = 0.169936 (8 samples)
Accepted packet rate average = 0.0582735 (8 samples)
	minimum = 0.034605 (8 samples)
	maximum = 0.140355 (8 samples)
Injected flit rate average = 0.0582735 (8 samples)
	minimum = 0.0285108 (8 samples)
	maximum = 0.169936 (8 samples)
Accepted flit rate average = 0.0582735 (8 samples)
	minimum = 0.034605 (8 samples)
	maximum = 0.140355 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 634185 (inst/sec)
gpgpu_simulation_rate = 3309 (cycle/sec)
gpgpu_silicon_slowdown = 211544x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 32680
gpu_sim_insn = 1510919
gpu_ipc =      46.2338
gpu_tot_sim_cycle = 82328
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     133.8999
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.3849% 
gpu_tot_occupancy = 30.0075% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2991
partiton_level_parallism_total  =       0.7388
partiton_level_parallism_util =       1.9095
partiton_level_parallism_util_total  =       1.7588
L2_BW  =      70.1460 GB/Sec
L2_BW_total  =      39.0114 GB/Sec
gpu_total_sim_rate=479291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 8181, Miss = 4022, Miss_rate = 0.492, Pending_hits = 1029, Reservation_fails = 75
	L1D_cache_core[1]: Access = 8563, Miss = 4394, Miss_rate = 0.513, Pending_hits = 1059, Reservation_fails = 103
	L1D_cache_core[2]: Access = 8127, Miss = 4086, Miss_rate = 0.503, Pending_hits = 1068, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8161, Miss = 3962, Miss_rate = 0.485, Pending_hits = 1029, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7423, Miss = 3736, Miss_rate = 0.503, Pending_hits = 1001, Reservation_fails = 123
	L1D_cache_core[5]: Access = 6653, Miss = 3288, Miss_rate = 0.494, Pending_hits = 923, Reservation_fails = 36
	L1D_cache_core[6]: Access = 7793, Miss = 3872, Miss_rate = 0.497, Pending_hits = 984, Reservation_fails = 5
	L1D_cache_core[7]: Access = 7510, Miss = 3824, Miss_rate = 0.509, Pending_hits = 1007, Reservation_fails = 6
	L1D_cache_core[8]: Access = 8750, Miss = 4403, Miss_rate = 0.503, Pending_hits = 1050, Reservation_fails = 97
	L1D_cache_core[9]: Access = 8337, Miss = 4309, Miss_rate = 0.517, Pending_hits = 1009, Reservation_fails = 87
	L1D_cache_core[10]: Access = 7476, Miss = 3656, Miss_rate = 0.489, Pending_hits = 1001, Reservation_fails = 124
	L1D_cache_core[11]: Access = 7825, Miss = 4109, Miss_rate = 0.525, Pending_hits = 1048, Reservation_fails = 99
	L1D_cache_core[12]: Access = 6877, Miss = 3366, Miss_rate = 0.489, Pending_hits = 1044, Reservation_fails = 42
	L1D_cache_core[13]: Access = 8398, Miss = 4095, Miss_rate = 0.488, Pending_hits = 1013, Reservation_fails = 165
	L1D_cache_core[14]: Access = 7826, Miss = 3960, Miss_rate = 0.506, Pending_hits = 954, Reservation_fails = 128
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59082
	L1D_total_cache_miss_rate = 0.5011
	L1D_total_cache_pending_hits = 15219
	L1D_total_cache_reservation_fails = 1090
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333906
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1090
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1014, 1191, 1201, 1661, 1482, 1336, 1370, 740, 1190, 992, 836, 1138, 1085, 856, 1161, 886, 947, 976, 1769, 1498, 1726, 1562, 1665, 1184, 1425, 998, 1425, 862, 1227, 1550, 1205, 1465, 202, 202, 202, 213, 202, 202, 191, 202, 180, 213, 202, 191, 202, 202, 202, 191, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 18140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27424
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64440	W0_Idle:217159	W0_Scoreboard:1177395	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 219392 {8:27424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4387840 {40:109696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 512 
max_icnt2mem_latency = 256 
maxmrqlatency = 253 
max_icnt2sh_latency = 66 
averagemflatency = 160 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 10 
mrq_lat_table:5780 	2831 	1148 	1142 	4251 	1124 	533 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132514 	10506 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	59037 	965 	716 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75733 	46438 	17688 	3137 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        28        28        44        36        28        36        24        36 
dram[1]:        40        48        36        60        20        36        28        36        52        48        52        60        32        40        44        36 
dram[2]:        44        40        48        36        36        32        20        28        20        40        40        40        28        36        28        36 
dram[3]:        36        44        44        68        40        36        32        24        52        24        32        32        28        52        36        32 
dram[4]:        60        40        52        44        28        16        28        16        44        44        32        68        36        36        24        32 
dram[5]:        36        45        52        36        28        20        20        20        24        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7181      7218     11404     11568     13718      4588      6014      6242      7470      6499     13068      6841      6487      6660      7072      9194 
dram[1]:      7194     11635      9742     12902      5600     14772      5408      5683      6510      6661      6850      7609      6375      6425      6646      5900 
dram[2]:      9758      5883     10138     13828     12588     10177      5301      4343      6593      7285      7036      6649      6425      6418      7210      8834 
dram[3]:     10419      7156     11398      8067      5594      8671     11375      5307      7203      9663      7036      6759      6470      6333      6917      8809 
dram[4]:      7277      7517     13606      9579      5681      5652      5541      5430     10919      7347      7697      6572      7400      7550      7864      9696 
dram[5]:      5236      9077      6781      5037     13263      7967      5495      4750      8644      7258      6663      6844      6976      6541      6736      6816 
average row accesses per activate:
dram[0]: 15.333333 20.000000  9.933333 11.227273  9.062500 11.500000 10.294118  6.205883 13.818182 14.181818 22.666666 18.500000 10.571428 11.083333 10.909091 13.461538 
dram[1]: 14.230769 14.923077 12.142858 13.055555  6.653846  6.774194  5.575758  7.034483 13.818182 15.111111 28.799999 21.714285 10.357142 12.071428 12.545455  8.062500 
dram[2]: 16.090910 14.428572 11.210526 12.368421  8.909091  9.076923  6.500000  6.176471 10.500000 23.333334 15.555555 19.500000  9.933333 17.625000 10.111111  9.470589 
dram[3]: 11.923077 18.363636 12.250000 19.333334  7.320000 10.458333 10.333333  7.266667 16.444445 13.333333 17.777779 15.555555  9.235294 14.461538  9.157895 12.400000 
dram[4]: 16.714285 18.666666 15.785714 19.700001 11.071428  5.303030  8.678572  5.725000 21.142857 18.500000 17.714285 21.714285 11.214286 13.846154 10.733334  8.529411 
dram[5]: 13.533334 14.266666 11.000000 12.705882 13.846154  5.655172  7.275862  7.269231 12.666667 21.500000 21.000000 17.500000 10.666667 11.750000  9.421053 10.384615 
average row locality = 16874/1523 = 11.079449
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        12        19         0         0         0         0         0         0         0         2 
dram[1]:         0         2         3         1         8        11        17        16         0         0         0         0         1         0         6         5 
dram[2]:         1         2         3         1         6         9        15        16         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        17         0         0         0         0         1         0         4         0 
dram[4]:         2         0         1         1         6        11        22        18         0         0         0         0         1         0         4         5 
dram[5]:         1         3         3         3         5        10        18        12         0         0         0         0         0         0         1         1 
total dram writes = 372
min_bank_accesses = 0!
chip skew: 71/54 = 1.31
average mf latency per bank:
dram[0]:     none      none      107999     23356     32695     18022     19061     12716    none      none      none      none      none      none      none       65209
dram[1]:     none       62637     50936    146679     19112     16169     13738     14047    none      none      none      none      411149    none       17756     20000
dram[2]:     124673     67174     44210    135010     26657     20660     15941     14383    none      none      none      none      413438    none       55783     37183
dram[3]:      56443     61790     40558     50301     24921     26078     14489     13284    none      none      none      none      391921    none       28857    none  
dram[4]:      70164    none      143249    126307     24786     15860     11236     12733    none      none      none      none      393763    none       27110     23378
dram[5]:     143539     48061     45975     42399     30949     15690     13295     18869    none      none      none      none      none      none      115415    118155
maximum mf latency per bank:
dram[0]:        353       403       348       393       369       370       375       382       417       343       404       349       374       362       308       400
dram[1]:        328       335       342       347       367       395       302       323       330       338       336       317       290       324       312       290
dram[2]:        326       329       361       419       407       367       330       335       351       384       374       397       288       341       353       512
dram[3]:        412       412       456       437       409       358       282       357       353       357       304       361       303       313       356       323
dram[4]:        320       375       390       390       357       374       360       324       351       364       344       340       312       319       317       303
dram[5]:        347       353       354       378       368       398       314       338       381       339       336       340       338       319       426       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105441 n_act=242 n_pre=226 n_ref_event=94732067769936 n_req=2735 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.05085
n_activity=15704 dram_eff=0.3519
bk0: 230a 107725i bk1: 180a 107907i bk2: 148a 107835i bk3: 240a 107300i bk4: 140a 107790i bk5: 220a 107318i bk6: 168a 107727i bk7: 192a 107094i bk8: 152a 107943i bk9: 156a 107915i bk10: 136a 108088i bk11: 148a 108087i bk12: 148a 107882i bk13: 132a 108028i bk14: 120a 108204i bk15: 172a 107438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914442
Row_Buffer_Locality_read = 0.924310
Row_Buffer_Locality_write = 0.415094
Bank_Level_Parallism = 1.542263
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.319899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050853 
total_CMD = 108666 
util_bw = 5526 
Wasted_Col = 3967 
Wasted_Row = 1848 
Idle = 97325 

BW Util Bottlenecks: 
RCDc_limit = 2104 
RCDWRc_limit = 162 
WTRc_limit = 116 
RTWc_limit = 549 
CCDLc_limit = 1713 
rwq = 0 
CCDLc_limit_alone = 1615 
WTRc_limit_alone = 112 
RTWc_limit_alone = 455 

Commands details: 
total_CMD = 108666 
n_nop = 105441 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 242 
n_pre = 226 
n_ref = 94732067769936 
n_req = 2735 
total_req = 2763 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 2763 
Row_Bus_Util =  0.004307 
CoL_Bus_Util = 0.025427 
Either_Row_CoL_Bus_Util = 0.029678 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001860 
queue_avg = 0.432408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.432408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105301 n_act=277 n_pre=261 n_ref_event=4560869750798743682 n_req=2805 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.0522
n_activity=15473 dram_eff=0.3666
bk0: 184a 107892i bk1: 192a 107800i bk2: 252a 107542i bk3: 232a 107477i bk4: 164a 107530i bk5: 200a 107134i bk6: 168a 107321i bk7: 188a 107341i bk8: 152a 107981i bk9: 136a 108072i bk10: 144a 108155i bk11: 152a 108190i bk12: 144a 108012i bk13: 168a 107945i bk14: 132a 108059i bk15: 124a 107969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903387
Row_Buffer_Locality_read = 0.920205
Row_Buffer_Locality_write = 0.273973
Bank_Level_Parallism = 1.489769
Bank_Level_Parallism_Col = 1.410536
Bank_Level_Parallism_Ready = 1.202247
write_to_read_ratio_blp_rw_average = 0.102551
GrpLevelPara = 1.307379 

BW Util details:
bwutil = 0.052197 
total_CMD = 108666 
util_bw = 5672 
Wasted_Col = 4092 
Wasted_Row = 1844 
Idle = 97058 

BW Util Bottlenecks: 
RCDc_limit = 2111 
RCDWRc_limit = 264 
WTRc_limit = 193 
RTWc_limit = 610 
CCDLc_limit = 1739 
rwq = 0 
CCDLc_limit_alone = 1624 
WTRc_limit_alone = 187 
RTWc_limit_alone = 501 

Commands details: 
total_CMD = 108666 
n_nop = 105301 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 277 
n_pre = 261 
n_ref = 4560869750798743682 
n_req = 2805 
total_req = 2836 

Dual Bus Interface Util: 
issued_total_row = 538 
issued_total_col = 2836 
Row_Bus_Util =  0.004951 
CoL_Bus_Util = 0.026098 
Either_Row_CoL_Bus_Util = 0.030966 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002675 
queue_avg = 0.390140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.39014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105296 n_act=270 n_pre=254 n_ref_event=0 n_req=2830 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.05253
n_activity=16457 dram_eff=0.3468
bk0: 176a 108095i bk1: 200a 107783i bk2: 208a 107530i bk3: 232a 107394i bk4: 188a 107596i bk5: 224a 107203i bk6: 192a 106903i bk7: 192a 106848i bk8: 84a 108164i bk9: 140a 108078i bk10: 140a 108042i bk11: 156a 107968i bk12: 148a 108004i bk13: 140a 108065i bk14: 180a 107699i bk15: 156a 107623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906007
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.270270
Bank_Level_Parallism = 1.561259
Bank_Level_Parallism_Col = 1.557839
Bank_Level_Parallism_Ready = 1.267434
write_to_read_ratio_blp_rw_average = 0.125645
GrpLevelPara = 1.320241 

BW Util details:
bwutil = 0.052528 
total_CMD = 108666 
util_bw = 5708 
Wasted_Col = 4301 
Wasted_Row = 2056 
Idle = 96601 

BW Util Bottlenecks: 
RCDc_limit = 2185 
RCDWRc_limit = 277 
WTRc_limit = 95 
RTWc_limit = 809 
CCDLc_limit = 1918 
rwq = 0 
CCDLc_limit_alone = 1742 
WTRc_limit_alone = 93 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 108666 
n_nop = 105296 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 270 
n_pre = 254 
n_ref = 0 
n_req = 2830 
total_req = 2854 

Dual Bus Interface Util: 
issued_total_row = 524 
issued_total_col = 2854 
Row_Bus_Util =  0.004822 
CoL_Bus_Util = 0.026264 
Either_Row_CoL_Bus_Util = 0.031012 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002374 
queue_avg = 0.515083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.515083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105288 n_act=253 n_pre=237 n_ref_event=13984 n_req=2865 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=101 bw_util=0.05332
n_activity=15951 dram_eff=0.3632
bk0: 152a 107751i bk1: 200a 107795i bk2: 192a 107637i bk3: 228a 107489i bk4: 176a 107428i bk5: 240a 107350i bk6: 200a 107520i bk7: 204a 107150i bk8: 148a 108086i bk9: 120a 108159i bk10: 160a 108130i bk11: 140a 108174i bk12: 156a 107914i bk13: 188a 107929i bk14: 168a 107710i bk15: 124a 108126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913787
Row_Buffer_Locality_read = 0.927754
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 1.503795
Bank_Level_Parallism_Col = 1.484514
Bank_Level_Parallism_Ready = 1.274510
write_to_read_ratio_blp_rw_average = 0.106605
GrpLevelPara = 1.346832 

BW Util details:
bwutil = 0.053319 
total_CMD = 108666 
util_bw = 5794 
Wasted_Col = 4029 
Wasted_Row = 1823 
Idle = 97020 

BW Util Bottlenecks: 
RCDc_limit = 1992 
RCDWRc_limit = 218 
WTRc_limit = 143 
RTWc_limit = 648 
CCDLc_limit = 1744 
rwq = 0 
CCDLc_limit_alone = 1643 
WTRc_limit_alone = 139 
RTWc_limit_alone = 551 

Commands details: 
total_CMD = 108666 
n_nop = 105288 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 101 
n_act = 253 
n_pre = 237 
n_ref = 13984 
n_req = 2865 
total_req = 2897 

Dual Bus Interface Util: 
issued_total_row = 490 
issued_total_col = 2897 
Row_Bus_Util =  0.004509 
CoL_Bus_Util = 0.026660 
Either_Row_CoL_Bus_Util = 0.031086 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002664 
queue_avg = 0.430641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105307 n_act=256 n_pre=240 n_ref_event=0 n_req=2837 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.05282
n_activity=15602 dram_eff=0.3679
bk0: 232a 107718i bk1: 168a 108012i bk2: 216a 107592i bk3: 196a 107783i bk4: 148a 107810i bk5: 164a 107154i bk6: 224a 107176i bk7: 212a 107026i bk8: 148a 108013i bk9: 148a 108040i bk10: 124a 108068i bk11: 152a 108035i bk12: 156a 107941i bk13: 180a 107808i bk14: 156a 107926i bk15: 140a 107940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911879
Row_Buffer_Locality_read = 0.926917
Row_Buffer_Locality_write = 0.342466
Bank_Level_Parallism = 1.532265
Bank_Level_Parallism_Col = 1.515684
Bank_Level_Parallism_Ready = 1.290423
write_to_read_ratio_blp_rw_average = 0.108877
GrpLevelPara = 1.387653 

BW Util details:
bwutil = 0.052822 
total_CMD = 108666 
util_bw = 5740 
Wasted_Col = 3907 
Wasted_Row = 1944 
Idle = 97075 

BW Util Bottlenecks: 
RCDc_limit = 1925 
RCDWRc_limit = 248 
WTRc_limit = 132 
RTWc_limit = 648 
CCDLc_limit = 1701 
rwq = 0 
CCDLc_limit_alone = 1595 
WTRc_limit_alone = 126 
RTWc_limit_alone = 548 

Commands details: 
total_CMD = 108666 
n_nop = 105307 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 256 
n_pre = 240 
n_ref = 0 
n_req = 2837 
total_req = 2870 

Dual Bus Interface Util: 
issued_total_row = 496 
issued_total_col = 2870 
Row_Bus_Util =  0.004564 
CoL_Bus_Util = 0.026411 
Either_Row_CoL_Bus_Util = 0.030911 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002084 
queue_avg = 0.397005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.397005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108666 n_nop=105336 n_act=263 n_pre=247 n_ref_event=94732070361104 n_req=2802 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.05209
n_activity=15217 dram_eff=0.372
bk0: 200a 107713i bk1: 212a 107671i bk2: 236a 107292i bk3: 212a 107544i bk4: 176a 107695i bk5: 152a 107248i bk6: 192a 107268i bk7: 176a 107360i bk8: 152a 107941i bk9: 172a 107966i bk10: 168a 107947i bk11: 140a 108060i bk12: 96a 108160i bk13: 140a 107945i bk14: 176a 107536i bk15: 132a 108063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908994
Row_Buffer_Locality_read = 0.924597
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 1.594383
Bank_Level_Parallism_Col = 1.566596
Bank_Level_Parallism_Ready = 1.321253
write_to_read_ratio_blp_rw_average = 0.126940
GrpLevelPara = 1.389376 

BW Util details:
bwutil = 0.052086 
total_CMD = 108666 
util_bw = 5660 
Wasted_Col = 4006 
Wasted_Row = 1844 
Idle = 97156 

BW Util Bottlenecks: 
RCDc_limit = 2052 
RCDWRc_limit = 231 
WTRc_limit = 123 
RTWc_limit = 747 
CCDLc_limit = 1720 
rwq = 0 
CCDLc_limit_alone = 1569 
WTRc_limit_alone = 119 
RTWc_limit_alone = 600 

Commands details: 
total_CMD = 108666 
n_nop = 105336 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 263 
n_pre = 247 
n_ref = 94732070361104 
n_req = 2802 
total_req = 2830 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2830 
Row_Bus_Util =  0.004693 
CoL_Bus_Util = 0.026043 
Either_Row_CoL_Bus_Util = 0.030644 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.003003 
queue_avg = 0.448208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.448208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13160, Miss = 1292, Miss_rate = 0.098, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 12231, Miss = 1521, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12124, Miss = 1382, Miss_rate = 0.114, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 12000, Miss = 1439, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11810, Miss = 1375, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 11859, Miss = 1512, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11440, Miss = 1457, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11653, Miss = 1521, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12097, Miss = 1465, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11741, Miss = 1413, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11579, Miss = 1455, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11687, Miss = 1394, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 143381
L2_total_cache_misses = 17226
L2_total_cache_miss_rate = 0.1201
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12378
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=143381
icnt_total_pkts_simt_to_mem=60824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.33373
	minimum = 5
	maximum = 64
Network latency average = 8.33373
	minimum = 5
	maximum = 64
Slowest packet = 65627
Flit latency average = 8.33373
	minimum = 5
	maximum = 64
Slowest flit = 65627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.164097
	minimum = 0.0693084 (at node 12)
	maximum = 0.27246 (at node 16)
Accepted packet rate average = 0.164097
	minimum = 0.105324 (at node 15)
	maximum = 0.241983 (at node 9)
Injected flit rate average = 0.164097
	minimum = 0.0693084 (at node 12)
	maximum = 0.27246 (at node 16)
Accepted flit rate average= 0.164097
	minimum = 0.105324 (at node 15)
	maximum = 0.241983 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.11791 (9 samples)
	minimum = 5 (9 samples)
	maximum = 42.3333 (9 samples)
Network latency average = 7.11787 (9 samples)
	minimum = 5 (9 samples)
	maximum = 42.3333 (9 samples)
Flit latency average = 7.11787 (9 samples)
	minimum = 5 (9 samples)
	maximum = 42.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0700317 (9 samples)
	minimum = 0.0330438 (9 samples)
	maximum = 0.181327 (9 samples)
Accepted packet rate average = 0.0700317 (9 samples)
	minimum = 0.0424627 (9 samples)
	maximum = 0.151647 (9 samples)
Injected flit rate average = 0.0700317 (9 samples)
	minimum = 0.0330438 (9 samples)
	maximum = 0.181327 (9 samples)
Accepted flit rate average = 0.0700317 (9 samples)
	minimum = 0.0424627 (9 samples)
	maximum = 0.151647 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 479291 (inst/sec)
gpgpu_simulation_rate = 3579 (cycle/sec)
gpgpu_silicon_slowdown = 195585x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3477
gpu_sim_insn = 1211812
gpu_ipc =     348.5223
gpu_tot_sim_cycle = 85805
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     142.5968
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.6071% 
gpu_tot_occupancy = 32.3663% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 21
partiton_level_parallism =       2.4826
partiton_level_parallism_total  =       0.8095
partiton_level_parallism_util =       2.9920
partiton_level_parallism_util_total  =       1.8538
L2_BW  =      65.5057 GB/Sec
L2_BW_total  =      40.0850 GB/Sec
gpu_total_sim_rate=509813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 8813, Miss = 4526, Miss_rate = 0.514, Pending_hits = 1123, Reservation_fails = 99
	L1D_cache_core[1]: Access = 9203, Miss = 4906, Miss_rate = 0.533, Pending_hits = 1153, Reservation_fails = 258
	L1D_cache_core[2]: Access = 8763, Miss = 4594, Miss_rate = 0.524, Pending_hits = 1162, Reservation_fails = 19
	L1D_cache_core[3]: Access = 8881, Miss = 4538, Miss_rate = 0.511, Pending_hits = 1134, Reservation_fails = 1
	L1D_cache_core[4]: Access = 8063, Miss = 4248, Miss_rate = 0.527, Pending_hits = 1096, Reservation_fails = 278
	L1D_cache_core[5]: Access = 7365, Miss = 3856, Miss_rate = 0.524, Pending_hits = 1029, Reservation_fails = 36
	L1D_cache_core[6]: Access = 8509, Miss = 4444, Miss_rate = 0.522, Pending_hits = 1090, Reservation_fails = 49
	L1D_cache_core[7]: Access = 8146, Miss = 4332, Miss_rate = 0.532, Pending_hits = 1101, Reservation_fails = 6
	L1D_cache_core[8]: Access = 9466, Miss = 4975, Miss_rate = 0.526, Pending_hits = 1155, Reservation_fails = 210
	L1D_cache_core[9]: Access = 9045, Miss = 4873, Miss_rate = 0.539, Pending_hits = 1115, Reservation_fails = 87
	L1D_cache_core[10]: Access = 8112, Miss = 4164, Miss_rate = 0.513, Pending_hits = 1094, Reservation_fails = 266
	L1D_cache_core[11]: Access = 8541, Miss = 4681, Miss_rate = 0.548, Pending_hits = 1156, Reservation_fails = 99
	L1D_cache_core[12]: Access = 7589, Miss = 3934, Miss_rate = 0.518, Pending_hits = 1152, Reservation_fails = 133
	L1D_cache_core[13]: Access = 9034, Miss = 4603, Miss_rate = 0.510, Pending_hits = 1107, Reservation_fails = 166
	L1D_cache_core[14]: Access = 8538, Miss = 4528, Miss_rate = 0.530, Pending_hits = 1060, Reservation_fails = 247
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67202
	L1D_total_cache_miss_rate = 0.5247
	L1D_total_cache_pending_hits = 16727
	L1D_total_cache_reservation_fails = 1954
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1090
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 244
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1101, 1278, 1288, 1748, 1569, 1423, 1457, 827, 1277, 1079, 923, 1225, 1172, 943, 1248, 973, 1034, 1063, 1856, 1585, 1813, 1649, 1752, 1260, 1512, 1085, 1512, 949, 1314, 1637, 1292, 1552, 260, 260, 260, 271, 249, 260, 249, 260, 238, 271, 260, 249, 260, 260, 260, 249, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 18140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27936
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69829	W0_Idle:226382	W0_Scoreboard:1203549	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 223488 {8:27936,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4469760 {40:111744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 634 
max_icnt2mem_latency = 478 
maxmrqlatency = 253 
max_icnt2sh_latency = 84 
averagemflatency = 166 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 10 
mrq_lat_table:5789 	2831 	1148 	1142 	4251 	1124 	533 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138309 	14428 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	61915 	2670 	3055 	1711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	82486 	48305 	18314 	3495 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	170 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        28        28        44        36        28        36        24        36 
dram[1]:        40        48        36        60        20        36        28        36        52        48        52        60        32        40        44        36 
dram[2]:        44        40        48        36        36        32        20        28        20        40        40        40        28        36        28        36 
dram[3]:        36        44        44        68        40        36        32        24        52        24        32        32        28        52        36        32 
dram[4]:        60        40        52        44        28        16        28        16        44        44        32        68        36        36        24        32 
dram[5]:        36        45        52        36        28        20        20        20        24        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7181      7218     11404     11568     13718      4588      6014      6242      7470      6499     13068      6841      6487      6660      7072      9194 
dram[1]:      7194     11635      9742     12902      5600     14772      5408      5683      6510      6661      6850      7609      6375      6425      6646      5900 
dram[2]:      9758      5883     10138     13828     12588     10177      5301      4343      6593      7285      7036      6649      6425      6418      7210      8834 
dram[3]:     10419      7156     11398      8067      5594      8671     11375      5307      7203      9663      7036      6759      6470      6333      6917      8809 
dram[4]:      7277      7517     13606      9579      5681      5652      5541      5430     10919      7347      7697      6572      7400      7550      7864      9696 
dram[5]:      5236      9077      6781      5037     13263      7967      5495      4750      8644      7258      6663      6844      6976      6541      6736      6816 
average row accesses per activate:
dram[0]: 14.437500 20.000000  9.933333 11.227273  9.062500 11.500000 10.294118  6.205883 13.818182 14.181818 22.666666 18.500000 10.571428 11.083333 10.909091 13.461538 
dram[1]: 13.285714 14.923077 12.142858 12.421053  6.653846  6.774194  5.575758  7.034483 13.818182 15.111111 28.799999 21.714285 10.357142 12.071428 12.545455  8.062500 
dram[2]: 16.090910 14.428572 10.700000 12.368421  8.909091  9.076923  6.500000  6.176471 10.500000 23.333334 15.555555 19.500000  9.933333 17.625000 10.111111  9.470589 
dram[3]: 11.923077 18.363636 12.250000 19.333334  7.320000 10.458333 10.333333  7.266667 16.444445 13.333333 17.777779 15.555555  8.777778 14.461538  9.210526 12.400000 
dram[4]: 16.714285 17.000000 15.785714 19.700001 11.071428  5.303030  8.714286  5.725000 21.142857 18.500000 17.714285 21.714285 11.214286 13.846154 10.733334  8.529411 
dram[5]: 13.533334 14.266666 11.000000 12.705882 13.846154  5.655172  7.275862  7.269231 12.666667 21.500000 21.000000 17.500000 10.666667 11.750000  9.421053 10.384615 
average row locality = 16883/1529 = 11.041858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        12        19         0         0         0         0         0         0         0         2 
dram[1]:         1         2         3         2         8        11        17        16         0         0         0         0         1         0         6         5 
dram[2]:         1         2         3         1         6         9        15        16         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        17         0         0         0         0         3         0         5         0 
dram[4]:         2         2         1         1         6        11        24        18         0         0         0         0         1         0         4         5 
dram[5]:         1         3         3         3         5        10        18        12         0         0         0         0         0         0         1         1 
total dram writes = 381
min_bank_accesses = 0!
chip skew: 75/54 = 1.39
average mf latency per bank:
dram[0]:     none      none      107999     23356     35273     19147     22009     14191    none      none      none      none      none      none      none       65209
dram[1]:     131989     62637     50936     73339     20878     17398     15661     15859    none      none      none      none      432665    none       17756     20000
dram[2]:     124673     67174     44210    135010     28889     22041     17958     16195    none      none      none      none      431063    none       55783     37183
dram[3]:      56443     61790     40558     50301     27601     28340     16363     14906    none      none      none      none      136865    none       23085    none  
dram[4]:      70164     59928    143249    126307     26575     17054     11591     14306    none      none      none      none      411387    none       27110     23378
dram[5]:     143539     48061     45975     42399     34114     17054     15113     21080    none      none      none      none      none      none      115415    118155
maximum mf latency per bank:
dram[0]:        353       403       348       393       441       374       573       564       634       611       613       593       465       362       308       400
dram[1]:        328       335       342       347       526       462       486       384       593       601       551       500       440       327       312       290
dram[2]:        326       329       361       419       491       614       594       600       589       584       558       573       301       408       353       512
dram[3]:        412       412       456       437       557       559       454       438       540       567       507       537       324       490       356       323
dram[4]:        320       375       390       390       437       570       563       569       607       564       614       590       312       411       317       303
dram[5]:        347       353       354       378       535       483       455       359       559       565       560       564       430       443       426       309
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=110027 n_act=243 n_pre=227 n_ref_event=94732067769936 n_req=2736 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.04881
n_activity=15756 dram_eff=0.3509
bk0: 230a 112295i bk1: 180a 112496i bk2: 148a 112424i bk3: 240a 111889i bk4: 140a 112379i bk5: 220a 111907i bk6: 168a 112316i bk7: 192a 111683i bk8: 152a 112532i bk9: 156a 112504i bk10: 136a 112677i bk11: 148a 112676i bk12: 148a 112471i bk13: 132a 112617i bk14: 120a 112793i bk15: 172a 112027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914108
Row_Buffer_Locality_read = 0.924310
Row_Buffer_Locality_write = 0.407407
Bank_Level_Parallism = 1.541270
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.319784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048810 
total_CMD = 113255 
util_bw = 5528 
Wasted_Col = 3974 
Wasted_Row = 1860 
Idle = 101893 

BW Util Bottlenecks: 
RCDc_limit = 2104 
RCDWRc_limit = 169 
WTRc_limit = 116 
RTWc_limit = 549 
CCDLc_limit = 1713 
rwq = 0 
CCDLc_limit_alone = 1615 
WTRc_limit_alone = 112 
RTWc_limit_alone = 455 

Commands details: 
total_CMD = 113255 
n_nop = 110027 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 243 
n_pre = 227 
n_ref = 94732067769936 
n_req = 2736 
total_req = 2764 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 2764 
Row_Bus_Util =  0.004150 
CoL_Bus_Util = 0.024405 
Either_Row_CoL_Bus_Util = 0.028502 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001859 
queue_avg = 0.414887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.414887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=109883 n_act=279 n_pre=263 n_ref_event=4560869750798743682 n_req=2807 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.05013
n_activity=15577 dram_eff=0.3645
bk0: 184a 112462i bk1: 192a 112388i bk2: 252a 112131i bk3: 232a 112043i bk4: 164a 112118i bk5: 200a 111722i bk6: 168a 111910i bk7: 188a 111930i bk8: 152a 112570i bk9: 136a 112661i bk10: 144a 112744i bk11: 152a 112779i bk12: 144a 112601i bk13: 168a 112534i bk14: 132a 112649i bk15: 124a 112559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902743
Row_Buffer_Locality_read = 0.920205
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.487894
Bank_Level_Parallism_Col = 1.409770
Bank_Level_Parallism_Ready = 1.202034
write_to_read_ratio_blp_rw_average = 0.104226
GrpLevelPara = 1.306806 

BW Util details:
bwutil = 0.050135 
total_CMD = 113255 
util_bw = 5678 
Wasted_Col = 4107 
Wasted_Row = 1868 
Idle = 101602 

BW Util Bottlenecks: 
RCDc_limit = 2111 
RCDWRc_limit = 278 
WTRc_limit = 193 
RTWc_limit = 610 
CCDLc_limit = 1740 
rwq = 0 
CCDLc_limit_alone = 1625 
WTRc_limit_alone = 187 
RTWc_limit_alone = 501 

Commands details: 
total_CMD = 113255 
n_nop = 109883 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 279 
n_pre = 263 
n_ref = 4560869750798743682 
n_req = 2807 
total_req = 2839 

Dual Bus Interface Util: 
issued_total_row = 542 
issued_total_col = 2839 
Row_Bus_Util =  0.004786 
CoL_Bus_Util = 0.025067 
Either_Row_CoL_Bus_Util = 0.029774 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002669 
queue_avg = 0.374332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.374332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=109882 n_act=271 n_pre=255 n_ref_event=0 n_req=2831 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.05042
n_activity=16509 dram_eff=0.3459
bk0: 176a 112685i bk1: 200a 112373i bk2: 208a 112100i bk3: 232a 111982i bk4: 188a 112184i bk5: 224a 111791i bk6: 192a 111492i bk7: 192a 111437i bk8: 84a 112753i bk9: 140a 112667i bk10: 140a 112631i bk11: 156a 112557i bk12: 148a 112593i bk13: 140a 112654i bk14: 180a 112288i bk15: 156a 112212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905687
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.560295
Bank_Level_Parallism_Col = 1.557419
Bank_Level_Parallism_Ready = 1.267341
write_to_read_ratio_blp_rw_average = 0.126303
GrpLevelPara = 1.320000 

BW Util details:
bwutil = 0.050417 
total_CMD = 113255 
util_bw = 5710 
Wasted_Col = 4308 
Wasted_Row = 2068 
Idle = 101169 

BW Util Bottlenecks: 
RCDc_limit = 2185 
RCDWRc_limit = 284 
WTRc_limit = 95 
RTWc_limit = 809 
CCDLc_limit = 1918 
rwq = 0 
CCDLc_limit_alone = 1742 
WTRc_limit_alone = 93 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 113255 
n_nop = 109882 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 2831 
total_req = 2855 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2855 
Row_Bus_Util =  0.004644 
CoL_Bus_Util = 0.025209 
Either_Row_CoL_Bus_Util = 0.029782 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002372 
queue_avg = 0.494212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.494212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=109872 n_act=254 n_pre=238 n_ref_event=13984 n_req=2867 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.05121
n_activity=16014 dram_eff=0.3622
bk0: 152a 112339i bk1: 200a 112383i bk2: 192a 112225i bk3: 228a 112078i bk4: 176a 112017i bk5: 240a 111939i bk6: 200a 112109i bk7: 204a 111740i bk8: 148a 112676i bk9: 120a 112749i bk10: 160a 112720i bk11: 140a 112764i bk12: 156a 112481i bk13: 188a 112517i bk14: 168a 112298i bk15: 124a 112714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913498
Row_Buffer_Locality_read = 0.927754
Row_Buffer_Locality_write = 0.352113
Bank_Level_Parallism = 1.502718
Bank_Level_Parallism_Col = 1.483931
Bank_Level_Parallism_Ready = 1.274227
write_to_read_ratio_blp_rw_average = 0.107679
GrpLevelPara = 1.346415 

BW Util details:
bwutil = 0.051212 
total_CMD = 113255 
util_bw = 5800 
Wasted_Col = 4037 
Wasted_Row = 1835 
Idle = 101583 

BW Util Bottlenecks: 
RCDc_limit = 1992 
RCDWRc_limit = 225 
WTRc_limit = 143 
RTWc_limit = 648 
CCDLc_limit = 1745 
rwq = 0 
CCDLc_limit_alone = 1644 
WTRc_limit_alone = 139 
RTWc_limit_alone = 551 

Commands details: 
total_CMD = 113255 
n_nop = 109872 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 254 
n_pre = 238 
n_ref = 13984 
n_req = 2867 
total_req = 2900 

Dual Bus Interface Util: 
issued_total_row = 492 
issued_total_col = 2900 
Row_Bus_Util =  0.004344 
CoL_Bus_Util = 0.025606 
Either_Row_CoL_Bus_Util = 0.029871 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002660 
queue_avg = 0.413191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=109890 n_act=257 n_pre=241 n_ref_event=0 n_req=2840 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.05075
n_activity=15679 dram_eff=0.3666
bk0: 232a 112308i bk1: 168a 112582i bk2: 216a 112180i bk3: 196a 112371i bk4: 148a 112398i bk5: 164a 111742i bk6: 224a 111761i bk7: 212a 111615i bk8: 148a 112602i bk9: 148a 112629i bk10: 124a 112657i bk11: 152a 112624i bk12: 156a 112530i bk13: 180a 112398i bk14: 156a 112516i bk15: 140a 112530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911620
Row_Buffer_Locality_read = 0.926917
Row_Buffer_Locality_write = 0.355263
Bank_Level_Parallism = 1.531077
Bank_Level_Parallism_Col = 1.514997
Bank_Level_Parallism_Ready = 1.290021
write_to_read_ratio_blp_rw_average = 0.110064
GrpLevelPara = 1.387136 

BW Util details:
bwutil = 0.050753 
total_CMD = 113255 
util_bw = 5748 
Wasted_Col = 3915 
Wasted_Row = 1956 
Idle = 101636 

BW Util Bottlenecks: 
RCDc_limit = 1925 
RCDWRc_limit = 255 
WTRc_limit = 132 
RTWc_limit = 648 
CCDLc_limit = 1702 
rwq = 0 
CCDLc_limit_alone = 1596 
WTRc_limit_alone = 126 
RTWc_limit_alone = 548 

Commands details: 
total_CMD = 113255 
n_nop = 109890 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 257 
n_pre = 241 
n_ref = 0 
n_req = 2840 
total_req = 2874 

Dual Bus Interface Util: 
issued_total_row = 498 
issued_total_col = 2874 
Row_Bus_Util =  0.004397 
CoL_Bus_Util = 0.025376 
Either_Row_CoL_Bus_Util = 0.029712 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.002080 
queue_avg = 0.380919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.380919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113255 n_nop=109925 n_act=263 n_pre=247 n_ref_event=94732070361104 n_req=2802 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.04998
n_activity=15217 dram_eff=0.372
bk0: 200a 112302i bk1: 212a 112260i bk2: 236a 111881i bk3: 212a 112133i bk4: 176a 112284i bk5: 152a 111837i bk6: 192a 111857i bk7: 176a 111949i bk8: 152a 112530i bk9: 172a 112555i bk10: 168a 112536i bk11: 140a 112649i bk12: 96a 112749i bk13: 140a 112534i bk14: 176a 112125i bk15: 132a 112652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908994
Row_Buffer_Locality_read = 0.924597
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 1.594383
Bank_Level_Parallism_Col = 1.566596
Bank_Level_Parallism_Ready = 1.321253
write_to_read_ratio_blp_rw_average = 0.126940
GrpLevelPara = 1.389376 

BW Util details:
bwutil = 0.049976 
total_CMD = 113255 
util_bw = 5660 
Wasted_Col = 4006 
Wasted_Row = 1844 
Idle = 101745 

BW Util Bottlenecks: 
RCDc_limit = 2052 
RCDWRc_limit = 231 
WTRc_limit = 123 
RTWc_limit = 747 
CCDLc_limit = 1720 
rwq = 0 
CCDLc_limit_alone = 1569 
WTRc_limit_alone = 119 
RTWc_limit_alone = 600 

Commands details: 
total_CMD = 113255 
n_nop = 109925 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 263 
n_pre = 247 
n_ref = 94732070361104 
n_req = 2802 
total_req = 2830 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2830 
Row_Bus_Util =  0.004503 
CoL_Bus_Util = 0.024988 
Either_Row_CoL_Bus_Util = 0.029403 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.003003 
queue_avg = 0.430047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.430047

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15874, Miss = 3350, Miss_rate = 0.211, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 12906, Miss = 1576, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12807, Miss = 1438, Miss_rate = 0.112, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[3]: Access = 12676, Miss = 1478, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12493, Miss = 1423, Miss_rate = 0.114, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[5]: Access = 12535, Miss = 1568, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12124, Miss = 1493, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12328, Miss = 1560, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12773, Miss = 1509, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12416, Miss = 1468, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12254, Miss = 1499, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12363, Miss = 1434, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 153549
L2_total_cache_misses = 19796
L2_total_cache_miss_rate = 0.1289
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12378
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111744
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=153549
icnt_total_pkts_simt_to_mem=69456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.8363
	minimum = 5
	maximum = 426
Network latency average = 55.2139
	minimum = 5
	maximum = 396
Slowest packet = 206676
Flit latency average = 55.2139
	minimum = 5
	maximum = 396
Slowest flit = 207308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.200258
	minimum = 0.154156 (at node 0)
	maximum = 0.780558 (at node 15)
Accepted packet rate average = 0.200258
	minimum = 0.157895 (at node 16)
	maximum = 0.742594 (at node 15)
Injected flit rate average = 0.200258
	minimum = 0.154156 (at node 0)
	maximum = 0.780558 (at node 15)
Accepted flit rate average= 0.200258
	minimum = 0.157895 (at node 16)
	maximum = 0.742594 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0897 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.7 (10 samples)
Network latency average = 11.9275 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.7 (10 samples)
Flit latency average = 11.9275 (10 samples)
	minimum = 5 (10 samples)
	maximum = 77.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0830543 (10 samples)
	minimum = 0.045155 (10 samples)
	maximum = 0.24125 (10 samples)
Accepted packet rate average = 0.0830543 (10 samples)
	minimum = 0.0540059 (10 samples)
	maximum = 0.210741 (10 samples)
Injected flit rate average = 0.0830543 (10 samples)
	minimum = 0.045155 (10 samples)
	maximum = 0.24125 (10 samples)
Accepted flit rate average = 0.0830543 (10 samples)
	minimum = 0.0540059 (10 samples)
	maximum = 0.210741 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 509813 (inst/sec)
gpgpu_simulation_rate = 3575 (cycle/sec)
gpgpu_silicon_slowdown = 195804x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 113314
gpu_sim_insn = 2569542
gpu_ipc =      22.6763
gpu_tot_sim_cycle = 199119
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      74.3528
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.1786% 
gpu_tot_occupancy = 45.9712% 
max_total_param_size = 0
gpu_stall_dramfull = 202873
gpu_stall_icnt2sh    = 315232
partiton_level_parallism =       2.1633
partiton_level_parallism_total  =       1.5799
partiton_level_parallism_util =       2.4885
partiton_level_parallism_util_total  =       2.3136
L2_BW  =     135.9731 GB/Sec
L2_BW_total  =      94.6527 GB/Sec
gpu_total_sim_rate=264376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 28315, Miss = 20568, Miss_rate = 0.726, Pending_hits = 2803, Reservation_fails = 47588
	L1D_cache_core[1]: Access = 28292, Miss = 20589, Miss_rate = 0.728, Pending_hits = 2883, Reservation_fails = 44272
	L1D_cache_core[2]: Access = 29498, Miss = 21317, Miss_rate = 0.723, Pending_hits = 2953, Reservation_fails = 44614
	L1D_cache_core[3]: Access = 30050, Miss = 21711, Miss_rate = 0.722, Pending_hits = 2997, Reservation_fails = 43579
	L1D_cache_core[4]: Access = 28396, Miss = 20548, Miss_rate = 0.724, Pending_hits = 2859, Reservation_fails = 39848
	L1D_cache_core[5]: Access = 25923, Miss = 18900, Miss_rate = 0.729, Pending_hits = 2698, Reservation_fails = 42222
	L1D_cache_core[6]: Access = 28261, Miss = 20785, Miss_rate = 0.735, Pending_hits = 2911, Reservation_fails = 49918
	L1D_cache_core[7]: Access = 29657, Miss = 21586, Miss_rate = 0.728, Pending_hits = 3007, Reservation_fails = 40059
	L1D_cache_core[8]: Access = 28265, Miss = 20459, Miss_rate = 0.724, Pending_hits = 2871, Reservation_fails = 47190
	L1D_cache_core[9]: Access = 29982, Miss = 21869, Miss_rate = 0.729, Pending_hits = 2898, Reservation_fails = 40276
	L1D_cache_core[10]: Access = 27036, Miss = 19648, Miss_rate = 0.727, Pending_hits = 2728, Reservation_fails = 45110
	L1D_cache_core[11]: Access = 29271, Miss = 21395, Miss_rate = 0.731, Pending_hits = 2951, Reservation_fails = 43264
	L1D_cache_core[12]: Access = 27442, Miss = 20245, Miss_rate = 0.738, Pending_hits = 2990, Reservation_fails = 52222
	L1D_cache_core[13]: Access = 29825, Miss = 21512, Miss_rate = 0.721, Pending_hits = 2927, Reservation_fails = 43026
	L1D_cache_core[14]: Access = 28688, Miss = 20357, Miss_rate = 0.710, Pending_hits = 2719, Reservation_fails = 30862
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 311489
	L1D_total_cache_miss_rate = 0.7262
	L1D_total_cache_pending_hits = 43195
	L1D_total_cache_reservation_fails = 654050
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 175490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 579424
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 403
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73603
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2402, 2265, 2180, 2651, 2514, 2420, 2423, 1740, 2234, 2139, 1848, 2180, 2011, 1836, 2266, 2212, 1947, 1912, 2852, 2561, 2853, 2551, 2644, 2290, 2332, 1695, 2489, 1894, 2279, 2436, 2144, 2580, 260, 260, 260, 271, 249, 260, 249, 260, 238, 271, 260, 249, 260, 260, 260, 249, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 508732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 175490
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327887
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:473742	W0_Idle:268635	W0_Scoreboard:3509994	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1403920 {8:175490,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28078400 {40:701960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1637 
max_icnt2mem_latency = 1147 
maxmrqlatency = 761 
max_icnt2sh_latency = 261 
averagemflatency = 346 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 84 
mrq_lat_table:21791 	8805 	5886 	6473 	19369 	8757 	6381 	3926 	1425 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	327087 	356055 	155840 	2049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	188808 	32806 	50126 	38005 	4729 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106555 	81327 	52687 	55261 	347717 	197476 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	175 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       105        80        76        80        64        72        72        92       124       116       100        96        64        62 
dram[1]:       104        92       104        78        64        84        56        56        80        84       112       112       104       104        44        55 
dram[2]:        96       100        79       104        72        76        66        72        76       100       112       124        96        68        61        79 
dram[3]:       112        96        63        89        72        59        48        51        92        92       112       128       108       108        57        50 
dram[4]:       112       116        96       112        84        80        72        84        88        72       124       108        92        60        80        64 
dram[5]:       100       104        88       113        88        76        56        76        80        92       108       124       100        88        44        73 
maximum service time to same row:
dram[0]:      7539     12541     13307     16032     13718     10471      8359     18975     13105     14160     20973     24271     17891     15906     14129     14778 
dram[1]:     18322     17423     20047     14413      9670     21809     16808     10585     15697     20643     16692     25707     15083     15528     17852     15496 
dram[2]:     13896     10380     15408     13828     14510     10177      8033      7341     14785     19166     26001     25783     14434     17172     17447     10244 
dram[3]:     11088     10840     15824     11728     21925     12547     12584      7933     25456     18408     25976     25704     21749     22288     17509     11627 
dram[4]:     17460     19052     13962     13466     16738      7402     13365     17156     16810     18887     14784     22702      9579     21750     12736     23078 
dram[5]:     13216     12683     13276     20975     13263     22071      8025     17545     17397     25361     19411     25803     23794     22632     13899     14630 
average row accesses per activate:
dram[0]: 11.193548 11.097826 12.026667  9.838096  9.153846 11.531915  7.664122  6.926829 13.360000 13.882353 24.785715 24.703703 12.114754 14.640000  8.071428 10.275000 
dram[1]: 11.000000 11.487804 11.275862 11.228261  9.071428  9.162162  7.496241  7.300699 12.627119 15.121951 28.909090 41.937500 10.726027 13.481482  8.258823  8.847826 
dram[2]: 10.642858 10.312500 12.202532 11.602273  9.270270  9.623932  7.351351  6.634730 11.750000 14.632653 18.051283 32.904762 13.396227 15.612245  8.989130 10.400000 
dram[3]: 10.120879 10.288462 10.783133 11.916667 10.204301 10.409524  7.976744  7.213793 15.833333 13.557693 21.600000 29.217392 13.250000 12.262295  8.202021  8.855556 
dram[4]: 11.293478 11.855263 13.657535 14.104478 11.156627  8.525424  8.130435  7.104895 18.621622 17.210526 24.250000 30.200001 11.250000 13.647058  8.979167  8.209877 
dram[5]: 11.600000 13.260274 11.219780 13.926471 10.439561  8.917431  6.452941  7.474452 14.625000 13.327586 23.481482 42.933334 14.386364 12.456141  8.388350 10.486111 
average row locality = 82916/7673 = 10.806204
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        76        64        76       103       105       214       229        22        21        12        14        28        23        86        89 
dram[1]:        68        64        84        78        91        98       199       228        26        16         8         6        37        28        92        83 
dram[2]:        76        76        85        78       107       119       230       224        35        17        16         6        30        41        88        80 
dram[3]:        73        87        64        73        92       110       210       214        16        16         8         8        19        38        79        74 
dram[4]:        75        56        98        69        96       116       231       209        18        19        13         8        31        22        88        71 
dram[5]:        80        56        68        75       105       125       207       213        17        21        11         0        23        30        72        86 
total dram writes = 7343
min_bank_accesses = 0!
chip skew: 1308/1181 = 1.11
average mf latency per bank:
dram[0]:      32498     33495     36785     32403     20636     21076     10350     10795    183906    154202    501453    470833    213364    271355     25738     25966
dram[1]:      29081     31574     21231     25944     20241     19808      9384      8716    102428    149875    631797    856799    136449    168526     17733     22347
dram[2]:      34227     27917     27048     25338     21550     16146     11388      9228     90497    162995    380198    892239    199473    121856     24013     22108
dram[3]:      24381     26094     27893     29442     18853     19800      8275     10289    149812    188871    572235    758131    244279    140459     20489     25878
dram[4]:      29808     29089     23346     23805     20601     13761      9354      7491    165378    110346    458494    515273    181251    169952     23341     17983
dram[5]:      30276     43889     32637     31772     19715     18839     11359     10895    184350    160997    512707    none      241143    201546     29388     25940
maximum mf latency per bank:
dram[0]:       1194      1245      1147      1566      1181      1437      1301      1241      1344      1257      1200      1260      1215      1269      1392      1437
dram[1]:       1089      1257      1101      1415      1247      1232      1069      1179      1136      1258      1085      1196       995      1189       962      1185
dram[2]:       1311      1293      1419      1339      1271      1637      1291      1324      1563      1207      1373      1176      1220      1406      1495      1413
dram[3]:       1104      1192      1088      1275      1144      1331      1237      1258      1218      1168      1128      1156       922      1181      1217      1131
dram[4]:       1183       918      1142      1086      1233       928      1276      1444      1290      1076      1266      1084      1517       947      1524      1085
dram[5]:       1153      1211      1425      1198      1293      1207      1262      1171      1286      1224      1157      1215      1121      1173      1342      1242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=245679 n_act=1311 n_pre=1295 n_ref_event=94732067769936 n_req=13994 n_rd=13105 n_rd_L2_A=0 n_write=0 n_wr_bk=1525 bw_util=0.1113
n_activity=68800 dram_eff=0.4253
bk0: 984a 254238i bk1: 961a 253894i bk2: 854a 254356i bk3: 968a 252908i bk4: 874a 252239i bk5: 1002a 252808i bk6: 868a 252121i bk7: 985a 249246i bk8: 656a 258132i bk9: 696a 257805i bk10: 688a 258713i bk11: 660a 258696i bk12: 717a 257352i bk13: 716a 257598i bk14: 720a 253077i bk15: 756a 254773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906889
Row_Buffer_Locality_read = 0.934834
Row_Buffer_Locality_write = 0.494938
Bank_Level_Parallism = 2.641300
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.642508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111327 
total_CMD = 262829 
util_bw = 29260 
Wasted_Col = 17382 
Wasted_Row = 7596 
Idle = 208591 

BW Util Bottlenecks: 
RCDc_limit = 7487 
RCDWRc_limit = 1939 
WTRc_limit = 2158 
RTWc_limit = 8591 
CCDLc_limit = 8068 
rwq = 0 
CCDLc_limit_alone = 6477 
WTRc_limit_alone = 2055 
RTWc_limit_alone = 7103 

Commands details: 
total_CMD = 262829 
n_nop = 245679 
Read = 13105 
Write = 0 
L2_Alloc = 0 
L2_WB = 1525 
n_act = 1311 
n_pre = 1295 
n_ref = 94732067769936 
n_req = 13994 
total_req = 14630 

Dual Bus Interface Util: 
issued_total_row = 2606 
issued_total_col = 14630 
Row_Bus_Util =  0.009915 
CoL_Bus_Util = 0.055664 
Either_Row_CoL_Bus_Util = 0.065252 
Issued_on_Two_Bus_Simul_Util = 0.000327 
issued_two_Eff = 0.005015 
queue_avg = 2.237953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=246002 n_act=1297 n_pre=1281 n_ref_event=4560869750798743682 n_req=13708 n_rd=12847 n_rd_L2_A=0 n_write=0 n_wr_bk=1481 bw_util=0.109
n_activity=65655 dram_eff=0.4365
bk0: 920a 253787i bk1: 890a 253810i bk2: 921a 253969i bk3: 964a 253600i bk4: 940a 252948i bk5: 942a 252842i bk6: 876a 251303i bk7: 902a 251182i bk8: 732a 258159i bk9: 612a 258500i bk10: 632a 259299i bk11: 668a 259348i bk12: 756a 256439i bk13: 708a 256853i bk14: 640a 254965i bk15: 744a 253879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905821
Row_Buffer_Locality_read = 0.935004
Row_Buffer_Locality_write = 0.470383
Bank_Level_Parallism = 2.662081
Bank_Level_Parallism_Col = 2.702128
Bank_Level_Parallism_Ready = 1.598906
write_to_read_ratio_blp_rw_average = 0.301433
GrpLevelPara = 1.835767 

BW Util details:
bwutil = 0.109029 
total_CMD = 262829 
util_bw = 28656 
Wasted_Col = 16662 
Wasted_Row = 7226 
Idle = 210285 

BW Util Bottlenecks: 
RCDc_limit = 7087 
RCDWRc_limit = 1964 
WTRc_limit = 1901 
RTWc_limit = 8354 
CCDLc_limit = 7786 
rwq = 0 
CCDLc_limit_alone = 6265 
WTRc_limit_alone = 1781 
RTWc_limit_alone = 6953 

Commands details: 
total_CMD = 262829 
n_nop = 246002 
Read = 12847 
Write = 0 
L2_Alloc = 0 
L2_WB = 1481 
n_act = 1297 
n_pre = 1281 
n_ref = 4560869750798743682 
n_req = 13708 
total_req = 14328 

Dual Bus Interface Util: 
issued_total_row = 2578 
issued_total_col = 14328 
Row_Bus_Util =  0.009809 
CoL_Bus_Util = 0.054515 
Either_Row_CoL_Bus_Util = 0.064023 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.004695 
queue_avg = 2.147008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=245302 n_act=1347 n_pre=1331 n_ref_event=0 n_req=14273 n_rd=13339 n_rd_L2_A=0 n_write=0 n_wr_bk=1606 bw_util=0.1137
n_activity=69249 dram_eff=0.4316
bk0: 976a 253478i bk1: 928a 253787i bk2: 900a 253546i bk3: 961a 253434i bk4: 949a 251710i bk5: 1032a 252068i bk6: 940a 250136i bk7: 961a 248391i bk8: 640a 257675i bk9: 708a 258050i bk10: 696a 257883i bk11: 688a 258341i bk12: 692a 256873i bk13: 737a 256032i bk14: 765a 254165i bk15: 766a 252905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905906
Row_Buffer_Locality_read = 0.936652
Row_Buffer_Locality_write = 0.466809
Bank_Level_Parallism = 2.799734
Bank_Level_Parallism_Col = 2.882315
Bank_Level_Parallism_Ready = 1.657783
write_to_read_ratio_blp_rw_average = 0.314813
GrpLevelPara = 1.855015 

BW Util details:
bwutil = 0.113724 
total_CMD = 262829 
util_bw = 29890 
Wasted_Col = 17081 
Wasted_Row = 7759 
Idle = 208099 

BW Util Bottlenecks: 
RCDc_limit = 7107 
RCDWRc_limit = 2110 
WTRc_limit = 1650 
RTWc_limit = 9600 
CCDLc_limit = 8240 
rwq = 0 
CCDLc_limit_alone = 6478 
WTRc_limit_alone = 1564 
RTWc_limit_alone = 7924 

Commands details: 
total_CMD = 262829 
n_nop = 245302 
Read = 13339 
Write = 0 
L2_Alloc = 0 
L2_WB = 1606 
n_act = 1347 
n_pre = 1331 
n_ref = 0 
n_req = 14273 
total_req = 14945 

Dual Bus Interface Util: 
issued_total_row = 2678 
issued_total_col = 14945 
Row_Bus_Util =  0.010189 
CoL_Bus_Util = 0.056862 
Either_Row_CoL_Bus_Util = 0.066686 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.005477 
queue_avg = 2.544864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=246010 n_act=1289 n_pre=1273 n_ref_event=13984 n_req=13740 n_rd=12897 n_rd_L2_A=0 n_write=0 n_wr_bk=1458 bw_util=0.1092
n_activity=66434 dram_eff=0.4322
bk0: 864a 254199i bk1: 1004a 253142i bk2: 849a 254946i bk3: 941a 254396i bk4: 881a 254144i bk5: 1005a 251827i bk6: 898a 251083i bk7: 909a 250727i bk8: 656a 258178i bk9: 696a 258394i bk10: 644a 259396i bk11: 668a 259453i bk12: 676a 258503i bk13: 720a 257382i bk14: 749a 255193i bk15: 737a 254341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906623
Row_Buffer_Locality_read = 0.935101
Row_Buffer_Locality_write = 0.470937
Bank_Level_Parallism = 2.582263
Bank_Level_Parallism_Col = 2.623972
Bank_Level_Parallism_Ready = 1.572051
write_to_read_ratio_blp_rw_average = 0.288520
GrpLevelPara = 1.809918 

BW Util details:
bwutil = 0.109235 
total_CMD = 262829 
util_bw = 28710 
Wasted_Col = 16305 
Wasted_Row = 7458 
Idle = 210356 

BW Util Bottlenecks: 
RCDc_limit = 6968 
RCDWRc_limit = 1931 
WTRc_limit = 1797 
RTWc_limit = 8187 
CCDLc_limit = 7626 
rwq = 0 
CCDLc_limit_alone = 6160 
WTRc_limit_alone = 1712 
RTWc_limit_alone = 6806 

Commands details: 
total_CMD = 262829 
n_nop = 246010 
Read = 12897 
Write = 0 
L2_Alloc = 0 
L2_WB = 1458 
n_act = 1289 
n_pre = 1273 
n_ref = 13984 
n_req = 13740 
total_req = 14355 

Dual Bus Interface Util: 
issued_total_row = 2562 
issued_total_col = 14355 
Row_Bus_Util =  0.009748 
CoL_Bus_Util = 0.054617 
Either_Row_CoL_Bus_Util = 0.063992 
Issued_on_Two_Bus_Simul_Util = 0.000373 
issued_two_Eff = 0.005827 
queue_avg = 2.269841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26984
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=246349 n_act=1211 n_pre=1195 n_ref_event=0 n_req=13521 n_rd=12665 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.1077
n_activity=63895 dram_eff=0.4429
bk0: 981a 253512i bk1: 856a 255352i bk2: 917a 253343i bk3: 892a 254403i bk4: 856a 254388i bk5: 925a 252487i bk6: 968a 250867i bk7: 885a 250827i bk8: 680a 258326i bk9: 644a 258613i bk10: 672a 258744i bk11: 600a 259162i bk12: 700a 257506i bk13: 684a 257739i bk14: 789a 254136i bk15: 616a 256719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910879
Row_Buffer_Locality_read = 0.939203
Row_Buffer_Locality_write = 0.491822
Bank_Level_Parallism = 2.629164
Bank_Level_Parallism_Col = 2.686101
Bank_Level_Parallism_Ready = 1.590136
write_to_read_ratio_blp_rw_average = 0.296615
GrpLevelPara = 1.829412 

BW Util details:
bwutil = 0.107682 
total_CMD = 262829 
util_bw = 28302 
Wasted_Col = 15675 
Wasted_Row = 7125 
Idle = 211727 

BW Util Bottlenecks: 
RCDc_limit = 6382 
RCDWRc_limit = 1878 
WTRc_limit = 1981 
RTWc_limit = 7522 
CCDLc_limit = 7477 
rwq = 0 
CCDLc_limit_alone = 6053 
WTRc_limit_alone = 1866 
RTWc_limit_alone = 6213 

Commands details: 
total_CMD = 262829 
n_nop = 246349 
Read = 12665 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 1211 
n_pre = 1195 
n_ref = 0 
n_req = 13521 
total_req = 14151 

Dual Bus Interface Util: 
issued_total_row = 2406 
issued_total_col = 14151 
Row_Bus_Util =  0.009154 
CoL_Bus_Util = 0.053841 
Either_Row_CoL_Bus_Util = 0.062702 
Issued_on_Two_Bus_Simul_Util = 0.000293 
issued_two_Eff = 0.004672 
queue_avg = 2.184744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262829 n_nop=246135 n_act=1256 n_pre=1240 n_ref_event=94732070361104 n_req=13680 n_rd=12829 n_rd_L2_A=0 n_write=0 n_wr_bk=1463 bw_util=0.1088
n_activity=65333 dram_eff=0.4375
bk0: 928a 254230i bk1: 924a 254834i bk2: 960a 253596i bk3: 893a 255231i bk4: 876a 253978i bk5: 884a 252784i bk6: 956a 250511i bk7: 884a 250054i bk8: 692a 258044i bk9: 760a 257571i bk10: 628a 258998i bk11: 644a 259396i bk12: 616a 258192i bk13: 684a 256976i bk14: 804a 254885i bk15: 696a 255289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908772
Row_Buffer_Locality_read = 0.938187
Row_Buffer_Locality_write = 0.465335
Bank_Level_Parallism = 2.610324
Bank_Level_Parallism_Col = 2.665900
Bank_Level_Parallism_Ready = 1.617457
write_to_read_ratio_blp_rw_average = 0.295475
GrpLevelPara = 1.855783 

BW Util details:
bwutil = 0.108755 
total_CMD = 262829 
util_bw = 28584 
Wasted_Col = 16228 
Wasted_Row = 7326 
Idle = 210691 

BW Util Bottlenecks: 
RCDc_limit = 6775 
RCDWRc_limit = 2059 
WTRc_limit = 2193 
RTWc_limit = 8241 
CCDLc_limit = 7591 
rwq = 0 
CCDLc_limit_alone = 6140 
WTRc_limit_alone = 2083 
RTWc_limit_alone = 6900 

Commands details: 
total_CMD = 262829 
n_nop = 246135 
Read = 12829 
Write = 0 
L2_Alloc = 0 
L2_WB = 1463 
n_act = 1256 
n_pre = 1240 
n_ref = 94732070361104 
n_req = 13680 
total_req = 14292 

Dual Bus Interface Util: 
issued_total_row = 2496 
issued_total_col = 14292 
Row_Bus_Util =  0.009497 
CoL_Bus_Util = 0.054378 
Either_Row_CoL_Bus_Util = 0.063517 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.005631 
queue_avg = 2.229754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72800, Miss = 10693, Miss_rate = 0.147, Pending_hits = 41, Reservation_fails = 345
L2_cache_bank[1]: Access = 71071, Miss = 9163, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 4
L2_cache_bank[2]: Access = 69905, Miss = 9047, Miss_rate = 0.129, Pending_hits = 17, Reservation_fails = 109
L2_cache_bank[3]: Access = 70931, Miss = 8772, Miss_rate = 0.124, Pending_hits = 6, Reservation_fails = 5
L2_cache_bank[4]: Access = 70139, Miss = 9561, Miss_rate = 0.136, Pending_hits = 30, Reservation_fails = 211
L2_cache_bank[5]: Access = 69778, Miss = 9189, Miss_rate = 0.132, Pending_hits = 17, Reservation_fails = 3
L2_cache_bank[6]: Access = 68918, Miss = 8485, Miss_rate = 0.123, Pending_hits = 5, Reservation_fails = 5
L2_cache_bank[7]: Access = 69375, Miss = 9223, Miss_rate = 0.133, Pending_hits = 8, Reservation_fails = 5
L2_cache_bank[8]: Access = 70490, Miss = 9258, Miss_rate = 0.131, Pending_hits = 7, Reservation_fails = 7
L2_cache_bank[9]: Access = 68329, Miss = 8225, Miss_rate = 0.120, Pending_hits = 6, Reservation_fails = 3
L2_cache_bank[10]: Access = 69997, Miss = 8788, Miss_rate = 0.126, Pending_hits = 4, Reservation_fails = 3
L2_cache_bank[11]: Access = 69658, Miss = 8784, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 2
L2_total_cache_accesses = 841391
L2_total_cache_misses = 109188
L2_total_cache_miss_rate = 0.1298
L2_total_cache_pending_hits = 147
L2_total_cache_reservation_fails = 702
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 624264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59408
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27722
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 701960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.308
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=841391
icnt_total_pkts_simt_to_mem=314636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.8668
	minimum = 5
	maximum = 505
Network latency average = 71.8049
	minimum = 5
	maximum = 505
Slowest packet = 575284
Flit latency average = 71.8027
	minimum = 5
	maximum = 505
Slowest flit = 575298
Fragmentation average = 7.28855e-05
	minimum = 0
	maximum = 68
Injected packet rate average = 0.304944
	minimum = 0.133214 (at node 5)
	maximum = 0.514102 (at node 18)
Accepted packet rate average = 0.304944
	minimum = 0.176448 (at node 24)
	maximum = 0.428173 (at node 7)
Injected flit rate average = 0.304961
	minimum = 0.133214 (at node 5)
	maximum = 0.514102 (at node 18)
Accepted flit rate average= 0.304961
	minimum = 0.176501 (at node 24)
	maximum = 0.428173 (at node 7)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1604 (11 samples)
	minimum = 5 (11 samples)
	maximum = 119.273 (11 samples)
Network latency average = 17.3709 (11 samples)
	minimum = 5 (11 samples)
	maximum = 116.545 (11 samples)
Flit latency average = 17.3707 (11 samples)
	minimum = 5 (11 samples)
	maximum = 116.545 (11 samples)
Fragmentation average = 6.62596e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 6.18182 (11 samples)
Injected packet rate average = 0.103226 (11 samples)
	minimum = 0.0531604 (11 samples)
	maximum = 0.266055 (11 samples)
Accepted packet rate average = 0.103226 (11 samples)
	minimum = 0.065137 (11 samples)
	maximum = 0.230508 (11 samples)
Injected flit rate average = 0.103228 (11 samples)
	minimum = 0.0531604 (11 samples)
	maximum = 0.266055 (11 samples)
Accepted flit rate average = 0.103228 (11 samples)
	minimum = 0.0651418 (11 samples)
	maximum = 0.230508 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 264376 (inst/sec)
gpgpu_simulation_rate = 3555 (cycle/sec)
gpgpu_silicon_slowdown = 196905x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3397
gpu_sim_insn = 1431682
gpu_ipc =     421.4548
gpu_tot_sim_cycle = 202516
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      80.1751
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.5727% 
gpu_tot_occupancy = 46.5891% 
max_total_param_size = 0
gpu_stall_dramfull = 202873
gpu_stall_icnt2sh    = 315295
partiton_level_parallism =       2.5623
partiton_level_parallism_total  =       1.5964
partiton_level_parallism_util =       3.0887
partiton_level_parallism_util_total  =       2.3293
L2_BW  =      67.5231 GB/Sec
L2_BW_total  =      94.1977 GB/Sec
gpu_total_sim_rate=279943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 28955, Miss = 21080, Miss_rate = 0.728, Pending_hits = 2899, Reservation_fails = 47613
	L1D_cache_core[1]: Access = 28932, Miss = 21101, Miss_rate = 0.729, Pending_hits = 2978, Reservation_fails = 44398
	L1D_cache_core[2]: Access = 30218, Miss = 21893, Miss_rate = 0.725, Pending_hits = 3061, Reservation_fails = 44614
	L1D_cache_core[3]: Access = 30770, Miss = 22287, Miss_rate = 0.724, Pending_hits = 3104, Reservation_fails = 43600
	L1D_cache_core[4]: Access = 29036, Miss = 21060, Miss_rate = 0.725, Pending_hits = 2953, Reservation_fails = 40049
	L1D_cache_core[5]: Access = 26563, Miss = 19412, Miss_rate = 0.731, Pending_hits = 2794, Reservation_fails = 42379
	L1D_cache_core[6]: Access = 28981, Miss = 21361, Miss_rate = 0.737, Pending_hits = 3018, Reservation_fails = 50028
	L1D_cache_core[7]: Access = 30377, Miss = 22162, Miss_rate = 0.730, Pending_hits = 3115, Reservation_fails = 40059
	L1D_cache_core[8]: Access = 28985, Miss = 21035, Miss_rate = 0.726, Pending_hits = 2979, Reservation_fails = 47289
	L1D_cache_core[9]: Access = 30702, Miss = 22445, Miss_rate = 0.731, Pending_hits = 3005, Reservation_fails = 40301
	L1D_cache_core[10]: Access = 27676, Miss = 20160, Miss_rate = 0.728, Pending_hits = 2824, Reservation_fails = 45185
	L1D_cache_core[11]: Access = 29991, Miss = 21971, Miss_rate = 0.733, Pending_hits = 3059, Reservation_fails = 43367
	L1D_cache_core[12]: Access = 28082, Miss = 20757, Miss_rate = 0.739, Pending_hits = 3086, Reservation_fails = 52361
	L1D_cache_core[13]: Access = 30465, Miss = 22024, Miss_rate = 0.723, Pending_hits = 3023, Reservation_fails = 43159
	L1D_cache_core[14]: Access = 29408, Miss = 20933, Miss_rate = 0.712, Pending_hits = 2827, Reservation_fails = 30862
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 319681
	L1D_total_cache_miss_rate = 0.7280
	L1D_total_cache_pending_hits = 44725
	L1D_total_cache_reservation_fails = 655264
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644467
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 579424
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 588
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73603
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1649
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2489, 2352, 2267, 2738, 2601, 2507, 2510, 1827, 2321, 2226, 1935, 2267, 2098, 1923, 2353, 2299, 2034, 1999, 2939, 2648, 2940, 2638, 2731, 2377, 2419, 1782, 2576, 1981, 2366, 2523, 2231, 2667, 318, 318, 318, 329, 307, 318, 307, 318, 296, 329, 318, 307, 318, 318, 318, 307, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 508791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176002
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327946
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:479455	W0_Idle:279442	W0_Scoreboard:3532578	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1408016 {8:176002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28160320 {40:704008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1637 
max_icnt2mem_latency = 1147 
maxmrqlatency = 761 
max_icnt2sh_latency = 261 
averagemflatency = 345 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 84 
mrq_lat_table:22035 	8972 	5900 	6480 	19450 	8757 	6381 	3926 	1425 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333205 	359663 	156354 	2049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	192223 	35332 	51595 	39299 	4729 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	111638 	84101 	53086 	55870 	349092 	197476 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	226 	177 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       105        80        76        80        64        72        72        92       124       116       100        96        64        62 
dram[1]:       104        92       104        92        64        84        56        56        80        84       112       112       104       104        44        55 
dram[2]:        96       100        79       104        72        76        66        72        76       100       112       124        96        68        61        79 
dram[3]:       112        96        63        89        72        59        48        51        92        92       112       128       108       108        57        50 
dram[4]:       112       116        96       112        84        80        72        84        88        72       124       108        92        60        80        64 
dram[5]:       100       104        88       113        88        76        56        76       100        92       108       124       100        88        44        73 
maximum service time to same row:
dram[0]:      7539     12541     13307     16032     13718     10471      8359     18975     13105     14160     20973     24271     17891     15906     14129     14778 
dram[1]:     18322     17423     20047     14413      9670     21809     16808     10585     15697     20643     16692     25707     15083     15528     17852     15496 
dram[2]:     13896     10380     15408     13828     14510     10177      8033      7341     14785     19166     26001     25783     14434     17172     17447     10244 
dram[3]:     11088     10840     15824     11728     21925     12547     12584      7933     25456     18408     25976     25704     21749     22288     17509     11627 
dram[4]:     17460     19052     13962     13466     16738      7402     13365     17156     16810     18887     14784     22702      9579     21750     12736     23078 
dram[5]:     13216     12683     13276     20975     13263     22071      8025     17545     17397     25361     19411     25803     23794     22632     13899     14630 
average row accesses per activate:
dram[0]: 11.204301 11.097826 12.026667  9.838096  9.153846 11.531915  7.664122  6.926829 13.568627 14.153846 24.482759 24.250000 12.114754 14.392157  8.071428 10.325000 
dram[1]: 11.000000 11.487804 11.159091 11.118279  9.071428  9.089286  7.496241  7.300699 13.150000 15.333333 28.000000 39.941177 10.726027 13.254545  8.258823  8.847826 
dram[2]: 10.642858 10.312500 12.062500 11.602273  9.270270  9.623932  7.351351  6.634730 12.456141 14.900000 18.000000 33.095238 13.396227 15.612245  9.000000 10.400000 
dram[3]: 10.120879 10.288462 10.783133 11.788236 10.117022 10.409524  7.976744  7.213793 16.500000 13.830189 21.290323 28.500000 13.250000 12.262295  8.202021  8.855556 
dram[4]: 11.293478 11.714286 13.657535 14.104478 11.156627  8.525424  8.130435  7.104895 18.973684 17.589743 23.689655 30.400000 11.250000 13.647058  8.979167  8.222222 
dram[5]: 11.600000 13.094595 11.108696 13.926471 10.439561  8.917431  6.452941  7.474452 14.979591 13.711864 22.785715 42.933334 14.386364 12.456141  8.398058 10.486111 
average row locality = 83429/7704 = 10.829309
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        78        76        64        76       103       105       214       229        22        21        12        14        28        25        86        93 
dram[1]:        68        64        86        80        91       100       199       228        26        16         8         6        37        30        92        83 
dram[2]:        76        76        86        78       107       119       230       224        35        17        16         6        30        41        90        80 
dram[3]:        73        87        64        75        95       110       210       214        16        16         8         8        19        38        79        74 
dram[4]:        75        58        98        69        96       116       231       209        18        19        13         8        31        22        88        73 
dram[5]:        80        58        69        75       105       125       207       213        17        21        11         0        23        30        74        86 
total dram writes = 7375
min_bank_accesses = 0!
chip skew: 1311/1186 = 1.11
average mf latency per bank:
dram[0]:      32081     33495     36785     32403     20741     21187     10569     10919    220746    157056    506189    473922    214487    250341     25738     24849
dram[1]:      29081     31574     20738     25295     20387     19543      9533      8825    104890    153378    637044    863079    136965    157882     17733     22347
dram[2]:      34227     27917     26733     25338     21667     16253     11519      9352     92331    166533    382698    899364    200071    122297     23479     22108
dram[3]:      24381     26094     27893     28657     18428     19970      8389     10411    153334    192614    576995    763115    245223    140957     20489     25878
dram[4]:      29808     28086     23346     23805     20702     13901      9474      7629    168905    113409    461607    520252    181798    170714     23341     17490
dram[5]:      30276     42376     32164     31772     19864     18950     11490     11021    187845    163726    516668    none      241906    202041     28594     25940
maximum mf latency per bank:
dram[0]:       1194      1245      1147      1566      1181      1437      1301      1241      1344      1257      1200      1260      1215      1269      1392      1437
dram[1]:       1089      1257      1101      1415      1247      1232      1069      1179      1136      1258      1085      1196       995      1189       962      1185
dram[2]:       1311      1293      1419      1339      1271      1637      1291      1324      1563      1207      1373      1176      1220      1406      1495      1413
dram[3]:       1104      1192      1088      1275      1144      1331      1237      1258      1218      1168      1128      1156       922      1181      1217      1131
dram[4]:       1183       918      1142      1086      1233       928      1276      1444      1290      1076      1266      1084      1517       947      1524      1085
dram[5]:       1153      1211      1425      1198      1293      1207      1262      1171      1286      1224      1157      1215      1121      1173      1342      1242
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=250063 n_act=1316 n_pre=1300 n_ref_event=94732067769936 n_req=14081 n_rd=13185 n_rd_L2_A=0 n_write=0 n_wr_bk=1534 bw_util=0.1101
n_activity=69332 dram_eff=0.4246
bk0: 984a 258717i bk1: 961a 258377i bk2: 854a 258839i bk3: 968a 257391i bk4: 874a 256722i bk5: 1002a 257291i bk6: 868a 256604i bk7: 985a 253729i bk8: 680a 262550i bk9: 724a 262216i bk10: 704a 263146i bk11: 672a 263137i bk12: 717a 261834i bk13: 716a 262061i bk14: 720a 257558i bk15: 756a 259238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907109
Row_Buffer_Locality_read = 0.934926
Row_Buffer_Locality_write = 0.497768
Bank_Level_Parallism = 2.633370
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.638675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110126 
total_CMD = 267312 
util_bw = 29438 
Wasted_Col = 17485 
Wasted_Row = 7632 
Idle = 212757 

BW Util Bottlenecks: 
RCDc_limit = 7525 
RCDWRc_limit = 1946 
WTRc_limit = 2158 
RTWc_limit = 8602 
CCDLc_limit = 8128 
rwq = 0 
CCDLc_limit_alone = 6535 
WTRc_limit_alone = 2055 
RTWc_limit_alone = 7112 

Commands details: 
total_CMD = 267312 
n_nop = 250063 
Read = 13185 
Write = 0 
L2_Alloc = 0 
L2_WB = 1534 
n_act = 1316 
n_pre = 1300 
n_ref = 94732067769936 
n_req = 14081 
total_req = 14719 

Dual Bus Interface Util: 
issued_total_row = 2616 
issued_total_col = 14719 
Row_Bus_Util =  0.009786 
CoL_Bus_Util = 0.055063 
Either_Row_CoL_Bus_Util = 0.064528 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.004986 
queue_avg = 2.202576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=250377 n_act=1305 n_pre=1289 n_ref_event=4560869750798743682 n_req=13796 n_rd=12931 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.1079
n_activity=66325 dram_eff=0.4348
bk0: 920a 258270i bk1: 890a 258293i bk2: 921a 258430i bk3: 964a 258060i bk4: 940a 257431i bk5: 942a 257302i bk6: 876a 255785i bk7: 902a 255665i bk8: 776a 262545i bk9: 636a 262920i bk10: 640a 263745i bk11: 676a 263794i bk12: 756a 260920i bk13: 708a 261313i bk14: 640a 259447i bk15: 744a 258361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905842
Row_Buffer_Locality_read = 0.935117
Row_Buffer_Locality_write = 0.468208
Bank_Level_Parallism = 2.651164
Bank_Level_Parallism_Col = 2.691992
Bank_Level_Parallism_Ready = 1.595251
write_to_read_ratio_blp_rw_average = 0.300445
GrpLevelPara = 1.831119 

BW Util details:
bwutil = 0.107889 
total_CMD = 267312 
util_bw = 28840 
Wasted_Col = 16787 
Wasted_Row = 7310 
Idle = 214375 

BW Util Bottlenecks: 
RCDc_limit = 7131 
RCDWRc_limit = 1992 
WTRc_limit = 1901 
RTWc_limit = 8354 
CCDLc_limit = 7847 
rwq = 0 
CCDLc_limit_alone = 6326 
WTRc_limit_alone = 1781 
RTWc_limit_alone = 6953 

Commands details: 
total_CMD = 267312 
n_nop = 250377 
Read = 12931 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 1305 
n_pre = 1289 
n_ref = 4560869750798743682 
n_req = 13796 
total_req = 14420 

Dual Bus Interface Util: 
issued_total_row = 2594 
issued_total_col = 14420 
Row_Bus_Util =  0.009704 
CoL_Bus_Util = 0.053944 
Either_Row_CoL_Bus_Util = 0.063353 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.004665 
queue_avg = 2.112988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=249673 n_act=1351 n_pre=1335 n_ref_event=0 n_req=14375 n_rd=13439 n_rd_L2_A=0 n_write=0 n_wr_bk=1610 bw_util=0.1126
n_activity=69865 dram_eff=0.4308
bk0: 976a 257959i bk1: 928a 258270i bk2: 900a 258007i bk3: 961a 257918i bk4: 949a 256194i bk5: 1032a 256553i bk6: 940a 254622i bk7: 961a 252878i bk8: 692a 262058i bk9: 736a 262467i bk10: 712a 262316i bk11: 692a 262814i bk12: 692a 261353i bk13: 737a 260513i bk14: 765a 258630i bk15: 766a 257386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906296
Row_Buffer_Locality_read = 0.936900
Row_Buffer_Locality_write = 0.466880
Bank_Level_Parallism = 2.788589
Bank_Level_Parallism_Col = 2.870314
Bank_Level_Parallism_Ready = 1.653267
write_to_read_ratio_blp_rw_average = 0.313332
GrpLevelPara = 1.849734 

BW Util details:
bwutil = 0.112595 
total_CMD = 267312 
util_bw = 30098 
Wasted_Col = 17201 
Wasted_Row = 7804 
Idle = 212209 

BW Util Bottlenecks: 
RCDc_limit = 7138 
RCDWRc_limit = 2117 
WTRc_limit = 1650 
RTWc_limit = 9611 
CCDLc_limit = 8314 
rwq = 0 
CCDLc_limit_alone = 6552 
WTRc_limit_alone = 1564 
RTWc_limit_alone = 7935 

Commands details: 
total_CMD = 267312 
n_nop = 249673 
Read = 13439 
Write = 0 
L2_Alloc = 0 
L2_WB = 1610 
n_act = 1351 
n_pre = 1335 
n_ref = 0 
n_req = 14375 
total_req = 15049 

Dual Bus Interface Util: 
issued_total_row = 2686 
issued_total_col = 15049 
Row_Bus_Util =  0.010048 
CoL_Bus_Util = 0.056298 
Either_Row_CoL_Bus_Util = 0.065987 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.005442 
queue_avg = 2.503775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=250398 n_act=1294 n_pre=1278 n_ref_event=13984 n_req=13823 n_rd=12977 n_rd_L2_A=0 n_write=0 n_wr_bk=1463 bw_util=0.108
n_activity=66988 dram_eff=0.4311
bk0: 864a 258683i bk1: 1004a 257626i bk2: 849a 259430i bk3: 941a 258858i bk4: 881a 258604i bk5: 1005a 256309i bk6: 898a 255566i bk7: 909a 255211i bk8: 684a 262618i bk9: 724a 262811i bk10: 656a 263836i bk11: 680a 263890i bk12: 676a 262983i bk13: 720a 261862i bk14: 749a 259674i bk15: 737a 258824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906822
Row_Buffer_Locality_read = 0.935270
Row_Buffer_Locality_write = 0.470449
Bank_Level_Parallism = 2.573445
Bank_Level_Parallism_Col = 2.615150
Bank_Level_Parallism_Ready = 1.568708
write_to_read_ratio_blp_rw_average = 0.287379
GrpLevelPara = 1.805693 

BW Util details:
bwutil = 0.108039 
total_CMD = 267312 
util_bw = 28880 
Wasted_Col = 16405 
Wasted_Row = 7511 
Idle = 214516 

BW Util Bottlenecks: 
RCDc_limit = 6996 
RCDWRc_limit = 1945 
WTRc_limit = 1797 
RTWc_limit = 8187 
CCDLc_limit = 7688 
rwq = 0 
CCDLc_limit_alone = 6222 
WTRc_limit_alone = 1712 
RTWc_limit_alone = 6806 

Commands details: 
total_CMD = 267312 
n_nop = 250398 
Read = 12977 
Write = 0 
L2_Alloc = 0 
L2_WB = 1463 
n_act = 1294 
n_pre = 1278 
n_ref = 13984 
n_req = 13823 
total_req = 14440 

Dual Bus Interface Util: 
issued_total_row = 2572 
issued_total_col = 14440 
Row_Bus_Util =  0.009622 
CoL_Bus_Util = 0.054019 
Either_Row_CoL_Bus_Util = 0.063274 
Issued_on_Two_Bus_Simul_Util = 0.000367 
issued_two_Eff = 0.005794 
queue_avg = 2.233458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=250744 n_act=1215 n_pre=1199 n_ref_event=0 n_req=13599 n_rd=12741 n_rd_L2_A=0 n_write=0 n_wr_bk=1490 bw_util=0.1065
n_activity=64334 dram_eff=0.4424
bk0: 981a 257997i bk1: 856a 259784i bk2: 917a 257824i bk3: 892a 258884i bk4: 856a 258870i bk5: 925a 256969i bk6: 968a 255350i bk7: 885a 255311i bk8: 712a 262733i bk9: 676a 263020i bk10: 680a 263188i bk11: 604a 263638i bk12: 700a 261988i bk13: 684a 262221i bk14: 789a 258620i bk15: 616a 261200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911096
Row_Buffer_Locality_read = 0.939330
Row_Buffer_Locality_write = 0.491841
Bank_Level_Parallism = 2.621536
Bank_Level_Parallism_Col = 2.677409
Bank_Level_Parallism_Ready = 1.586908
write_to_read_ratio_blp_rw_average = 0.295794
GrpLevelPara = 1.825320 

BW Util details:
bwutil = 0.106475 
total_CMD = 267312 
util_bw = 28462 
Wasted_Col = 15773 
Wasted_Row = 7155 
Idle = 215922 

BW Util Bottlenecks: 
RCDc_limit = 6410 
RCDWRc_limit = 1882 
WTRc_limit = 1981 
RTWc_limit = 7546 
CCDLc_limit = 7535 
rwq = 0 
CCDLc_limit_alone = 6107 
WTRc_limit_alone = 1866 
RTWc_limit_alone = 6233 

Commands details: 
total_CMD = 267312 
n_nop = 250744 
Read = 12741 
Write = 0 
L2_Alloc = 0 
L2_WB = 1490 
n_act = 1215 
n_pre = 1199 
n_ref = 0 
n_req = 13599 
total_req = 14231 

Dual Bus Interface Util: 
issued_total_row = 2414 
issued_total_col = 14231 
Row_Bus_Util =  0.009031 
CoL_Bus_Util = 0.053237 
Either_Row_CoL_Bus_Util = 0.061980 
Issued_on_Two_Bus_Simul_Util = 0.000288 
issued_two_Eff = 0.004648 
queue_avg = 2.149604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267312 n_nop=250530 n_act=1261 n_pre=1245 n_ref_event=94732070361104 n_req=13755 n_rd=12901 n_rd_L2_A=0 n_write=0 n_wr_bk=1469 bw_util=0.1075
n_activity=65878 dram_eff=0.4363
bk0: 928a 258713i bk1: 924a 259296i bk2: 960a 258057i bk3: 893a 259713i bk4: 876a 258460i bk5: 884a 257268i bk6: 956a 254995i bk7: 884a 254540i bk8: 724a 262455i bk9: 796a 261971i bk10: 632a 263449i bk11: 644a 263876i bk12: 616a 262672i bk13: 684a 261458i bk14: 804a 259347i bk15: 696a 259772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908906
Row_Buffer_Locality_read = 0.938299
Row_Buffer_Locality_write = 0.464871
Bank_Level_Parallism = 2.600894
Bank_Level_Parallism_Col = 2.656756
Bank_Level_Parallism_Ready = 1.614131
write_to_read_ratio_blp_rw_average = 0.294684
GrpLevelPara = 1.851266 

BW Util details:
bwutil = 0.107515 
total_CMD = 267312 
util_bw = 28740 
Wasted_Col = 16340 
Wasted_Row = 7386 
Idle = 214846 

BW Util Bottlenecks: 
RCDc_limit = 6811 
RCDWRc_limit = 2073 
WTRc_limit = 2193 
RTWc_limit = 8253 
CCDLc_limit = 7643 
rwq = 0 
CCDLc_limit_alone = 6192 
WTRc_limit_alone = 2083 
RTWc_limit_alone = 6912 

Commands details: 
total_CMD = 267312 
n_nop = 250530 
Read = 12901 
Write = 0 
L2_Alloc = 0 
L2_WB = 1469 
n_act = 1261 
n_pre = 1245 
n_ref = 94732070361104 
n_req = 13755 
total_req = 14370 

Dual Bus Interface Util: 
issued_total_row = 2506 
issued_total_col = 14370 
Row_Bus_Util =  0.009375 
CoL_Bus_Util = 0.053757 
Either_Row_CoL_Bus_Util = 0.062781 
Issued_on_Two_Bus_Simul_Util = 0.000352 
issued_two_Eff = 0.005601 
queue_avg = 2.193545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75536, Miss = 12937, Miss_rate = 0.171, Pending_hits = 41, Reservation_fails = 345
L2_cache_bank[1]: Access = 71751, Miss = 9363, Miss_rate = 0.130, Pending_hits = 4, Reservation_fails = 4
L2_cache_bank[2]: Access = 70593, Miss = 9259, Miss_rate = 0.131, Pending_hits = 17, Reservation_fails = 109
L2_cache_bank[3]: Access = 71611, Miss = 8964, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 5
L2_cache_bank[4]: Access = 70827, Miss = 9785, Miss_rate = 0.138, Pending_hits = 30, Reservation_fails = 211
L2_cache_bank[5]: Access = 70458, Miss = 9381, Miss_rate = 0.133, Pending_hits = 17, Reservation_fails = 3
L2_cache_bank[6]: Access = 69606, Miss = 8681, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 5
L2_cache_bank[7]: Access = 70055, Miss = 9419, Miss_rate = 0.134, Pending_hits = 8, Reservation_fails = 5
L2_cache_bank[8]: Access = 71170, Miss = 9454, Miss_rate = 0.133, Pending_hits = 7, Reservation_fails = 7
L2_cache_bank[9]: Access = 69009, Miss = 8421, Miss_rate = 0.122, Pending_hits = 6, Reservation_fails = 3
L2_cache_bank[10]: Access = 70677, Miss = 8980, Miss_rate = 0.127, Pending_hits = 4, Reservation_fails = 3
L2_cache_bank[11]: Access = 70338, Miss = 8980, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 2
L2_total_cache_accesses = 851631
L2_total_cache_misses = 113624
L2_total_cache_miss_rate = 0.1334
L2_total_cache_pending_hits = 147
L2_total_cache_reservation_fails = 702
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59900
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.305
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=851631
icnt_total_pkts_simt_to_mem=323340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.7305
	minimum = 5
	maximum = 391
Network latency average = 47.7572
	minimum = 5
	maximum = 383
Slowest packet = 1158668
Flit latency average = 47.7572
	minimum = 5
	maximum = 383
Slowest flit = 1158720
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.206544
	minimum = 0.160141 (at node 0)
	maximum = 0.805417 (at node 15)
Accepted packet rate average = 0.206544
	minimum = 0.163085 (at node 16)
	maximum = 0.766559 (at node 15)
Injected flit rate average = 0.206544
	minimum = 0.160141 (at node 0)
	maximum = 0.805417 (at node 15)
Accepted flit rate average= 0.206544
	minimum = 0.163085 (at node 16)
	maximum = 0.766559 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7912 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141.917 (12 samples)
Network latency average = 19.9031 (12 samples)
	minimum = 5 (12 samples)
	maximum = 138.75 (12 samples)
Flit latency average = 19.9029 (12 samples)
	minimum = 5 (12 samples)
	maximum = 138.75 (12 samples)
Fragmentation average = 6.07379e-06 (12 samples)
	minimum = 0 (12 samples)
	maximum = 5.66667 (12 samples)
Injected packet rate average = 0.111836 (12 samples)
	minimum = 0.0620755 (12 samples)
	maximum = 0.311002 (12 samples)
Accepted packet rate average = 0.111836 (12 samples)
	minimum = 0.0732993 (12 samples)
	maximum = 0.275179 (12 samples)
Injected flit rate average = 0.111837 (12 samples)
	minimum = 0.0620755 (12 samples)
	maximum = 0.311002 (12 samples)
Accepted flit rate average = 0.111837 (12 samples)
	minimum = 0.0733038 (12 samples)
	maximum = 0.275179 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 279943 (inst/sec)
gpgpu_simulation_rate = 3491 (cycle/sec)
gpgpu_silicon_slowdown = 200515x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 214629
gpu_sim_insn = 4557217
gpu_ipc =      21.2330
gpu_tot_sim_cycle = 417145
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      49.8483
gpu_tot_issued_cta = 1664
gpu_occupancy = 54.6705% 
gpu_tot_occupancy = 50.8663% 
max_total_param_size = 0
gpu_stall_dramfull = 671414
gpu_stall_icnt2sh    = 1102952
partiton_level_parallism =       2.1078
partiton_level_parallism_total  =       1.8595
partiton_level_parallism_util =       2.3993
partiton_level_parallism_util_total  =       2.3696
L2_BW  =     148.1691 GB/Sec
L2_BW_total  =     121.9670 GB/Sec
gpu_total_sim_rate=171850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 61649, Miss = 49260, Miss_rate = 0.799, Pending_hits = 5541, Reservation_fails = 172890
	L1D_cache_core[1]: Access = 65686, Miss = 52843, Miss_rate = 0.804, Pending_hits = 5953, Reservation_fails = 185705
	L1D_cache_core[2]: Access = 61998, Miss = 49311, Miss_rate = 0.795, Pending_hits = 5609, Reservation_fails = 176584
	L1D_cache_core[3]: Access = 67782, Miss = 54393, Miss_rate = 0.802, Pending_hits = 6116, Reservation_fails = 190659
	L1D_cache_core[4]: Access = 65692, Miss = 52838, Miss_rate = 0.804, Pending_hits = 5949, Reservation_fails = 184095
	L1D_cache_core[5]: Access = 59283, Miss = 47525, Miss_rate = 0.802, Pending_hits = 5372, Reservation_fails = 172018
	L1D_cache_core[6]: Access = 65738, Miss = 53122, Miss_rate = 0.808, Pending_hits = 6046, Reservation_fails = 193360
	L1D_cache_core[7]: Access = 66485, Miss = 53426, Miss_rate = 0.804, Pending_hits = 6011, Reservation_fails = 186720
	L1D_cache_core[8]: Access = 62284, Miss = 49750, Miss_rate = 0.799, Pending_hits = 5712, Reservation_fails = 179858
	L1D_cache_core[9]: Access = 67024, Miss = 53754, Miss_rate = 0.802, Pending_hits = 5948, Reservation_fails = 181560
	L1D_cache_core[10]: Access = 64318, Miss = 51556, Miss_rate = 0.802, Pending_hits = 5756, Reservation_fails = 188010
	L1D_cache_core[11]: Access = 63230, Miss = 50624, Miss_rate = 0.801, Pending_hits = 5812, Reservation_fails = 176394
	L1D_cache_core[12]: Access = 61851, Miss = 49839, Miss_rate = 0.806, Pending_hits = 5782, Reservation_fails = 182988
	L1D_cache_core[13]: Access = 67316, Miss = 53860, Miss_rate = 0.800, Pending_hits = 5985, Reservation_fails = 189365
	L1D_cache_core[14]: Access = 62483, Miss = 49271, Miss_rate = 0.789, Pending_hits = 5514, Reservation_fails = 160458
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 771372
	L1D_total_cache_miss_rate = 0.8012
	L1D_total_cache_pending_hits = 87106
	L1D_total_cache_reservation_fails = 2720664
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 498412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915807
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2337463
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 380945
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1649
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3551, 3364, 3362, 3738, 3476, 3486, 3491, 2847, 3288, 3227, 3051, 3246, 3161, 2841, 3449, 3256, 2982, 2967, 4033, 3648, 4022, 3618, 3752, 3292, 3406, 2772, 3693, 3076, 3474, 3575, 3168, 3615, 318, 318, 318, 329, 307, 318, 307, 318, 296, 329, 318, 307, 318, 318, 318, 307, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2626094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 498412
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2067316
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3675796	W0_Idle:296663	W0_Scoreboard:6005648	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3987296 {8:498412,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79745920 {40:1993648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 268 
averagemflatency = 387 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 102 
mrq_lat_table:54115 	21491 	16081 	14279 	47498 	18156 	11059 	6544 	2589 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607946 	1145766 	509214 	8050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	312812 	93860 	176268 	166316 	26254 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130176 	114090 	94187 	131256 	1086375 	714842 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	243 	583 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        76        80        64        72       128       128       144       128       132       104        64        68 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        61        55 
dram[2]:       124       128       108       128        72        80        66        76       120       132       128       152       128       128        61        80 
dram[3]:       128       128       128       128        88        84        68        56       120       128       144       136       112       108        80        55 
dram[4]:       128       128       104       128       100        92        72        84       124       120       136       128       128       136        80        64 
dram[5]:       128       128       128       113       104        97        56        76       128       124       128       148       100       128       107        83 
maximum service time to same row:
dram[0]:     22763     22150     20993     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     18103     21446     15712 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     18892     26858     37735     41047     19836     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940      9546     15302     41122     48126     35707     38347     17057     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     12584      7933     25456     40385     41174     30505     21749     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     13365     17156     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243      8582     17545     26957     27144     21996     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]:  9.684615  8.384106  9.944954  8.645391  8.518382  9.290442  7.417808  6.701705 16.562500 13.833333 34.575001 25.684210 14.435898 13.772727  8.038627  9.347418 
dram[1]:  9.586346  9.070312 10.549763 10.197369  8.354609  8.465704  7.530466  6.947853 15.618182 16.010527 29.913044 37.947369 11.769737 15.084745  8.382775  8.260684 
dram[2]:  8.768382  8.508897  9.955752  9.576000  9.019157  8.841329  7.472131  6.936556 13.704348 15.046729 23.187500 41.628571 13.892562 14.112904  8.933333  9.229665 
dram[3]:  8.661819  9.297398 10.081081 10.807693  9.252000  9.175572  7.454545  6.955414 15.103773 13.915966 24.406780 33.142857 12.992537 12.054421  8.327586  8.885167 
dram[4]:  9.295880  8.646643 10.415525 11.880435 10.036036  8.086957  7.287975  7.171617 19.682926 14.405172 27.096153 32.390244 12.431655 12.778571  9.132075  8.061611 
dram[5]:  8.767361  9.333333  9.599174 10.643564  9.402439  8.823970  6.440678  7.318792 14.305085 15.008474 26.169811 42.375000 13.125000 12.319728  8.095436  9.528205 
average row locality = 192013/18983 = 10.114998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       218       233       205       233       278       284       480       530        72        81        22        31        72        74       227       225 
dram[1]:       205       218       222       225       266       274       467       520        68        78        23        12        91        73       227       226 
dram[2]:       217       234       224       228       257       289       518       503        87        67        32        10        69        89       230       212 
dram[3]:       227       239       220       225       261       281       493       485        61        76        24        16        64        82       234       197 
dram[4]:       223       207       250       213       264       301       525       481        44        79        25        16        70        75       229       198 
dram[5]:       233       214       212       208       281       299       491       500        68        81        28         8        65        87       204       237 
total dram writes = 19327
bank skew: 530/8 = 66.25
chip skew: 3266/3185 = 1.03
average mf latency per bank:
dram[0]:      25943     29772     27602     28778     18575     22936     10774     12151    120197    106554    829578    788363    255389    319743     22021     27134
dram[1]:      25088     30009     21975     28187     18221     22647     10281     12181     99499    106551    728273   1984262    188190    313489     18912     25863
dram[2]:      25579     21061     23893     20870     19826     16169     10126      9523     79581     96355    549332   1691766    256826    172551     20768     20440
dram[3]:      21966     21749     22269     22739     18614     17503      9740      9983    108958     87937    706759   1129932    270323    195417     18580     23675
dram[4]:      30074     24111     26214     23509     23216     16471     11617      9727    192793     81715    959646   1126295    336197    215483     26573     21298
dram[5]:      27919     26795     29682     26569     20801     18646     12083     10560    118897     92974    773872   2526307    330883    211246     27676     21570
maximum mf latency per bank:
dram[0]:       1294      1314      1512      1566      1257      1437      1301      1380      1344      1477      1359      1391      1231      1362      1392      1519
dram[1]:       1316      1433      1608      1711      1247      1468      1254      1375      1311      1403      1286      1527      1422      1300      1233      1384
dram[2]:       1311      1293      1419      1477      1271      1637      1329      1324      1563      1220      1373      1261      1524      1406      1495      1425
dram[3]:       1288      1300      1497      1516      1372      1331      1240      1258      1369      1168      1262      1231      1554      1454      1490      1417
dram[4]:       1396      1268      1492      1315      1542      1257      1545      1659      1594      1365      1338      1303      1517      1305      1524      1403
dram[5]:       1346      1357      1425      1564      1421      1209      1567      1522      1467      1311      1369      1354      1276      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=510039 n_act=3272 n_pre=3256 n_ref_event=94732067769936 n_req=32576 n_rd=30037 n_rd_L2_A=0 n_write=0 n_wr_bk=4189 bw_util=0.1243
n_activity=172050 dram_eff=0.3979
bk0: 2332a 531065i bk1: 2321a 528576i bk2: 1995a 530839i bk3: 2238a 528772i bk4: 2082a 528113i bk5: 2278a 526922i bk6: 1838a 527933i bk7: 1990a 523866i bk8: 1552a 540758i bk9: 1700a 539547i bk10: 1372a 543239i bk11: 1448a 542739i bk12: 1633a 540554i bk13: 1764a 539856i bk14: 1693a 531904i bk15: 1801a 533662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899804
Row_Buffer_Locality_read = 0.933449
Row_Buffer_Locality_write = 0.501772
Bank_Level_Parallism = 2.259790
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.460543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124318 
total_CMD = 550621 
util_bw = 68452 
Wasted_Col = 46851 
Wasted_Row = 20927 
Idle = 414391 

BW Util Bottlenecks: 
RCDc_limit = 18351 
RCDWRc_limit = 5957 
WTRc_limit = 5418 
RTWc_limit = 21506 
CCDLc_limit = 22176 
rwq = 0 
CCDLc_limit_alone = 17550 
WTRc_limit_alone = 5117 
RTWc_limit_alone = 17181 

Commands details: 
total_CMD = 550621 
n_nop = 510039 
Read = 30037 
Write = 0 
L2_Alloc = 0 
L2_WB = 4189 
n_act = 3272 
n_pre = 3256 
n_ref = 94732067769936 
n_req = 32576 
total_req = 34226 

Dual Bus Interface Util: 
issued_total_row = 6528 
issued_total_col = 34226 
Row_Bus_Util =  0.011856 
CoL_Bus_Util = 0.062159 
Either_Row_CoL_Bus_Util = 0.073702 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.004238 
queue_avg = 2.097721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=511285 n_act=3116 n_pre=3100 n_ref_event=4560869750798743682 n_req=31638 n_rd=29188 n_rd_L2_A=0 n_write=0 n_wr_bk=4102 bw_util=0.1209
n_activity=165191 dram_eff=0.403
bk0: 2196a 530729i bk1: 2134a 529791i bk2: 2057a 531598i bk3: 2137a 530532i bk4: 2129a 528143i bk5: 2107a 528713i bk6: 1786a 527897i bk7: 1912a 526213i bk8: 1684a 540449i bk9: 1480a 540964i bk10: 1364a 543244i bk11: 1436a 543254i bk12: 1720a 536629i bk13: 1724a 538494i bk14: 1577a 533690i bk15: 1745a 532102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901700
Row_Buffer_Locality_read = 0.934802
Row_Buffer_Locality_write = 0.507347
Bank_Level_Parallism = 2.310617
Bank_Level_Parallism_Col = 2.341015
Bank_Level_Parallism_Ready = 1.462248
write_to_read_ratio_blp_rw_average = 0.312486
GrpLevelPara = 1.611456 

BW Util details:
bwutil = 0.120918 
total_CMD = 550621 
util_bw = 66580 
Wasted_Col = 44927 
Wasted_Row = 19605 
Idle = 419509 

BW Util Bottlenecks: 
RCDc_limit = 17274 
RCDWRc_limit = 5557 
WTRc_limit = 4963 
RTWc_limit = 21411 
CCDLc_limit = 21930 
rwq = 0 
CCDLc_limit_alone = 17250 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 17059 

Commands details: 
total_CMD = 550621 
n_nop = 511285 
Read = 29188 
Write = 0 
L2_Alloc = 0 
L2_WB = 4102 
n_act = 3116 
n_pre = 3100 
n_ref = 4560869750798743682 
n_req = 31638 
total_req = 33290 

Dual Bus Interface Util: 
issued_total_row = 6216 
issued_total_col = 33290 
Row_Bus_Util =  0.011289 
CoL_Bus_Util = 0.060459 
Either_Row_CoL_Bus_Util = 0.071439 
Issued_on_Two_Bus_Simul_Util = 0.000309 
issued_two_Eff = 0.004322 
queue_avg = 1.990997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=510689 n_act=3186 n_pre=3170 n_ref_event=0 n_req=32108 n_rd=29576 n_rd_L2_A=0 n_write=0 n_wr_bk=4182 bw_util=0.1226
n_activity=165912 dram_eff=0.4069
bk0: 2198a 530545i bk1: 2186a 530175i bk2: 2070a 529922i bk3: 2201a 529269i bk4: 2117a 527424i bk5: 2156a 527476i bk6: 1923a 525915i bk7: 1937a 523721i bk8: 1532a 539881i bk9: 1576a 540495i bk10: 1468a 542123i bk11: 1452a 542662i bk12: 1633a 538964i bk13: 1681a 537923i bk14: 1694a 533106i bk15: 1752a 532395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900897
Row_Buffer_Locality_read = 0.935252
Row_Buffer_Locality_write = 0.499605
Bank_Level_Parallism = 2.385848
Bank_Level_Parallism_Col = 2.415615
Bank_Level_Parallism_Ready = 1.493424
write_to_read_ratio_blp_rw_average = 0.319487
GrpLevelPara = 1.641820 

BW Util details:
bwutil = 0.122618 
total_CMD = 550621 
util_bw = 67516 
Wasted_Col = 44656 
Wasted_Row = 19451 
Idle = 418998 

BW Util Bottlenecks: 
RCDc_limit = 17028 
RCDWRc_limit = 5798 
WTRc_limit = 4877 
RTWc_limit = 22391 
CCDLc_limit = 21823 
rwq = 0 
CCDLc_limit_alone = 17019 
WTRc_limit_alone = 4575 
RTWc_limit_alone = 17889 

Commands details: 
total_CMD = 550621 
n_nop = 510689 
Read = 29576 
Write = 0 
L2_Alloc = 0 
L2_WB = 4182 
n_act = 3186 
n_pre = 3170 
n_ref = 0 
n_req = 32108 
total_req = 33758 

Dual Bus Interface Util: 
issued_total_row = 6356 
issued_total_col = 33758 
Row_Bus_Util =  0.011543 
CoL_Bus_Util = 0.061309 
Either_Row_CoL_Bus_Util = 0.072522 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.004558 
queue_avg = 2.217505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=511028 n_act=3151 n_pre=3135 n_ref_event=13984 n_req=31875 n_rd=29409 n_rd_L2_A=0 n_write=0 n_wr_bk=4093 bw_util=0.1217
n_activity=165728 dram_eff=0.4043
bk0: 2189a 530513i bk1: 2288a 528903i bk2: 2057a 531082i bk3: 2073a 531617i bk4: 2101a 529798i bk5: 2167a 527321i bk6: 1862a 526420i bk7: 1854a 526576i bk8: 1568a 540596i bk9: 1616a 540592i bk10: 1428a 543337i bk11: 1384a 543976i bk12: 1685a 540459i bk13: 1704a 536945i bk14: 1737a 532598i bk15: 1696a 533325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901333
Row_Buffer_Locality_read = 0.934510
Row_Buffer_Locality_write = 0.505677
Bank_Level_Parallism = 2.306154
Bank_Level_Parallism_Col = 2.330069
Bank_Level_Parallism_Ready = 1.452116
write_to_read_ratio_blp_rw_average = 0.311907
GrpLevelPara = 1.620002 

BW Util details:
bwutil = 0.121688 
total_CMD = 550621 
util_bw = 67004 
Wasted_Col = 43989 
Wasted_Row = 19785 
Idle = 419843 

BW Util Bottlenecks: 
RCDc_limit = 17163 
RCDWRc_limit = 5642 
WTRc_limit = 4566 
RTWc_limit = 20921 
CCDLc_limit = 21254 
rwq = 0 
CCDLc_limit_alone = 16824 
WTRc_limit_alone = 4328 
RTWc_limit_alone = 16729 

Commands details: 
total_CMD = 550621 
n_nop = 511028 
Read = 29409 
Write = 0 
L2_Alloc = 0 
L2_WB = 4093 
n_act = 3151 
n_pre = 3135 
n_ref = 13984 
n_req = 31875 
total_req = 33502 

Dual Bus Interface Util: 
issued_total_row = 6286 
issued_total_col = 33502 
Row_Bus_Util =  0.011416 
CoL_Bus_Util = 0.060844 
Either_Row_CoL_Bus_Util = 0.071906 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.004925 
queue_avg = 2.093643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=511284 n_act=3092 n_pre=3076 n_ref_event=0 n_req=31694 n_rd=29215 n_rd_L2_A=0 n_write=0 n_wr_bk=4120 bw_util=0.1211
n_activity=165109 dram_eff=0.4038
bk0: 2289a 529150i bk1: 2249a 529886i bk2: 2069a 529664i bk3: 2013a 532909i bk4: 2015a 530676i bk5: 2173a 527274i bk6: 1937a 526615i bk7: 1845a 526572i bk8: 1592a 541223i bk9: 1628a 540340i bk10: 1396a 543144i bk11: 1320a 543497i bk12: 1672a 538831i bk13: 1728a 539092i bk14: 1745a 533071i bk15: 1544a 535025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902631
Row_Buffer_Locality_read = 0.935889
Row_Buffer_Locality_write = 0.510690
Bank_Level_Parallism = 2.272695
Bank_Level_Parallism_Col = 2.302122
Bank_Level_Parallism_Ready = 1.456855
write_to_read_ratio_blp_rw_average = 0.313206
GrpLevelPara = 1.599547 

BW Util details:
bwutil = 0.121081 
total_CMD = 550621 
util_bw = 66670 
Wasted_Col = 44709 
Wasted_Row = 19930 
Idle = 419312 

BW Util Bottlenecks: 
RCDc_limit = 16930 
RCDWRc_limit = 5684 
WTRc_limit = 5046 
RTWc_limit = 20474 
CCDLc_limit = 21658 
rwq = 0 
CCDLc_limit_alone = 17105 
WTRc_limit_alone = 4776 
RTWc_limit_alone = 16191 

Commands details: 
total_CMD = 550621 
n_nop = 511284 
Read = 29215 
Write = 0 
L2_Alloc = 0 
L2_WB = 4120 
n_act = 3092 
n_pre = 3076 
n_ref = 0 
n_req = 31694 
total_req = 33335 

Dual Bus Interface Util: 
issued_total_row = 6168 
issued_total_col = 33335 
Row_Bus_Util =  0.011202 
CoL_Bus_Util = 0.060541 
Either_Row_CoL_Bus_Util = 0.071441 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.004220 
queue_avg = 2.026201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=550621 n_nop=510621 n_act=3204 n_pre=3188 n_ref_event=94732070361104 n_req=32122 n_rd=29609 n_rd_L2_A=0 n_write=0 n_wr_bk=4177 bw_util=0.1227
n_activity=168695 dram_eff=0.4006
bk0: 2321a 528837i bk1: 2310a 530147i bk2: 2133a 530663i bk3: 1981a 531567i bk4: 2074a 529938i bk5: 2108a 528562i bk6: 1933a 526008i bk7: 1837a 525376i bk8: 1652a 540188i bk9: 1728a 540086i bk10: 1372a 543054i bk11: 1352a 543636i bk12: 1624a 538572i bk13: 1736a 537029i bk14: 1776a 533927i bk15: 1672a 533162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900504
Row_Buffer_Locality_read = 0.934716
Row_Buffer_Locality_write = 0.497413
Bank_Level_Parallism = 2.286424
Bank_Level_Parallism_Col = 2.313255
Bank_Level_Parallism_Ready = 1.452140
write_to_read_ratio_blp_rw_average = 0.314265
GrpLevelPara = 1.619476 

BW Util details:
bwutil = 0.122720 
total_CMD = 550621 
util_bw = 67572 
Wasted_Col = 45779 
Wasted_Row = 20089 
Idle = 417181 

BW Util Bottlenecks: 
RCDc_limit = 17712 
RCDWRc_limit = 6031 
WTRc_limit = 5249 
RTWc_limit = 21714 
CCDLc_limit = 21644 
rwq = 0 
CCDLc_limit_alone = 17196 
WTRc_limit_alone = 4952 
RTWc_limit_alone = 17563 

Commands details: 
total_CMD = 550621 
n_nop = 510621 
Read = 29609 
Write = 0 
L2_Alloc = 0 
L2_WB = 4177 
n_act = 3204 
n_pre = 3188 
n_ref = 94732070361104 
n_req = 32122 
total_req = 33786 

Dual Bus Interface Util: 
issued_total_row = 6392 
issued_total_col = 33786 
Row_Bus_Util =  0.011609 
CoL_Bus_Util = 0.061360 
Either_Row_CoL_Bus_Util = 0.072645 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004450 
queue_avg = 2.077238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192979, Miss = 26482, Miss_rate = 0.137, Pending_hits = 46, Reservation_fails = 354
L2_cache_bank[1]: Access = 191921, Miss = 23831, Miss_rate = 0.124, Pending_hits = 12, Reservation_fails = 7
L2_cache_bank[2]: Access = 187269, Miss = 22854, Miss_rate = 0.122, Pending_hits = 21, Reservation_fails = 117
L2_cache_bank[3]: Access = 192011, Miss = 22911, Miss_rate = 0.119, Pending_hits = 13, Reservation_fails = 10
L2_cache_bank[4]: Access = 188273, Miss = 23446, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 219
L2_cache_bank[5]: Access = 188205, Miss = 23280, Miss_rate = 0.124, Pending_hits = 29, Reservation_fails = 11
L2_cache_bank[6]: Access = 187068, Miss = 22595, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 11
L2_cache_bank[7]: Access = 187439, Miss = 22975, Miss_rate = 0.123, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[8]: Access = 191141, Miss = 22395, Miss_rate = 0.117, Pending_hits = 12, Reservation_fails = 10
L2_cache_bank[9]: Access = 186627, Miss = 22285, Miss_rate = 0.119, Pending_hits = 17, Reservation_fails = 7
L2_cache_bank[10]: Access = 190384, Miss = 22996, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 6
L2_cache_bank[11]: Access = 188019, Miss = 22716, Miss_rate = 0.121, Pending_hits = 10, Reservation_fails = 4
L2_total_cache_accesses = 2271336
L2_total_cache_misses = 278766
L2_total_cache_miss_rate = 0.1227
L2_total_cache_pending_hits = 236
L2_total_cache_reservation_fails = 762
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1816570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 135732
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 89380
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1993648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 110
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.400
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2271336
icnt_total_pkts_simt_to_mem=775815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.8052
	minimum = 5
	maximum = 554
Network latency average = 81.249
	minimum = 5
	maximum = 554
Slowest packet = 1830742
Flit latency average = 81.2474
	minimum = 5
	maximum = 554
Slowest flit = 1830826
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.323056
	minimum = 0.127928 (at node 2)
	maximum = 0.560968 (at node 18)
Accepted packet rate average = 0.323056
	minimum = 0.173728 (at node 17)
	maximum = 0.471241 (at node 3)
Injected flit rate average = 0.323069
	minimum = 0.127951 (at node 2)
	maximum = 0.560968 (at node 18)
Accepted flit rate average= 0.323069
	minimum = 0.17377 (at node 17)
	maximum = 0.471241 (at node 3)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.1 (13 samples)
	minimum = 5 (13 samples)
	maximum = 173.615 (13 samples)
Network latency average = 24.622 (13 samples)
	minimum = 5 (13 samples)
	maximum = 170.692 (13 samples)
Flit latency average = 24.6217 (13 samples)
	minimum = 5 (13 samples)
	maximum = 170.692 (13 samples)
Fragmentation average = 5.60658e-06 (13 samples)
	minimum = 0 (13 samples)
	maximum = 5.23077 (13 samples)
Injected packet rate average = 0.128084 (13 samples)
	minimum = 0.067141 (13 samples)
	maximum = 0.33023 (13 samples)
Accepted packet rate average = 0.128084 (13 samples)
	minimum = 0.0810246 (13 samples)
	maximum = 0.29026 (13 samples)
Injected flit rate average = 0.128086 (13 samples)
	minimum = 0.0671428 (13 samples)
	maximum = 0.33023 (13 samples)
Accepted flit rate average = 0.128086 (13 samples)
	minimum = 0.0810319 (13 samples)
	maximum = 0.29026 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 171850 (inst/sec)
gpgpu_simulation_rate = 3447 (cycle/sec)
gpgpu_silicon_slowdown = 203075x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3451
gpu_sim_insn = 1323702
gpu_ipc =     383.5706
gpu_tot_sim_cycle = 420596
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      52.5865
gpu_tot_issued_cta = 1792
gpu_occupancy = 79.9439% 
gpu_tot_occupancy = 51.1151% 
max_total_param_size = 0
gpu_stall_dramfull = 671414
gpu_stall_icnt2sh    = 1103004
partiton_level_parallism =       2.5222
partiton_level_parallism_total  =       1.8650
partiton_level_parallism_util =       3.0328
partiton_level_parallism_util_total  =       2.3754
L2_BW  =      66.4665 GB/Sec
L2_BW_total  =     121.5116 GB/Sec
gpu_total_sim_rate=179818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 62289, Miss = 49772, Miss_rate = 0.799, Pending_hits = 5637, Reservation_fails = 172890
	L1D_cache_core[1]: Access = 66486, Miss = 53483, Miss_rate = 0.804, Pending_hits = 6072, Reservation_fails = 185786
	L1D_cache_core[2]: Access = 62638, Miss = 49823, Miss_rate = 0.795, Pending_hits = 5704, Reservation_fails = 176691
	L1D_cache_core[3]: Access = 68502, Miss = 54969, Miss_rate = 0.802, Pending_hits = 6224, Reservation_fails = 190684
	L1D_cache_core[4]: Access = 66412, Miss = 53414, Miss_rate = 0.804, Pending_hits = 6057, Reservation_fails = 184231
	L1D_cache_core[5]: Access = 59923, Miss = 48037, Miss_rate = 0.802, Pending_hits = 5468, Reservation_fails = 172264
	L1D_cache_core[6]: Access = 66458, Miss = 53698, Miss_rate = 0.808, Pending_hits = 6151, Reservation_fails = 193551
	L1D_cache_core[7]: Access = 67125, Miss = 53938, Miss_rate = 0.804, Pending_hits = 6107, Reservation_fails = 186720
	L1D_cache_core[8]: Access = 62924, Miss = 50262, Miss_rate = 0.799, Pending_hits = 5808, Reservation_fails = 180091
	L1D_cache_core[9]: Access = 67664, Miss = 54266, Miss_rate = 0.802, Pending_hits = 6044, Reservation_fails = 181682
	L1D_cache_core[10]: Access = 64958, Miss = 52068, Miss_rate = 0.802, Pending_hits = 5852, Reservation_fails = 188192
	L1D_cache_core[11]: Access = 63950, Miss = 51200, Miss_rate = 0.801, Pending_hits = 5920, Reservation_fails = 176394
	L1D_cache_core[12]: Access = 62571, Miss = 50415, Miss_rate = 0.806, Pending_hits = 5888, Reservation_fails = 183144
	L1D_cache_core[13]: Access = 67956, Miss = 54372, Miss_rate = 0.800, Pending_hits = 6081, Reservation_fails = 189587
	L1D_cache_core[14]: Access = 63203, Miss = 49847, Miss_rate = 0.789, Pending_hits = 5622, Reservation_fails = 160458
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 779564
	L1D_total_cache_miss_rate = 0.8011
	L1D_total_cache_pending_hits = 88635
	L1D_total_cache_reservation_fails = 2722365
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 498924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2719131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2337463
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 380945
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3638, 3451, 3449, 3825, 3563, 3573, 3578, 2934, 3375, 3314, 3138, 3333, 3248, 2928, 3536, 3343, 3069, 3054, 4120, 3735, 4109, 3705, 3839, 3379, 3493, 2859, 3780, 3163, 3561, 3662, 3255, 3702, 376, 376, 376, 387, 365, 376, 365, 376, 354, 387, 376, 365, 376, 376, 376, 365, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2626289
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 498924
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2067511
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3681831	W0_Idle:308493	W0_Scoreboard:6029517	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3991392 {8:498924,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79827840 {40:1995696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 268 
averagemflatency = 387 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 101 
mrq_lat_table:54622 	21823 	16216 	14337 	47587 	18163 	11059 	6544 	2589 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	613869 	1149371 	509926 	8050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	316284 	96042 	177795 	167803 	26290 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	135210 	116775 	94667 	132316 	1087356 	714842 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	585 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        76        80        64        72       128       128       144       128       132       104        64        68 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        61        55 
dram[2]:       124       128       108       128        72        80        66        76       120       132       144       152       128       128        61        80 
dram[3]:       128       128       128       128        88        84        68        56       120       128       144       144       112       108        80        55 
dram[4]:       128       128       104       128       100        92        72        84       124       120       144       140       128       136        80        64 
dram[5]:       128       128       128       113       104        97        56        76       128       124       140       148       100       128       107        83 
maximum service time to same row:
dram[0]:     22763     22150     20993     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     18103     21446     15712 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     18892     26858     37735     41047     19836     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940      9546     15302     41122     48126     35707     38347     17057     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     12584      7933     25456     40385     41174     30505     21749     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     13365     17156     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243      8582     17545     26957     27144     21996     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]:  9.684615  8.384106  9.904110  8.625442  8.518382  9.290442  7.417808  6.701705 17.134020 14.404762 34.121952 25.964912 14.435898 13.772727  8.051502  9.308412 
dram[1]:  9.586346  9.070312 10.504717 10.161572  8.328622  8.465704  7.530466  6.947853 16.126125 16.936842 29.872341 37.282051 11.769737 15.084745  8.397129  8.269231 
dram[2]:  8.768382  8.508897  9.925110  9.541833  9.019157  8.841329  7.472131  6.936556 14.365217 15.611111 23.138462 40.694443 13.892562 14.112904  8.947619  9.229665 
dram[3]:  8.661819  9.297398 10.081081 10.765551  9.252000  9.175572  7.454545  6.955414 15.560748 14.621849 24.333334 32.651161 12.992537 12.054421  8.331897  8.904306 
dram[4]:  9.295880  8.646643 10.372727 11.821622 10.036036  8.086957  7.287975  7.171617 20.317074 15.025862 26.886793 32.000000 12.431655 12.778571  9.132075  8.066351 
dram[5]:  8.767361  9.333333  9.599174 10.596059  9.402439  8.823970  6.440678  7.318792 14.881356 15.720339 26.203703 41.575756 13.125000 12.319728  8.070248  9.543590 
average row locality = 193141/19011 = 10.159434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       218       233       207       236       278       284       480       530        72        81        22        31        72        74       232       226 
dram[1]:       205       218       222       226       268       274       467       520        68        78        23        12        91        73       231       226 
dram[2]:       217       234       226       230       257       289       518       503        87        67        32        10        69        89       233       212 
dram[3]:       227       239       220       227       261       281       493       485        61        76        24        16        64        82       235       201 
dram[4]:       223       207       251       213       264       301       525       481        44        79        25        16        70        75       229       199 
dram[5]:       233       214       212       209       281       299       491       500        68        81        28         8        65        87       205       240 
total dram writes = 19366
bank skew: 530/8 = 66.25
chip skew: 3276/3192 = 1.03
average mf latency per bank:
dram[0]:      25943     29772     27335     28413     18614     22974     10865     12205    131537    107326    832135    789724    255795    319975     21547     27014
dram[1]:      25088     30009     21975     28062     18133     22697     10350     12234    100571    107403    730197   1987848    188412    313715     18585     25863
dram[2]:      25579     21061     23681     20688     19870     16214     10184      9584     80322     97378    550634   1696144    257077    172742     20501     20440
dram[3]:      21966     21749     22269     22539     18662     17569      9802     10044    109983     88835    708555   1132717    270600    195627     18500     23204
dram[4]:      30074     24111     26109     23509     23250     16515     11673      9788    194246     82515    961387   1128837    336454    215707     26573     21191
dram[5]:      27919     26795     29682     26442     20846     18702     12145     10613    119871     93796    775640   2531501    331163    211447     27541     21301
maximum mf latency per bank:
dram[0]:       1294      1314      1512      1566      1257      1437      1301      1380      1344      1477      1359      1391      1231      1362      1392      1519
dram[1]:       1316      1433      1608      1711      1247      1468      1254      1375      1311      1403      1286      1527      1422      1300      1233      1384
dram[2]:       1311      1293      1419      1477      1271      1637      1329      1324      1563      1220      1373      1261      1524      1406      1495      1425
dram[3]:       1288      1300      1497      1516      1372      1331      1240      1258      1369      1168      1262      1231      1554      1454      1490      1417
dram[4]:       1396      1268      1492      1315      1542      1257      1545      1659      1594      1365      1338      1303      1517      1305      1524      1403
dram[5]:       1346      1357      1425      1564      1421      1209      1567      1522      1467      1311      1369      1354      1276      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=514394 n_act=3277 n_pre=3261 n_ref_event=94732067769936 n_req=32760 n_rd=30213 n_rd_L2_A=0 n_write=0 n_wr_bk=4202 bw_util=0.124
n_activity=173041 dram_eff=0.3978
bk0: 2332a 535619i bk1: 2321a 533131i bk2: 1995a 535371i bk3: 2238a 533300i bk4: 2082a 532665i bk5: 2278a 531476i bk6: 1838a 532488i bk7: 1990a 528421i bk8: 1624a 545161i bk9: 1772a 543980i bk10: 1388a 547746i bk11: 1464a 547268i bk12: 1633a 545106i bk13: 1764a 544411i bk14: 1693a 536453i bk15: 1801a 538197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900214
Row_Buffer_Locality_read = 0.933770
Row_Buffer_Locality_write = 0.502159
Bank_Level_Parallism = 2.255048
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.458030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123979 
total_CMD = 555175 
util_bw = 68830 
Wasted_Col = 47022 
Wasted_Row = 20972 
Idle = 418351 

BW Util Bottlenecks: 
RCDc_limit = 18374 
RCDWRc_limit = 5978 
WTRc_limit = 5420 
RTWc_limit = 21508 
CCDLc_limit = 22301 
rwq = 0 
CCDLc_limit_alone = 17675 
WTRc_limit_alone = 5119 
RTWc_limit_alone = 17183 

Commands details: 
total_CMD = 555175 
n_nop = 514394 
Read = 30213 
Write = 0 
L2_Alloc = 0 
L2_WB = 4202 
n_act = 3277 
n_pre = 3261 
n_ref = 94732067769936 
n_req = 32760 
total_req = 34415 

Dual Bus Interface Util: 
issued_total_row = 6538 
issued_total_col = 34415 
Row_Bus_Util =  0.011776 
CoL_Bus_Util = 0.061989 
Either_Row_CoL_Bus_Util = 0.073456 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.004218 
queue_avg = 2.081805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0818
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=515615 n_act=3122 n_pre=3106 n_ref_event=4560869750798743682 n_req=31847 n_rd=29388 n_rd_L2_A=0 n_write=0 n_wr_bk=4114 bw_util=0.1207
n_activity=166277 dram_eff=0.403
bk0: 2196a 535283i bk1: 2134a 534347i bk2: 2057a 536135i bk3: 2137a 535067i bk4: 2129a 532673i bk5: 2107a 533266i bk6: 1786a 532452i bk7: 1912a 530768i bk8: 1756a 544836i bk9: 1568a 545362i bk10: 1392a 547730i bk11: 1448a 547759i bk12: 1720a 541180i bk13: 1724a 543046i bk14: 1577a 538237i bk15: 1745a 536656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902157
Row_Buffer_Locality_read = 0.935144
Row_Buffer_Locality_write = 0.507930
Bank_Level_Parallism = 2.305075
Bank_Level_Parallism_Col = 2.334918
Bank_Level_Parallism_Ready = 1.459460
write_to_read_ratio_blp_rw_average = 0.311216
GrpLevelPara = 1.609116 

BW Util details:
bwutil = 0.120690 
total_CMD = 555175 
util_bw = 67004 
Wasted_Col = 45104 
Wasted_Row = 19666 
Idle = 423401 

BW Util Bottlenecks: 
RCDc_limit = 17308 
RCDWRc_limit = 5578 
WTRc_limit = 4963 
RTWc_limit = 21411 
CCDLc_limit = 22053 
rwq = 0 
CCDLc_limit_alone = 17373 
WTRc_limit_alone = 4635 
RTWc_limit_alone = 17059 

Commands details: 
total_CMD = 555175 
n_nop = 515615 
Read = 29388 
Write = 0 
L2_Alloc = 0 
L2_WB = 4114 
n_act = 3122 
n_pre = 3106 
n_ref = 4560869750798743682 
n_req = 31847 
total_req = 33502 

Dual Bus Interface Util: 
issued_total_row = 6228 
issued_total_col = 33502 
Row_Bus_Util =  0.011218 
CoL_Bus_Util = 0.060345 
Either_Row_CoL_Bus_Util = 0.071257 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.004297 
queue_avg = 1.977040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=515043 n_act=3191 n_pre=3175 n_ref_event=0 n_req=32295 n_rd=29756 n_rd_L2_A=0 n_write=0 n_wr_bk=4192 bw_util=0.1223
n_activity=166845 dram_eff=0.4069
bk0: 2198a 535099i bk1: 2186a 534730i bk2: 2070a 534442i bk3: 2201a 533800i bk4: 2117a 531977i bk5: 2156a 532031i bk6: 1923a 530470i bk7: 1937a 528276i bk8: 1608a 544295i bk9: 1652a 544888i bk10: 1488a 546616i bk11: 1460a 547179i bk12: 1633a 543516i bk13: 1681a 542475i bk14: 1694a 537653i bk15: 1752a 536949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901316
Row_Buffer_Locality_read = 0.935542
Row_Buffer_Locality_write = 0.500197
Bank_Level_Parallism = 2.380693
Bank_Level_Parallism_Col = 2.409819
Bank_Level_Parallism_Ready = 1.490710
write_to_read_ratio_blp_rw_average = 0.318394
GrpLevelPara = 1.639622 

BW Util details:
bwutil = 0.122297 
total_CMD = 555175 
util_bw = 67896 
Wasted_Col = 44820 
Wasted_Row = 19498 
Idle = 422961 

BW Util Bottlenecks: 
RCDc_limit = 17056 
RCDWRc_limit = 5812 
WTRc_limit = 4882 
RTWc_limit = 22404 
CCDLc_limit = 21932 
rwq = 0 
CCDLc_limit_alone = 17127 
WTRc_limit_alone = 4580 
RTWc_limit_alone = 17901 

Commands details: 
total_CMD = 555175 
n_nop = 515043 
Read = 29756 
Write = 0 
L2_Alloc = 0 
L2_WB = 4192 
n_act = 3191 
n_pre = 3175 
n_ref = 0 
n_req = 32295 
total_req = 33948 

Dual Bus Interface Util: 
issued_total_row = 6366 
issued_total_col = 33948 
Row_Bus_Util =  0.011467 
CoL_Bus_Util = 0.061148 
Either_Row_CoL_Bus_Util = 0.072287 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.004535 
queue_avg = 2.200985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=515385 n_act=3155 n_pre=3139 n_ref_event=13984 n_req=32062 n_rd=29589 n_rd_L2_A=0 n_write=0 n_wr_bk=4102 bw_util=0.1214
n_activity=166648 dram_eff=0.4043
bk0: 2189a 535066i bk1: 2288a 533456i bk2: 2057a 535637i bk3: 2073a 536134i bk4: 2101a 534352i bk5: 2167a 531876i bk6: 1862a 530976i bk7: 1854a 531133i bk8: 1632a 545019i bk9: 1700a 545000i bk10: 1448a 547833i bk11: 1396a 548487i bk12: 1685a 545010i bk13: 1704a 541497i bk14: 1737a 537148i bk15: 1696a 537875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901784
Row_Buffer_Locality_read = 0.934807
Row_Buffer_Locality_write = 0.506672
Bank_Level_Parallism = 2.301281
Bank_Level_Parallism_Col = 2.324410
Bank_Level_Parallism_Ready = 1.449671
write_to_read_ratio_blp_rw_average = 0.310752
GrpLevelPara = 1.617662 

BW Util details:
bwutil = 0.121371 
total_CMD = 555175 
util_bw = 67382 
Wasted_Col = 44161 
Wasted_Row = 19817 
Idle = 423815 

BW Util Bottlenecks: 
RCDc_limit = 17199 
RCDWRc_limit = 5647 
WTRc_limit = 4566 
RTWc_limit = 20938 
CCDLc_limit = 21375 
rwq = 0 
CCDLc_limit_alone = 16945 
WTRc_limit_alone = 4328 
RTWc_limit_alone = 16746 

Commands details: 
total_CMD = 555175 
n_nop = 515385 
Read = 29589 
Write = 0 
L2_Alloc = 0 
L2_WB = 4102 
n_act = 3155 
n_pre = 3139 
n_ref = 13984 
n_req = 32062 
total_req = 33691 

Dual Bus Interface Util: 
issued_total_row = 6294 
issued_total_col = 33691 
Row_Bus_Util =  0.011337 
CoL_Bus_Util = 0.060685 
Either_Row_CoL_Bus_Util = 0.071671 
Issued_on_Two_Bus_Simul_Util = 0.000351 
issued_two_Eff = 0.004901 
queue_avg = 2.077838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=515670 n_act=3096 n_pre=3080 n_ref_event=0 n_req=31853 n_rd=29371 n_rd_L2_A=0 n_write=0 n_wr_bk=4124 bw_util=0.1207
n_activity=165906 dram_eff=0.4038
bk0: 2289a 533704i bk1: 2249a 534441i bk2: 2069a 534196i bk3: 2013a 537443i bk4: 2015a 535228i bk5: 2173a 531828i bk6: 1937a 531169i bk7: 1845a 531126i bk8: 1644a 545679i bk9: 1700a 544767i bk10: 1412a 547649i bk11: 1336a 547998i bk12: 1672a 543383i bk13: 1728a 543644i bk14: 1745a 537624i bk15: 1544a 539579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902992
Row_Buffer_Locality_read = 0.936162
Row_Buffer_Locality_write = 0.510475
Bank_Level_Parallism = 2.268579
Bank_Level_Parallism_Col = 2.297641
Bank_Level_Parallism_Ready = 1.454686
write_to_read_ratio_blp_rw_average = 0.312153
GrpLevelPara = 1.597810 

BW Util details:
bwutil = 0.120665 
total_CMD = 555175 
util_bw = 66990 
Wasted_Col = 44841 
Wasted_Row = 19978 
Idle = 423366 

BW Util Bottlenecks: 
RCDc_limit = 16954 
RCDWRc_limit = 5698 
WTRc_limit = 5046 
RTWc_limit = 20474 
CCDLc_limit = 21752 
rwq = 0 
CCDLc_limit_alone = 17199 
WTRc_limit_alone = 4776 
RTWc_limit_alone = 16191 

Commands details: 
total_CMD = 555175 
n_nop = 515670 
Read = 29371 
Write = 0 
L2_Alloc = 0 
L2_WB = 4124 
n_act = 3096 
n_pre = 3080 
n_ref = 0 
n_req = 31853 
total_req = 33495 

Dual Bus Interface Util: 
issued_total_row = 6176 
issued_total_col = 33495 
Row_Bus_Util =  0.011124 
CoL_Bus_Util = 0.060332 
Either_Row_CoL_Bus_Util = 0.071158 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.004202 
queue_avg = 2.011078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=555175 n_nop=514963 n_act=3208 n_pre=3192 n_ref_event=94732070361104 n_req=32324 n_rd=29805 n_rd_L2_A=0 n_write=0 n_wr_bk=4185 bw_util=0.1224
n_activity=169759 dram_eff=0.4005
bk0: 2321a 533391i bk1: 2310a 534701i bk2: 2133a 535218i bk3: 1981a 536099i bk4: 2074a 534490i bk5: 2108a 533115i bk6: 1933a 530561i bk7: 1837a 529929i bk8: 1720a 544632i bk9: 1812a 544495i bk10: 1400a 547538i bk11: 1368a 548139i bk12: 1624a 543125i bk13: 1736a 541584i bk14: 1776a 538463i bk15: 1672a 537697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901002
Row_Buffer_Locality_read = 0.935078
Row_Buffer_Locality_write = 0.497817
Bank_Level_Parallism = 2.280989
Bank_Level_Parallism_Col = 2.307132
Bank_Level_Parallism_Ready = 1.449532
write_to_read_ratio_blp_rw_average = 0.313045
GrpLevelPara = 1.616813 

BW Util details:
bwutil = 0.122448 
total_CMD = 555175 
util_bw = 67980 
Wasted_Col = 45960 
Wasted_Row = 20135 
Idle = 421100 

BW Util Bottlenecks: 
RCDc_limit = 17736 
RCDWRc_limit = 6045 
WTRc_limit = 5249 
RTWc_limit = 21726 
CCDLc_limit = 21777 
rwq = 0 
CCDLc_limit_alone = 17329 
WTRc_limit_alone = 4952 
RTWc_limit_alone = 17575 

Commands details: 
total_CMD = 555175 
n_nop = 514963 
Read = 29805 
Write = 0 
L2_Alloc = 0 
L2_WB = 4185 
n_act = 3208 
n_pre = 3192 
n_ref = 94732070361104 
n_req = 32324 
total_req = 33990 

Dual Bus Interface Util: 
issued_total_row = 6400 
issued_total_col = 33990 
Row_Bus_Util =  0.011528 
CoL_Bus_Util = 0.061224 
Either_Row_CoL_Bus_Util = 0.072431 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.004427 
queue_avg = 2.061197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 195715, Miss = 28782, Miss_rate = 0.147, Pending_hits = 46, Reservation_fails = 354
L2_cache_bank[1]: Access = 192601, Miss = 24083, Miss_rate = 0.125, Pending_hits = 12, Reservation_fails = 7
L2_cache_bank[2]: Access = 187957, Miss = 23122, Miss_rate = 0.123, Pending_hits = 21, Reservation_fails = 117
L2_cache_bank[3]: Access = 192691, Miss = 23175, Miss_rate = 0.120, Pending_hits = 13, Reservation_fails = 10
L2_cache_bank[4]: Access = 188961, Miss = 23710, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 219
L2_cache_bank[5]: Access = 188885, Miss = 23532, Miss_rate = 0.125, Pending_hits = 29, Reservation_fails = 11
L2_cache_bank[6]: Access = 187756, Miss = 22847, Miss_rate = 0.122, Pending_hits = 8, Reservation_fails = 11
L2_cache_bank[7]: Access = 188119, Miss = 23247, Miss_rate = 0.124, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[8]: Access = 191821, Miss = 22631, Miss_rate = 0.118, Pending_hits = 12, Reservation_fails = 10
L2_cache_bank[9]: Access = 187307, Miss = 22545, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 7
L2_cache_bank[10]: Access = 191064, Miss = 23256, Miss_rate = 0.122, Pending_hits = 11, Reservation_fails = 6
L2_cache_bank[11]: Access = 188699, Miss = 22992, Miss_rate = 0.122, Pending_hits = 10, Reservation_fails = 4
L2_total_cache_accesses = 2281576
L2_total_cache_misses = 283922
L2_total_cache_miss_rate = 0.1244
L2_total_cache_pending_hits = 236
L2_total_cache_reservation_fails = 762
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1817530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 136820
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 179590
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 92942
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1995696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 110
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.398
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2281576
icnt_total_pkts_simt_to_mem=784519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.9676
	minimum = 5
	maximum = 411
Network latency average = 49.9456
	minimum = 5
	maximum = 379
Slowest packet = 3050069
Flit latency average = 49.9456
	minimum = 5
	maximum = 379
Slowest flit = 3050689
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.203312
	minimum = 0.157635 (at node 0)
	maximum = 0.792814 (at node 15)
Accepted packet rate average = 0.203312
	minimum = 0.160533 (at node 16)
	maximum = 0.754564 (at node 15)
Injected flit rate average = 0.203312
	minimum = 0.157635 (at node 0)
	maximum = 0.792814 (at node 15)
Accepted flit rate average= 0.203312
	minimum = 0.160533 (at node 16)
	maximum = 0.754564 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9477 (14 samples)
	minimum = 5 (14 samples)
	maximum = 190.571 (14 samples)
Network latency average = 26.4308 (14 samples)
	minimum = 5 (14 samples)
	maximum = 185.571 (14 samples)
Flit latency average = 26.4306 (14 samples)
	minimum = 5 (14 samples)
	maximum = 185.571 (14 samples)
Fragmentation average = 5.20611e-06 (14 samples)
	minimum = 0 (14 samples)
	maximum = 4.85714 (14 samples)
Injected packet rate average = 0.133457 (14 samples)
	minimum = 0.0736049 (14 samples)
	maximum = 0.363272 (14 samples)
Accepted packet rate average = 0.133457 (14 samples)
	minimum = 0.0867038 (14 samples)
	maximum = 0.323425 (14 samples)
Injected flit rate average = 0.133459 (14 samples)
	minimum = 0.0736066 (14 samples)
	maximum = 0.363272 (14 samples)
Accepted flit rate average = 0.133459 (14 samples)
	minimum = 0.0867106 (14 samples)
	maximum = 0.323425 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 179818 (inst/sec)
gpgpu_simulation_rate = 3419 (cycle/sec)
gpgpu_silicon_slowdown = 204738x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 100043
gpu_sim_insn = 2766132
gpu_ipc =      27.6494
gpu_tot_sim_cycle = 520639
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.7947
gpu_tot_issued_cta = 1920
gpu_occupancy = 55.1497% 
gpu_tot_occupancy = 51.9128% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       1.6290
partiton_level_parallism_total  =       1.8196
partiton_level_parallism_util =       2.0228
partiton_level_parallism_util_total  =       2.3062
L2_BW  =     141.6840 GB/Sec
L2_BW_total  =     125.3878 GB/Sec
gpu_total_sim_rate=163709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 74311, Miss = 59883, Miss_rate = 0.806, Pending_hits = 6242, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 80125, Miss = 64757, Miss_rate = 0.808, Pending_hits = 6798, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 74946, Miss = 60146, Miss_rate = 0.803, Pending_hits = 6343, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 82498, Miss = 66539, Miss_rate = 0.807, Pending_hits = 6938, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 79098, Miss = 64035, Miss_rate = 0.810, Pending_hits = 6725, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 72398, Miss = 58563, Miss_rate = 0.809, Pending_hits = 6118, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 78774, Miss = 64119, Miss_rate = 0.814, Pending_hits = 6801, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 80478, Miss = 65092, Miss_rate = 0.809, Pending_hits = 6785, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 76279, Miss = 61397, Miss_rate = 0.805, Pending_hits = 6498, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 79883, Miss = 64486, Miss_rate = 0.807, Pending_hits = 6717, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 78828, Miss = 63676, Miss_rate = 0.808, Pending_hits = 6578, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 76073, Miss = 61475, Miss_rate = 0.808, Pending_hits = 6552, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 75200, Miss = 61012, Miss_rate = 0.811, Pending_hits = 6515, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 81749, Miss = 65875, Miss_rate = 0.806, Pending_hits = 6814, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 76589, Miss = 61019, Miss_rate = 0.797, Pending_hits = 6344, Reservation_fails = 225510
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 942074
	L1D_total_cache_miss_rate = 0.8071
	L1D_total_cache_pending_hits = 98768
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4111, 3968, 3999, 4373, 4014, 4152, 4139, 3526, 4032, 3904, 3720, 3935, 3893, 3551, 4083, 3891, 3626, 3624, 4670, 4240, 4721, 4222, 4475, 3991, 4019, 3449, 4342, 3615, 4131, 4243, 3792, 4227, 376, 376, 376, 387, 365, 376, 365, 376, 354, 387, 376, 365, 376, 376, 376, 365, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3513332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655532
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4882155	W0_Idle:321948	W0_Scoreboard:7435530	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244256 {8:655532,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104885120 {40:2622128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 384 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 103 
mrq_lat_table:72346 	30500 	23891 	20089 	61209 	24809 	16469 	10435 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	785661 	1495246 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	354159 	112311 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149667 	137724 	121505 	180526 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	260 	767 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       128       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       120       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       124       120       144       140       128       136        80        76 
dram[5]:       128       128       128       113       104        97        56        76       128       124       140       148       112       128       107       100 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.088816 10.101493 11.177778 10.071428  9.567073  9.856725  8.079787  7.449541 17.218044 14.080925 32.032257 25.725000 15.843537 14.815951  9.327338 10.164179 
dram[1]: 11.342756 10.427153 11.711538 10.916667  8.836565  9.287790  8.304469  7.716020 15.606452 15.406897 31.046154 32.046875 12.422681 15.374193  9.188889  9.287234 
dram[2]: 10.074074  9.944272 11.496268 10.934483  9.905956  9.498533  8.161039  7.534279 13.874251 14.935484 25.048193 33.704918 14.500000 14.911950  9.549815  9.716911 
dram[3]: 10.350482 10.933775 11.250909 11.945946 10.121406  9.868902  7.956522  7.644279 14.509554 14.271085 23.643679 36.145454 14.478528 13.449438  9.204152  9.851711 
dram[4]: 10.610224  9.655787 11.671641 13.723982 10.960714  9.036620  8.252578  7.770408 17.270678 14.533742 28.563381 30.317461 13.494253 13.632769 10.162790  9.195402 
dram[5]: 10.211009 10.778502 11.296429 11.718750 10.214984  9.494082  7.296296  7.828644 14.509316 15.120481 27.120001 38.057693 14.703226 13.237838  9.000000 10.677686 
average row locality = 264325/23718 = 11.144489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       260       272       253       272       343       353       629       679       137       142        47        52        89        93       269       268 
dram[1]:       248       260       272       265       332       340       619       675       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       359       670       651       153       132        53        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       641       121       137        47        37        80        98       282       243 
dram[4]:       263       253       292       255       334       381       671       619       108       137        46        32        84        92       274       246 
dram[5]:       284       253       256       248       352       373       643       651       130       150        44        27        80       102       248       276 
total dram writes = 24735
bank skew: 679/27 = 25.15
chip skew: 4163/4087 = 1.02
average mf latency per bank:
dram[0]:      25519     30348     26076     28771     17904     21564     10150     11583     77465     70031    503713    604975    271394    331607     22112     27318
dram[1]:      24765     29718     21697     28383     17821     21657      9861     11592     63536     67498    493971   1039319    215739    338816     18845     26626
dram[2]:      25430     21497     23431     21191     18567     15898      9466      9304     52924     58057    428290    818244    272812    191605     20785     20713
dram[3]:      22794     22198     23353     23284     18447     16772      9811      9694     66316     57635    509209    669432    311588    226345     19796     23859
dram[4]:      30139     23318     26388     23199     21824     15151     11224      9292     91323     54759    669557    723802    361113    227799     26303     20675
dram[5]:      28946     26062     31888     26088     21263     17562     12235      9862     76028     57162    729901    937968    396922    226298     29392     21546
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=632666 n_act=4025 n_pre=4009 n_ref_event=94732067769936 n_req=44642 n_rd=41405 n_rd_L2_A=0 n_write=0 n_wr_bk=5349 bw_util=0.1361
n_activity=223151 dram_eff=0.419
bk0: 3136a 661648i bk1: 3137a 659041i bk2: 2799a 660152i bk3: 2998a 658545i bk4: 2846a 657499i bk5: 3070a 655734i bk6: 2622a 655515i bk7: 2782a 651190i bk8: 2208a 672403i bk9: 2348a 671217i bk10: 1960a 675977i bk11: 2028a 675359i bk12: 2261a 673081i bk13: 2348a 671963i bk14: 2373a 662883i bk15: 2489a 663784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910017
Row_Buffer_Locality_read = 0.940539
Row_Buffer_Locality_write = 0.519617
Bank_Level_Parallism = 2.360942
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.481013
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136065 
total_CMD = 687231 
util_bw = 93508 
Wasted_Col = 59551 
Wasted_Row = 24835 
Idle = 509337 

BW Util Bottlenecks: 
RCDc_limit = 22090 
RCDWRc_limit = 7076 
WTRc_limit = 6853 
RTWc_limit = 28728 
CCDLc_limit = 29649 
rwq = 0 
CCDLc_limit_alone = 23642 
WTRc_limit_alone = 6478 
RTWc_limit_alone = 23096 

Commands details: 
total_CMD = 687231 
n_nop = 632666 
Read = 41405 
Write = 0 
L2_Alloc = 0 
L2_WB = 5349 
n_act = 4025 
n_pre = 4009 
n_ref = 94732067769936 
n_req = 44642 
total_req = 46754 

Dual Bus Interface Util: 
issued_total_row = 8034 
issued_total_col = 46754 
Row_Bus_Util =  0.011690 
CoL_Bus_Util = 0.068032 
Either_Row_CoL_Bus_Util = 0.079398 
Issued_on_Two_Bus_Simul_Util = 0.000324 
issued_two_Eff = 0.004087 
queue_avg = 2.457280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=633765 n_act=3944 n_pre=3928 n_ref_event=4560869750798743682 n_req=43700 n_rd=40548 n_rd_L2_A=0 n_write=0 n_wr_bk=5273 bw_util=0.1333
n_activity=217853 dram_eff=0.4207
bk0: 2980a 661952i bk1: 2918a 660384i bk2: 2833a 661828i bk3: 2909a 659860i bk4: 2909a 656425i bk5: 2903a 657536i bk6: 2562a 656387i bk7: 2728a 654596i bk8: 2340a 671627i bk9: 2148a 671889i bk10: 1992a 676108i bk11: 2032a 675868i bk12: 2328a 669301i bk13: 2316a 670920i bk14: 2265a 665110i bk15: 2385a 662295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909886
Row_Buffer_Locality_read = 0.940120
Row_Buffer_Locality_write = 0.520939
Bank_Level_Parallism = 2.373624
Bank_Level_Parallism_Col = 2.401823
Bank_Level_Parallism_Ready = 1.479055
write_to_read_ratio_blp_rw_average = 0.301510
GrpLevelPara = 1.633366 

BW Util details:
bwutil = 0.133350 
total_CMD = 687231 
util_bw = 91642 
Wasted_Col = 58069 
Wasted_Row = 24296 
Idle = 513224 

BW Util Bottlenecks: 
RCDc_limit = 21712 
RCDWRc_limit = 6773 
WTRc_limit = 6341 
RTWc_limit = 27596 
CCDLc_limit = 29356 
rwq = 0 
CCDLc_limit_alone = 23334 
WTRc_limit_alone = 5920 
RTWc_limit_alone = 21995 

Commands details: 
total_CMD = 687231 
n_nop = 633765 
Read = 40548 
Write = 0 
L2_Alloc = 0 
L2_WB = 5273 
n_act = 3944 
n_pre = 3928 
n_ref = 4560869750798743682 
n_req = 43700 
total_req = 45821 

Dual Bus Interface Util: 
issued_total_row = 7872 
issued_total_col = 45821 
Row_Bus_Util =  0.011455 
CoL_Bus_Util = 0.066675 
Either_Row_CoL_Bus_Util = 0.077799 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.004246 
queue_avg = 2.371516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=633210 n_act=4005 n_pre=3989 n_ref_event=0 n_req=44145 n_rd=40888 n_rd_L2_A=0 n_write=0 n_wr_bk=5376 bw_util=0.1346
n_activity=218105 dram_eff=0.4242
bk0: 3030a 660767i bk1: 2966a 660124i bk2: 2858a 659633i bk3: 2933a 659826i bk4: 2865a 657195i bk5: 2940a 655767i bk6: 2691a 653747i bk7: 2729a 651545i bk8: 2224a 671097i bk9: 2232a 671612i bk10: 2048a 674916i bk11: 2040a 675793i bk12: 2257a 671000i bk13: 2285a 670343i bk14: 2366a 664037i bk15: 2424a 663347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909367
Row_Buffer_Locality_read = 0.940887
Row_Buffer_Locality_write = 0.513663
Bank_Level_Parallism = 2.436562
Bank_Level_Parallism_Col = 2.462285
Bank_Level_Parallism_Ready = 1.490847
write_to_read_ratio_blp_rw_average = 0.313993
GrpLevelPara = 1.660159 

BW Util details:
bwutil = 0.134639 
total_CMD = 687231 
util_bw = 92528 
Wasted_Col = 57843 
Wasted_Row = 24025 
Idle = 512835 

BW Util Bottlenecks: 
RCDc_limit = 21229 
RCDWRc_limit = 6990 
WTRc_limit = 6170 
RTWc_limit = 29544 
CCDLc_limit = 29271 
rwq = 0 
CCDLc_limit_alone = 23062 
WTRc_limit_alone = 5807 
RTWc_limit_alone = 23698 

Commands details: 
total_CMD = 687231 
n_nop = 633210 
Read = 40888 
Write = 0 
L2_Alloc = 0 
L2_WB = 5376 
n_act = 4005 
n_pre = 3989 
n_ref = 0 
n_req = 44145 
total_req = 46264 

Dual Bus Interface Util: 
issued_total_row = 7994 
issued_total_col = 46264 
Row_Bus_Util =  0.011632 
CoL_Bus_Util = 0.067319 
Either_Row_CoL_Bus_Util = 0.078607 
Issued_on_Two_Bus_Simul_Util = 0.000345 
issued_two_Eff = 0.004387 
queue_avg = 2.547966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54797
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=633498 n_act=3945 n_pre=3929 n_ref_event=13984 n_req=43995 n_rd=40833 n_rd_L2_A=0 n_write=0 n_wr_bk=5274 bw_util=0.1342
n_activity=217085 dram_eff=0.4248
bk0: 2985a 661677i bk1: 3052a 659828i bk2: 2869a 661107i bk3: 2873a 662116i bk4: 2905a 658762i bk5: 2943a 655548i bk6: 2662a 654390i bk7: 2650a 653917i bk8: 2204a 671852i bk9: 2288a 671534i bk10: 2028a 675714i bk11: 1968a 676996i bk12: 2293a 673320i bk13: 2312a 669042i bk14: 2421a 663981i bk15: 2380a 663442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910467
Row_Buffer_Locality_read = 0.940808
Row_Buffer_Locality_write = 0.518659
Bank_Level_Parallism = 2.381330
Bank_Level_Parallism_Col = 2.404487
Bank_Level_Parallism_Ready = 1.472389
write_to_read_ratio_blp_rw_average = 0.303749
GrpLevelPara = 1.655622 

BW Util details:
bwutil = 0.134182 
total_CMD = 687231 
util_bw = 92214 
Wasted_Col = 56634 
Wasted_Row = 24222 
Idle = 514161 

BW Util Bottlenecks: 
RCDc_limit = 21144 
RCDWRc_limit = 6778 
WTRc_limit = 5901 
RTWc_limit = 26951 
CCDLc_limit = 28428 
rwq = 0 
CCDLc_limit_alone = 22848 
WTRc_limit_alone = 5599 
RTWc_limit_alone = 21673 

Commands details: 
total_CMD = 687231 
n_nop = 633498 
Read = 40833 
Write = 0 
L2_Alloc = 0 
L2_WB = 5274 
n_act = 3945 
n_pre = 3929 
n_ref = 13984 
n_req = 43995 
total_req = 46107 

Dual Bus Interface Util: 
issued_total_row = 7874 
issued_total_col = 46107 
Row_Bus_Util =  0.011458 
CoL_Bus_Util = 0.067091 
Either_Row_CoL_Bus_Util = 0.078188 
Issued_on_Two_Bus_Simul_Util = 0.000361 
issued_two_Eff = 0.004615 
queue_avg = 2.480005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=633989 n_act=3860 n_pre=3844 n_ref_event=0 n_req=43648 n_rd=40483 n_rd_L2_A=0 n_write=0 n_wr_bk=5268 bw_util=0.1331
n_activity=216374 dram_eff=0.4229
bk0: 3081a 658893i bk1: 3017a 659830i bk2: 2873a 659207i bk3: 2821a 663571i bk4: 2807a 659650i bk5: 2909a 656254i bk6: 2745a 655352i bk7: 2633a 654487i bk8: 2220a 671931i bk9: 2284a 671067i bk10: 2004a 675704i bk11: 1892a 676667i bk12: 2280a 670518i bk13: 2336a 671472i bk14: 2385a 664047i bk15: 2196a 665434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911703
Row_Buffer_Locality_read = 0.941852
Row_Buffer_Locality_write = 0.526066
Bank_Level_Parallism = 2.373301
Bank_Level_Parallism_Col = 2.412638
Bank_Level_Parallism_Ready = 1.490377
write_to_read_ratio_blp_rw_average = 0.303144
GrpLevelPara = 1.638157 

BW Util details:
bwutil = 0.133146 
total_CMD = 687231 
util_bw = 91502 
Wasted_Col = 57013 
Wasted_Row = 24713 
Idle = 514003 

BW Util Bottlenecks: 
RCDc_limit = 20832 
RCDWRc_limit = 6872 
WTRc_limit = 6180 
RTWc_limit = 26502 
CCDLc_limit = 28913 
rwq = 0 
CCDLc_limit_alone = 23178 
WTRc_limit_alone = 5856 
RTWc_limit_alone = 21091 

Commands details: 
total_CMD = 687231 
n_nop = 633989 
Read = 40483 
Write = 0 
L2_Alloc = 0 
L2_WB = 5268 
n_act = 3860 
n_pre = 3844 
n_ref = 0 
n_req = 43648 
total_req = 45751 

Dual Bus Interface Util: 
issued_total_row = 7704 
issued_total_col = 45751 
Row_Bus_Util =  0.011210 
CoL_Bus_Util = 0.066573 
Either_Row_CoL_Bus_Util = 0.077473 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.004001 
queue_avg = 2.452916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687231 n_nop=633203 n_act=3977 n_pre=3961 n_ref_event=94732070361104 n_req=44195 n_rd=40977 n_rd_L2_A=0 n_write=0 n_wr_bk=5340 bw_util=0.1348
n_activity=220918 dram_eff=0.4193
bk0: 3085a 659208i bk1: 3086a 660587i bk2: 2933a 661813i bk3: 2789a 661868i bk4: 2838a 659067i bk5: 2908a 657018i bk6: 2709a 653922i bk7: 2621a 653822i bk8: 2256a 671704i bk9: 2416a 671116i bk10: 2008a 675978i bk11: 1964a 676737i bk12: 2212a 670668i bk13: 2356a 669414i bk14: 2440a 663999i bk15: 2356a 663098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910193
Row_Buffer_Locality_read = 0.941040
Row_Buffer_Locality_write = 0.517402
Bank_Level_Parallism = 2.358547
Bank_Level_Parallism_Col = 2.391110
Bank_Level_Parallism_Ready = 1.462421
write_to_read_ratio_blp_rw_average = 0.305781
GrpLevelPara = 1.640806 

BW Util details:
bwutil = 0.134793 
total_CMD = 687231 
util_bw = 92634 
Wasted_Col = 58609 
Wasted_Row = 24935 
Idle = 511053 

BW Util Bottlenecks: 
RCDc_limit = 21827 
RCDWRc_limit = 7172 
WTRc_limit = 6444 
RTWc_limit = 28182 
CCDLc_limit = 29168 
rwq = 0 
CCDLc_limit_alone = 23460 
WTRc_limit_alone = 6076 
RTWc_limit_alone = 22842 

Commands details: 
total_CMD = 687231 
n_nop = 633203 
Read = 40977 
Write = 0 
L2_Alloc = 0 
L2_WB = 5340 
n_act = 3977 
n_pre = 3961 
n_ref = 94732070361104 
n_req = 44195 
total_req = 46317 

Dual Bus Interface Util: 
issued_total_row = 7938 
issued_total_col = 46317 
Row_Bus_Util =  0.011551 
CoL_Bus_Util = 0.067397 
Either_Row_CoL_Bus_Util = 0.078617 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.004202 
queue_avg = 2.468509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248037, Miss = 34638, Miss_rate = 0.140, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 245962, Miss = 29884, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 240145, Miss = 28941, Miss_rate = 0.121, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 246563, Miss = 28989, Miss_rate = 0.118, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 240684, Miss = 29597, Miss_rate = 0.123, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 240456, Miss = 29325, Miss_rate = 0.122, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 241272, Miss = 28719, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 240662, Miss = 29073, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 245057, Miss = 28499, Miss_rate = 0.116, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 238966, Miss = 28257, Miss_rate = 0.118, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 245084, Miss = 29034, Miss_rate = 0.118, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 241478, Miss = 28891, Miss_rate = 0.120, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2914366
L2_total_cache_misses = 353847
L2_total_cache_miss_rate = 0.1214
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187511
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 183034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 94319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2622128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.412
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2914366
icnt_total_pkts_simt_to_mem=947485
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.6542
	minimum = 5
	maximum = 641
Network latency average = 78.7547
	minimum = 5
	maximum = 641
Slowest packet = 3730026
Flit latency average = 78.7547
	minimum = 5
	maximum = 641
Slowest flit = 3730153
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.294598
	minimum = 0.101326 (at node 0)
	maximum = 0.539968 (at node 25)
Accepted packet rate average = 0.294598
	minimum = 0.132953 (at node 24)
	maximum = 0.452226 (at node 10)
Injected flit rate average = 0.294598
	minimum = 0.101326 (at node 0)
	maximum = 0.539968 (at node 25)
Accepted flit rate average= 0.294598
	minimum = 0.132953 (at node 24)
	maximum = 0.452226 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8614 (15 samples)
	minimum = 5 (15 samples)
	maximum = 220.6 (15 samples)
Network latency average = 29.9191 (15 samples)
	minimum = 5 (15 samples)
	maximum = 215.933 (15 samples)
Flit latency average = 29.9188 (15 samples)
	minimum = 5 (15 samples)
	maximum = 215.933 (15 samples)
Fragmentation average = 4.85903e-06 (15 samples)
	minimum = 0 (15 samples)
	maximum = 4.53333 (15 samples)
Injected packet rate average = 0.1442 (15 samples)
	minimum = 0.075453 (15 samples)
	maximum = 0.375051 (15 samples)
Accepted packet rate average = 0.1442 (15 samples)
	minimum = 0.0897871 (15 samples)
	maximum = 0.332012 (15 samples)
Injected flit rate average = 0.144202 (15 samples)
	minimum = 0.0754546 (15 samples)
	maximum = 0.375051 (15 samples)
Accepted flit rate average = 0.144202 (15 samples)
	minimum = 0.0897934 (15 samples)
	maximum = 0.332012 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 163709 (inst/sec)
gpgpu_simulation_rate = 3425 (cycle/sec)
gpgpu_silicon_slowdown = 204379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2546
gpu_sim_insn = 1122762
gpu_ipc =     440.9906
gpu_tot_sim_cycle = 523185
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.7081
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.3469% 
gpu_tot_occupancy = 51.9988% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       1.3150
partiton_level_parallism_total  =       1.8172
partiton_level_parallism_util =       2.1969
partiton_level_parallism_util_total  =       2.3058
L2_BW  =      42.9700 GB/Sec
L2_BW_total  =     124.9868 GB/Sec
gpu_total_sim_rate=168873

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 74651, Miss = 60089, Miss_rate = 0.805, Pending_hits = 6350, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 80461, Miss = 64968, Miss_rate = 0.807, Pending_hits = 6894, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 75258, Miss = 60334, Miss_rate = 0.802, Pending_hits = 6439, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 82830, Miss = 66734, Miss_rate = 0.806, Pending_hits = 7046, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 79398, Miss = 64212, Miss_rate = 0.809, Pending_hits = 6821, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 72774, Miss = 58801, Miss_rate = 0.808, Pending_hits = 6226, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 79122, Miss = 64327, Miss_rate = 0.813, Pending_hits = 6909, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 80834, Miss = 65306, Miss_rate = 0.808, Pending_hits = 6893, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 76623, Miss = 61605, Miss_rate = 0.804, Pending_hits = 6606, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 80175, Miss = 64655, Miss_rate = 0.806, Pending_hits = 6813, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 79120, Miss = 63844, Miss_rate = 0.807, Pending_hits = 6674, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 76377, Miss = 61661, Miss_rate = 0.807, Pending_hits = 6648, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 75496, Miss = 61186, Miss_rate = 0.810, Pending_hits = 6611, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 82101, Miss = 66085, Miss_rate = 0.805, Pending_hits = 6922, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 76893, Miss = 61190, Miss_rate = 0.796, Pending_hits = 6452, Reservation_fails = 225510
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 944997
	L1D_total_cache_miss_rate = 0.8062
	L1D_total_cache_pending_hits = 100304
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139818
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4187, 4033, 4053, 4438, 4090, 4217, 4193, 3591, 4086, 3969, 3774, 3989, 3969, 3616, 4148, 3956, 3691, 3678, 4746, 4294, 4808, 4276, 4540, 4045, 4095, 3503, 4407, 3680, 4196, 4308, 3846, 4292, 452, 441, 441, 463, 430, 430, 430, 441, 419, 474, 452, 441, 441, 441, 441, 430, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3513332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656044
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4886926	W0_Idle:327729	W0_Scoreboard:7453299	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5248352 {8:656044,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104967040 {40:2624176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 384 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 102 
mrq_lat_table:73027 	30927 	24265 	20397 	61358 	24823 	16469 	10435 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790055 	1495736 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	357292 	112526 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153434 	138602 	121744 	180526 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	265 	767 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       128       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       120       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       124       120       144       140       128       136        80        76 
dram[5]:       128       128       128       113       104        97        56        76       128       124       140       148       112       128       107       100 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.092105 10.104478 11.177778 10.071428  9.541034  9.830904  8.082447  7.449541 18.157894 14.751445 32.301586 25.901234 15.843537 14.815951  9.338129 10.167911 
dram[1]: 11.342756 10.427153 11.711538 10.920139  8.836565  9.287790  8.304469  7.716020 16.329033 16.178082 31.242424 32.107693 12.422681 15.374193  9.158671  9.287234 
dram[2]: 10.077161  9.944272 11.496268 10.934483  9.905956  9.473684  8.161039  7.536643 14.616767 15.735484 25.602409 33.741936 14.416149 14.911950  9.518382  9.684981 
dram[3]: 10.350482 10.933775 11.250909 11.903846 10.121406  9.841946  7.956522  7.644279 15.151898 14.969879 23.875000 36.214287 14.478528 13.379889  9.175862  9.855514 
dram[4]: 10.610224  9.630177 11.631970 13.723982 10.925267  9.014045  8.252578  7.770408 18.203007 15.220859 28.736111 30.825397 13.494253 13.632769 10.131274  9.195402 
dram[5]: 10.217125 10.746754 11.259787 11.718750 10.185065  9.494082  7.296296  7.828644 15.242236 15.897591 27.184210 38.018867 14.703226 13.237838  9.000000 10.677686 
average row locality = 266278/23749 = 11.212177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       260       272       253       272       343       353       629       679       137       142        47        52        89        93       269       268 
dram[1]:       248       260       272       265       332       340       619       675       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       360       670       651       153       132        55        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       641       121       137        47        37        80        98       282       243 
dram[4]:       263       253       292       255       334       381       671       619       108       137        47        32        84        92       274       246 
dram[5]:       285       253       256       248       352       373       643       651       130       151        44        27        80       102       248       276 
total dram writes = 24741
bank skew: 679/27 = 25.15
chip skew: 4166/4088 = 1.02
average mf latency per bank:
dram[0]:      25519     30348     26076     28771     17911     21570     10163     11596     78720     70317    504131    605321    271460    331660     22112     27318
dram[1]:      24765     29718     21697     28383     17830     21665      9875     11604     63839     67766    494377   1039888    215793    338882     18845     26626
dram[2]:      25430     21497     23431     21191     18577     15863      9479      9313     53191     58357    413059    818891    272881    191647     20785     20713
dram[3]:      22794     22198     23353     23284     18451     16780      9823      9705     66634     57912    509642    669930    311644    226401     19796     23859
dram[4]:      30139     23318     26388     23199     21829     15159     11237      9305     91699     55040    655665    724383    361165    227852     26303     20675
dram[5]:      28845     26062     31888     26088     21269     17569     12247      9873     76327     57050    730306    938534    396987    226355     29392     21546
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=635679 n_act=4029 n_pre=4013 n_ref_event=94732067769936 n_req=44981 n_rd=41733 n_rd_L2_A=0 n_write=0 n_wr_bk=5360 bw_util=0.1364
n_activity=224312 dram_eff=0.4199
bk0: 3136a 664984i bk1: 3137a 662402i bk2: 2799a 663513i bk3: 2998a 661908i bk4: 2846a 660765i bk5: 3070a 659074i bk6: 2622a 658818i bk7: 2782a 654550i bk8: 2332a 675502i bk9: 2464a 674317i bk10: 2008a 679226i bk11: 2068a 678607i bk12: 2261a 676438i bk13: 2348a 675320i bk14: 2373a 666151i bk15: 2489a 667095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910607
Row_Buffer_Locality_read = 0.940982
Row_Buffer_Locality_write = 0.520320
Bank_Level_Parallism = 2.357368
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.477710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136385 
total_CMD = 690591 
util_bw = 94186 
Wasted_Col = 59753 
Wasted_Row = 24860 
Idle = 511792 

BW Util Bottlenecks: 
RCDc_limit = 22094 
RCDWRc_limit = 7091 
WTRc_limit = 6860 
RTWc_limit = 28833 
CCDLc_limit = 29798 
rwq = 0 
CCDLc_limit_alone = 23768 
WTRc_limit_alone = 6485 
RTWc_limit_alone = 23178 

Commands details: 
total_CMD = 690591 
n_nop = 635679 
Read = 41733 
Write = 0 
L2_Alloc = 0 
L2_WB = 5360 
n_act = 4029 
n_pre = 4013 
n_ref = 94732067769936 
n_req = 44981 
total_req = 47093 

Dual Bus Interface Util: 
issued_total_row = 8042 
issued_total_col = 47093 
Row_Bus_Util =  0.011645 
CoL_Bus_Util = 0.068192 
Either_Row_CoL_Bus_Util = 0.079515 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004061 
queue_avg = 2.447912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44791
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=636795 n_act=3948 n_pre=3932 n_ref_event=4560869750798743682 n_req=44022 n_rd=40868 n_rd_L2_A=0 n_write=0 n_wr_bk=5275 bw_util=0.1336
n_activity=219010 dram_eff=0.4214
bk0: 2980a 665311i bk1: 2918a 663743i bk2: 2833a 665187i bk3: 2909a 663219i bk4: 2909a 659784i bk5: 2903a 660897i bk6: 2562a 659748i bk7: 2728a 657958i bk8: 2452a 674745i bk9: 2276a 674965i bk10: 2036a 679368i bk11: 2068a 679138i bk12: 2328a 672659i bk13: 2316a 674280i bk14: 2265a 668450i bk15: 2385a 665654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910454
Row_Buffer_Locality_read = 0.940516
Row_Buffer_Locality_write = 0.520926
Bank_Level_Parallism = 2.368929
Bank_Level_Parallism_Col = 2.396120
Bank_Level_Parallism_Ready = 1.475766
write_to_read_ratio_blp_rw_average = 0.299966
GrpLevelPara = 1.631741 

BW Util details:
bwutil = 0.133633 
total_CMD = 690591 
util_bw = 92286 
Wasted_Col = 58232 
Wasted_Row = 24317 
Idle = 515756 

BW Util Bottlenecks: 
RCDc_limit = 21734 
RCDWRc_limit = 6780 
WTRc_limit = 6341 
RTWc_limit = 27596 
CCDLc_limit = 29496 
rwq = 0 
CCDLc_limit_alone = 23474 
WTRc_limit_alone = 5920 
RTWc_limit_alone = 21995 

Commands details: 
total_CMD = 690591 
n_nop = 636795 
Read = 40868 
Write = 0 
L2_Alloc = 0 
L2_WB = 5275 
n_act = 3948 
n_pre = 3932 
n_ref = 4560869750798743682 
n_req = 44022 
total_req = 46143 

Dual Bus Interface Util: 
issued_total_row = 7880 
issued_total_col = 46143 
Row_Bus_Util =  0.011411 
CoL_Bus_Util = 0.066817 
Either_Row_CoL_Bus_Util = 0.077898 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.004220 
queue_avg = 2.362453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=636224 n_act=4010 n_pre=3994 n_ref_event=0 n_req=44481 n_rd=41216 n_rd_L2_A=0 n_write=0 n_wr_bk=5385 bw_util=0.135
n_activity=219252 dram_eff=0.4251
bk0: 3030a 664123i bk1: 2966a 663480i bk2: 2858a 662991i bk3: 2933a 663185i bk4: 2865a 660555i bk5: 2940a 659064i bk6: 2691a 657106i bk7: 2729a 654905i bk8: 2348a 674168i bk9: 2356a 674676i bk10: 2092a 678191i bk11: 2076a 679056i bk12: 2257a 674341i bk13: 2285a 673703i bk14: 2366a 667377i bk15: 2424a 666685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909939
Row_Buffer_Locality_read = 0.941333
Row_Buffer_Locality_write = 0.513629
Bank_Level_Parallism = 2.431913
Bank_Level_Parallism_Col = 2.456813
Bank_Level_Parallism_Ready = 1.487440
write_to_read_ratio_blp_rw_average = 0.312654
GrpLevelPara = 1.658980 

BW Util details:
bwutil = 0.134960 
total_CMD = 690591 
util_bw = 93202 
Wasted_Col = 57997 
Wasted_Row = 24061 
Idle = 515331 

BW Util Bottlenecks: 
RCDc_limit = 21236 
RCDWRc_limit = 7012 
WTRc_limit = 6170 
RTWc_limit = 29561 
CCDLc_limit = 29388 
rwq = 0 
CCDLc_limit_alone = 23179 
WTRc_limit_alone = 5807 
RTWc_limit_alone = 23715 

Commands details: 
total_CMD = 690591 
n_nop = 636224 
Read = 41216 
Write = 0 
L2_Alloc = 0 
L2_WB = 5385 
n_act = 4010 
n_pre = 3994 
n_ref = 0 
n_req = 44481 
total_req = 46601 

Dual Bus Interface Util: 
issued_total_row = 8004 
issued_total_col = 46601 
Row_Bus_Util =  0.011590 
CoL_Bus_Util = 0.067480 
Either_Row_CoL_Bus_Util = 0.078725 
Issued_on_Two_Bus_Simul_Util = 0.000345 
issued_two_Eff = 0.004378 
queue_avg = 2.539072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=636523 n_act=3952 n_pre=3936 n_ref_event=13984 n_req=44316 n_rd=41149 n_rd_L2_A=0 n_write=0 n_wr_bk=5279 bw_util=0.1345
n_activity=218258 dram_eff=0.4254
bk0: 2985a 665035i bk1: 3052a 663186i bk2: 2869a 664465i bk3: 2873a 665456i bk4: 2905a 662121i bk5: 2943a 658890i bk6: 2662a 657749i bk7: 2650a 657279i bk8: 2320a 674925i bk9: 2404a 674665i bk10: 2072a 678973i bk11: 2008a 680246i bk12: 2293a 676679i bk13: 2312a 672382i bk14: 2421a 667294i bk15: 2380a 666754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910958
Row_Buffer_Locality_read = 0.941189
Row_Buffer_Locality_write = 0.518156
Bank_Level_Parallism = 2.376186
Bank_Level_Parallism_Col = 2.398456
Bank_Level_Parallism_Ready = 1.469209
write_to_read_ratio_blp_rw_average = 0.302514
GrpLevelPara = 1.653883 

BW Util details:
bwutil = 0.134459 
total_CMD = 690591 
util_bw = 92856 
Wasted_Col = 56859 
Wasted_Row = 24264 
Idle = 516612 

BW Util Bottlenecks: 
RCDc_limit = 21173 
RCDWRc_limit = 6801 
WTRc_limit = 5918 
RTWc_limit = 26990 
CCDLc_limit = 28563 
rwq = 0 
CCDLc_limit_alone = 22983 
WTRc_limit_alone = 5616 
RTWc_limit_alone = 21712 

Commands details: 
total_CMD = 690591 
n_nop = 636523 
Read = 41149 
Write = 0 
L2_Alloc = 0 
L2_WB = 5279 
n_act = 3952 
n_pre = 3936 
n_ref = 13984 
n_req = 44316 
total_req = 46428 

Dual Bus Interface Util: 
issued_total_row = 7888 
issued_total_col = 46428 
Row_Bus_Util =  0.011422 
CoL_Bus_Util = 0.067229 
Either_Row_CoL_Bus_Util = 0.078292 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.004587 
queue_avg = 2.471168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=637021 n_act=3866 n_pre=3850 n_ref_event=0 n_req=43963 n_rd=40791 n_rd_L2_A=0 n_write=0 n_wr_bk=5276 bw_util=0.1334
n_activity=217505 dram_eff=0.4236
bk0: 3081a 662256i bk1: 3017a 663174i bk2: 2873a 662546i bk3: 2821a 666930i bk4: 2807a 662990i bk5: 2909a 659451i bk6: 2745a 658710i bk7: 2633a 657845i bk8: 2344a 675004i bk9: 2396a 674159i bk10: 2044a 678967i bk11: 1924a 679956i bk12: 2280a 673878i bk13: 2336a 674833i bk14: 2385a 667389i bk15: 2196a 668795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912199
Row_Buffer_Locality_read = 0.942291
Row_Buffer_Locality_write = 0.525221
Bank_Level_Parallism = 2.369238
Bank_Level_Parallism_Col = 2.407960
Bank_Level_Parallism_Ready = 1.487218
write_to_read_ratio_blp_rw_average = 0.302255
GrpLevelPara = 1.636917 

BW Util details:
bwutil = 0.133413 
total_CMD = 690591 
util_bw = 92134 
Wasted_Col = 57185 
Wasted_Row = 24764 
Idle = 516508 

BW Util Bottlenecks: 
RCDc_limit = 20832 
RCDWRc_limit = 6907 
WTRc_limit = 6180 
RTWc_limit = 26536 
CCDLc_limit = 29045 
rwq = 0 
CCDLc_limit_alone = 23302 
WTRc_limit_alone = 5856 
RTWc_limit_alone = 21117 

Commands details: 
total_CMD = 690591 
n_nop = 637021 
Read = 40791 
Write = 0 
L2_Alloc = 0 
L2_WB = 5276 
n_act = 3866 
n_pre = 3850 
n_ref = 0 
n_req = 43963 
total_req = 46067 

Dual Bus Interface Util: 
issued_total_row = 7716 
issued_total_col = 46067 
Row_Bus_Util =  0.011173 
CoL_Bus_Util = 0.066707 
Either_Row_CoL_Bus_Util = 0.077571 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.003976 
queue_avg = 2.444137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690591 n_nop=636233 n_act=3982 n_pre=3966 n_ref_event=94732070361104 n_req=44515 n_rd=41289 n_rd_L2_A=0 n_write=0 n_wr_bk=5348 bw_util=0.1351
n_activity=222025 dram_eff=0.4201
bk0: 3085a 662436i bk1: 3086a 663906i bk2: 2933a 665154i bk3: 2789a 665227i bk4: 2838a 662378i bk5: 2908a 660375i bk6: 2709a 657279i bk7: 2621a 657179i bk8: 2372a 674800i bk9: 2544a 674177i bk10: 2040a 679259i bk11: 2000a 680004i bk12: 2212a 674028i bk13: 2356a 672774i bk14: 2440a 667359i bk15: 2356a 666459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910727
Row_Buffer_Locality_read = 0.941437
Row_Buffer_Locality_write = 0.517669
Bank_Level_Parallism = 2.354938
Bank_Level_Parallism_Col = 2.386585
Bank_Level_Parallism_Ready = 1.459441
write_to_read_ratio_blp_rw_average = 0.304936
GrpLevelPara = 1.639441 

BW Util details:
bwutil = 0.135064 
total_CMD = 690591 
util_bw = 93274 
Wasted_Col = 58795 
Wasted_Row = 24959 
Idle = 513563 

BW Util Bottlenecks: 
RCDc_limit = 21840 
RCDWRc_limit = 7182 
WTRc_limit = 6462 
RTWc_limit = 28236 
CCDLc_limit = 29301 
rwq = 0 
CCDLc_limit_alone = 23580 
WTRc_limit_alone = 6093 
RTWc_limit_alone = 22884 

Commands details: 
total_CMD = 690591 
n_nop = 636233 
Read = 41289 
Write = 0 
L2_Alloc = 0 
L2_WB = 5348 
n_act = 3982 
n_pre = 3966 
n_ref = 94732070361104 
n_req = 44515 
total_req = 46637 

Dual Bus Interface Util: 
issued_total_row = 7948 
issued_total_col = 46637 
Row_Bus_Util =  0.011509 
CoL_Bus_Util = 0.067532 
Either_Row_CoL_Bus_Util = 0.078712 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.004176 
queue_avg = 2.458862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249089, Miss = 35569, Miss_rate = 0.143, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 246320, Miss = 30091, Miss_rate = 0.122, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 240502, Miss = 29144, Miss_rate = 0.121, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 246902, Miss = 29200, Miss_rate = 0.118, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 241050, Miss = 29823, Miss_rate = 0.124, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 240791, Miss = 29531, Miss_rate = 0.123, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 241619, Miss = 28922, Miss_rate = 0.120, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 241011, Miss = 29279, Miss_rate = 0.121, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 245392, Miss = 28706, Miss_rate = 0.117, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 239324, Miss = 28452, Miss_rate = 0.119, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 245433, Miss = 29226, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 241817, Miss = 29103, Miss_rate = 0.120, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2919250
L2_total_cache_misses = 357046
L2_total_cache_miss_rate = 0.1223
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2377062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 189227
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184583
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2624176
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.410
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2919250
icnt_total_pkts_simt_to_mem=950833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21623
	minimum = 5
	maximum = 82
Network latency average = 7.21623
	minimum = 5
	maximum = 82
Slowest packet = 3862777
Flit latency average = 7.21623
	minimum = 5
	maximum = 82
Slowest flit = 3862904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119752
	minimum = 0.0769835 (at node 9)
	maximum = 0.413197 (at node 15)
Accepted packet rate average = 0.119752
	minimum = 0.0820896 (at node 20)
	maximum = 0.361351 (at node 15)
Injected flit rate average = 0.119752
	minimum = 0.0769835 (at node 9)
	maximum = 0.413197 (at node 15)
Accepted flit rate average= 0.119752
	minimum = 0.0820896 (at node 20)
	maximum = 0.361351 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3211 (16 samples)
	minimum = 5 (16 samples)
	maximum = 211.938 (16 samples)
Network latency average = 28.5002 (16 samples)
	minimum = 5 (16 samples)
	maximum = 207.562 (16 samples)
Flit latency average = 28.4999 (16 samples)
	minimum = 5 (16 samples)
	maximum = 207.562 (16 samples)
Fragmentation average = 4.55534e-06 (16 samples)
	minimum = 0 (16 samples)
	maximum = 4.25 (16 samples)
Injected packet rate average = 0.142672 (16 samples)
	minimum = 0.0755487 (16 samples)
	maximum = 0.377436 (16 samples)
Accepted packet rate average = 0.142672 (16 samples)
	minimum = 0.089306 (16 samples)
	maximum = 0.333845 (16 samples)
Injected flit rate average = 0.142674 (16 samples)
	minimum = 0.0755501 (16 samples)
	maximum = 0.377436 (16 samples)
Accepted flit rate average = 0.142674 (16 samples)
	minimum = 0.0893119 (16 samples)
	maximum = 0.333845 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 168873 (inst/sec)
gpgpu_simulation_rate = 3397 (cycle/sec)
gpgpu_silicon_slowdown = 206064x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 11494
gpu_sim_insn = 1283661
gpu_ipc =     111.6810
gpu_tot_sim_cycle = 534679
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      51.0404
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.1350% 
gpu_tot_occupancy = 51.4648% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       0.4287
partiton_level_parallism_total  =       1.7873
partiton_level_parallism_util =       1.2874
partiton_level_parallism_util_total  =       2.2964
L2_BW  =      34.1808 GB/Sec
L2_BW_total  =     123.0347 GB/Sec
gpu_total_sim_rate=173823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 75327, Miss = 60445, Miss_rate = 0.802, Pending_hits = 6459, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 81089, Miss = 65287, Miss_rate = 0.805, Pending_hits = 7004, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 75870, Miss = 60652, Miss_rate = 0.799, Pending_hits = 6536, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 83385, Miss = 67013, Miss_rate = 0.804, Pending_hits = 7154, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 79916, Miss = 64471, Miss_rate = 0.807, Pending_hits = 6917, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 73327, Miss = 59083, Miss_rate = 0.806, Pending_hits = 6335, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 79758, Miss = 64662, Miss_rate = 0.811, Pending_hits = 7017, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 81338, Miss = 65559, Miss_rate = 0.806, Pending_hits = 6989, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 77183, Miss = 61887, Miss_rate = 0.802, Pending_hits = 6704, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 80814, Miss = 64988, Miss_rate = 0.804, Pending_hits = 6923, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 79638, Miss = 64102, Miss_rate = 0.805, Pending_hits = 6782, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 76972, Miss = 61971, Miss_rate = 0.805, Pending_hits = 6746, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 76056, Miss = 61480, Miss_rate = 0.808, Pending_hits = 6710, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 82785, Miss = 66437, Miss_rate = 0.803, Pending_hits = 7037, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 77426, Miss = 61462, Miss_rate = 0.794, Pending_hits = 6549, Reservation_fails = 225510
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 949499
	L1D_total_cache_miss_rate = 0.8041
	L1D_total_cache_pending_hits = 101862
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4317, 4133, 4279, 4590, 4313, 4462, 4364, 3743, 4353, 4225, 3904, 4163, 4069, 3902, 4319, 4086, 3823, 3862, 4878, 4456, 4940, 4438, 4650, 4240, 4268, 3665, 4558, 3864, 4494, 4459, 3956, 4528, 452, 441, 441, 463, 430, 430, 430, 441, 419, 474, 452, 441, 441, 441, 441, 430, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3514021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660248
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4894065	W0_Idle:337297	W0_Scoreboard:7672805	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5281984 {8:660248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105639680 {40:2640992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 102 
mrq_lat_table:75392 	32079 	24856 	20915 	63663 	25291 	16514 	10439 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	803645 	1499685 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	362219 	112526 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166242 	143106 	121970 	180527 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	287 	768 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       129       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       127       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       129       120       144       140       128       136        80        76 
dram[5]:       128       128       128       124       104        97        56        76       128       137       140       148       120       128       107       128 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.073483 10.114706 11.158845 10.087349  9.568048  9.858757  8.260309  7.657778 17.719425 14.466666 30.985294 25.139534 15.743421 14.514792  9.385159 10.198529 
dram[1]: 11.232877 10.415336 11.667925 10.907535  8.862534  9.346591  8.346666  7.843091 16.018633 16.093334 30.347826 30.942028 12.356784 15.218750  9.103572  9.341379 
dram[2]: 10.048193  9.942598 11.505494 10.945946  9.881818  9.467606  8.296482  7.666667 14.304598 15.621118 25.220930 32.484848 14.246988 14.704820  9.496377  9.693141 
dram[3]: 10.285267 10.996784 11.187279 11.850187 10.271294  9.793510  8.069479  7.725537 15.049383 14.796512 23.833334 34.229507 14.506024 13.371585  9.128378  9.902621 
dram[4]: 10.634375  9.564841 11.667883 13.764444 10.860544  9.079670  8.364090  7.841975 17.595745 15.234940 27.855263 29.382353 13.311111 13.356757 10.116982  9.063433 
dram[5]: 10.145401 10.637500 11.138409 11.621212 10.196825  9.494253  7.387024  7.955665 15.256098 15.670520 25.987804 36.263157 14.345679 13.169312  8.921311 10.617530 
average row locality = 273726/24474 = 11.184359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       261       274       253       272       343       353       633       683       137       142        47        52        89        93       269       268 
dram[1]:       248       261       273       265       332       341       619       676       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       360       670       654       153       132        55        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       645       121       137        47        37        80        98       283       243 
dram[4]:       263       253       292       255       334       381       671       621       108       137        47        32        84        92       275       246 
dram[5]:       285       253       257       248       352       373       645       651       130       151        46        27        80       102       249       276 
total dram writes = 24773
bank skew: 683/27 = 25.30
chip skew: 4169/4091 = 1.02
average mf latency per bank:
dram[0]:      25520     30182     26172     28882     18001     21681     10182     11623     78818     70422    505499    606670    272067    332226     22175     27368
dram[1]:      24842     29717     21664     28430     17930     21692      9963     11670     63937     67860    495376   1041828    216280    339556     18908     26713
dram[2]:      25506     21572     23500     21261     18674     15968      9560      9353     53282     58507    414107    821384    273549    192170     20819     20753
dram[3]:      22857     22311     23429     23360     18532     16857      9897      9724     66729     58033    510658    671798    312385    226983     19767     23916
dram[4]:      30227     23399     26459     23272     21937     15244     11317      9351     91856     55137    656938    726222    361923    228483     26261     20717
dram[5]:      28919     26160     31827     26167     21337     17641     12286      9958     76432     57173    700015    940737    397762    226834     29344     21621
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=649261 n_act=4149 n_pre=4133 n_ref_event=94732067769936 n_req=46332 n_rd=43065 n_rd_L2_A=0 n_write=0 n_wr_bk=5384 bw_util=0.1373
n_activity=230349 dram_eff=0.4207
bk0: 3228a 679682i bk1: 3189a 677297i bk2: 2871a 678336i bk3: 3102a 676593i bk4: 2938a 675441i bk5: 3186a 673474i bk6: 2786a 673234i bk7: 2978a 668859i bk8: 2380a 690353i bk9: 2516a 689158i bk10: 2080a 694055i bk11: 2132a 693475i bk12: 2325a 691297i bk13: 2384a 690154i bk14: 2433a 681086i bk15: 2537a 682040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910623
Row_Buffer_Locality_read = 0.940369
Row_Buffer_Locality_write = 0.518519
Bank_Level_Parallism = 2.341273
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.467466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137296 
total_CMD = 705762 
util_bw = 96898 
Wasted_Col = 61238 
Wasted_Row = 25452 
Idle = 522174 

BW Util Bottlenecks: 
RCDc_limit = 22885 
RCDWRc_limit = 7134 
WTRc_limit = 6949 
RTWc_limit = 29112 
CCDLc_limit = 30485 
rwq = 0 
CCDLc_limit_alone = 24425 
WTRc_limit_alone = 6574 
RTWc_limit_alone = 23427 

Commands details: 
total_CMD = 705762 
n_nop = 649261 
Read = 43065 
Write = 0 
L2_Alloc = 0 
L2_WB = 5384 
n_act = 4149 
n_pre = 4133 
n_ref = 94732067769936 
n_req = 46332 
total_req = 48449 

Dual Bus Interface Util: 
issued_total_row = 8282 
issued_total_col = 48449 
Row_Bus_Util =  0.011735 
CoL_Bus_Util = 0.068648 
Either_Row_CoL_Bus_Util = 0.080057 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.004071 
queue_avg = 2.425659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=650497 n_act=4071 n_pre=4055 n_ref_event=4560869750798743682 n_req=45248 n_rd=42072 n_rd_L2_A=0 n_write=0 n_wr_bk=5297 bw_util=0.1342
n_activity=225201 dram_eff=0.4207
bk0: 3048a 680115i bk1: 3026a 678341i bk2: 2877a 679991i bk3: 2949a 678087i bk4: 3005a 674441i bk5: 2995a 675497i bk6: 2718a 674161i bk7: 2896a 672207i bk8: 2500a 689618i bk9: 2328a 689869i bk10: 2068a 694382i bk11: 2116a 694059i bk12: 2376a 687567i bk13: 2368a 689177i bk14: 2329a 683221i bk15: 2473a 680444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910162
Row_Buffer_Locality_read = 0.939746
Row_Buffer_Locality_write = 0.518262
Bank_Level_Parallism = 2.349729
Bank_Level_Parallism_Col = 2.374396
Bank_Level_Parallism_Ready = 1.467448
write_to_read_ratio_blp_rw_average = 0.295065
GrpLevelPara = 1.626198 

BW Util details:
bwutil = 0.134235 
total_CMD = 705762 
util_bw = 94738 
Wasted_Col = 59831 
Wasted_Row = 25092 
Idle = 526101 

BW Util Bottlenecks: 
RCDc_limit = 22643 
RCDWRc_limit = 6879 
WTRc_limit = 6422 
RTWc_limit = 27911 
CCDLc_limit = 30121 
rwq = 0 
CCDLc_limit_alone = 24061 
WTRc_limit_alone = 6000 
RTWc_limit_alone = 22273 

Commands details: 
total_CMD = 705762 
n_nop = 650497 
Read = 42072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5297 
n_act = 4071 
n_pre = 4055 
n_ref = 4560869750798743682 
n_req = 45248 
total_req = 47369 

Dual Bus Interface Util: 
issued_total_row = 8126 
issued_total_col = 47369 
Row_Bus_Util =  0.011514 
CoL_Bus_Util = 0.067118 
Either_Row_CoL_Bus_Util = 0.078305 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.004162 
queue_avg = 2.334515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=649924 n_act=4129 n_pre=4113 n_ref_event=0 n_req=45719 n_rd=42432 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1356
n_activity=225165 dram_eff=0.4249
bk0: 3098a 678909i bk1: 3042a 678180i bk2: 2918a 677909i bk3: 3001a 677981i bk4: 2961a 675147i bk5: 3056a 673407i bk6: 2851a 671618i bk7: 2897a 669310i bk8: 2396a 689002i bk9: 2432a 689468i bk10: 2136a 693124i bk11: 2128a 694019i bk12: 2301a 689304i bk13: 2353a 688541i bk14: 2398a 682390i bk15: 2464a 681644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909775
Row_Buffer_Locality_read = 0.940634
Row_Buffer_Locality_write = 0.511409
Bank_Level_Parallism = 2.410447
Bank_Level_Parallism_Col = 2.431593
Bank_Level_Parallism_Ready = 1.477668
write_to_read_ratio_blp_rw_average = 0.307514
GrpLevelPara = 1.652068 

BW Util details:
bwutil = 0.135570 
total_CMD = 705762 
util_bw = 95680 
Wasted_Col = 59602 
Wasted_Row = 24729 
Idle = 525751 

BW Util Bottlenecks: 
RCDc_limit = 22110 
RCDWRc_limit = 7087 
WTRc_limit = 6216 
RTWc_limit = 29857 
CCDLc_limit = 30092 
rwq = 0 
CCDLc_limit_alone = 23842 
WTRc_limit_alone = 5853 
RTWc_limit_alone = 23970 

Commands details: 
total_CMD = 705762 
n_nop = 649924 
Read = 42432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4129 
n_pre = 4113 
n_ref = 0 
n_req = 45719 
total_req = 47840 

Dual Bus Interface Util: 
issued_total_row = 8242 
issued_total_col = 47840 
Row_Bus_Util =  0.011678 
CoL_Bus_Util = 0.067785 
Either_Row_CoL_Bus_Util = 0.079117 
Issued_on_Two_Bus_Simul_Util = 0.000346 
issued_two_Eff = 0.004370 
queue_avg = 2.509918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=650284 n_act=4061 n_pre=4045 n_ref_event=13984 n_req=45513 n_rd=42329 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.135
n_activity=224414 dram_eff=0.4245
bk0: 3045a 679815i bk1: 3168a 677806i bk2: 2937a 679203i bk3: 2941a 680160i bk4: 2993a 677000i bk5: 3023a 673650i bk6: 2802a 672370i bk7: 2810a 671616i bk8: 2364a 689872i bk9: 2464a 689544i bk10: 2116a 693959i bk11: 2068a 695146i bk12: 2341a 691654i bk13: 2364a 687357i bk14: 2461a 682226i bk15: 2432a 681727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910905
Row_Buffer_Locality_read = 0.940584
Row_Buffer_Locality_write = 0.516332
Bank_Level_Parallism = 2.352216
Bank_Level_Parallism_Col = 2.372727
Bank_Level_Parallism_Ready = 1.461797
write_to_read_ratio_blp_rw_average = 0.296496
GrpLevelPara = 1.644893 

BW Util details:
bwutil = 0.134966 
total_CMD = 705762 
util_bw = 95254 
Wasted_Col = 58492 
Wasted_Row = 25011 
Idle = 527005 

BW Util Bottlenecks: 
RCDc_limit = 22069 
RCDWRc_limit = 6868 
WTRc_limit = 5956 
RTWc_limit = 27185 
CCDLc_limit = 29294 
rwq = 0 
CCDLc_limit_alone = 23678 
WTRc_limit_alone = 5653 
RTWc_limit_alone = 21872 

Commands details: 
total_CMD = 705762 
n_nop = 650284 
Read = 42329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4061 
n_pre = 4045 
n_ref = 13984 
n_req = 45513 
total_req = 47627 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 47627 
Row_Bus_Util =  0.011485 
CoL_Bus_Util = 0.067483 
Either_Row_CoL_Bus_Util = 0.078607 
Issued_on_Two_Bus_Simul_Util = 0.000361 
issued_two_Eff = 0.004596 
queue_avg = 2.440715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=650774 n_act=3985 n_pre=3969 n_ref_event=0 n_req=45146 n_rd=41959 n_rd_L2_A=0 n_write=0 n_wr_bk=5292 bw_util=0.1339
n_activity=223219 dram_eff=0.4234
bk0: 3161a 677063i bk1: 3077a 677802i bk2: 2941a 677424i bk3: 2885a 681855i bk4: 2927a 677438i bk5: 3005a 674190i bk6: 2897a 673265i bk7: 2761a 672373i bk8: 2404a 689787i bk9: 2444a 689062i bk10: 2092a 693906i bk11: 1980a 694869i bk12: 2328a 688776i bk13: 2392a 689604i bk14: 2441a 682234i bk15: 2224a 683749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911864
Row_Buffer_Locality_read = 0.941347
Row_Buffer_Locality_write = 0.523690
Bank_Level_Parallism = 2.349642
Bank_Level_Parallism_Col = 2.385574
Bank_Level_Parallism_Ready = 1.478190
write_to_read_ratio_blp_rw_average = 0.296685
GrpLevelPara = 1.631344 

BW Util details:
bwutil = 0.133901 
total_CMD = 705762 
util_bw = 94502 
Wasted_Col = 58691 
Wasted_Row = 25515 
Idle = 527054 

BW Util Bottlenecks: 
RCDc_limit = 21772 
RCDWRc_limit = 6957 
WTRc_limit = 6221 
RTWc_limit = 26705 
CCDLc_limit = 29679 
rwq = 0 
CCDLc_limit_alone = 23905 
WTRc_limit_alone = 5895 
RTWc_limit_alone = 21257 

Commands details: 
total_CMD = 705762 
n_nop = 650774 
Read = 41959 
Write = 0 
L2_Alloc = 0 
L2_WB = 5292 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 45146 
total_req = 47251 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 47251 
Row_Bus_Util =  0.011270 
CoL_Bus_Util = 0.066950 
Either_Row_CoL_Bus_Util = 0.077913 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.003946 
queue_avg = 2.418917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705762 n_nop=649888 n_act=4117 n_pre=4101 n_ref_event=94732070361104 n_req=45768 n_rd=42517 n_rd_L2_A=0 n_write=0 n_wr_bk=5375 bw_util=0.1357
n_activity=228331 dram_eff=0.4195
bk0: 3161a 677087i bk1: 3178a 678499i bk2: 2985a 679906i bk3: 2853a 679916i bk4: 2910a 676951i bk5: 3000a 675035i bk6: 2857a 671574i bk7: 2789a 671634i bk8: 2420a 689763i bk9: 2616a 688983i bk10: 2104a 694098i bk11: 2052a 694936i bk12: 2256a 688809i bk13: 2396a 687776i bk14: 2504a 682025i bk15: 2436a 681221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910221
Row_Buffer_Locality_read = 0.940471
Row_Buffer_Locality_write = 0.514611
Bank_Level_Parallism = 2.337503
Bank_Level_Parallism_Col = 2.366737
Bank_Level_Parallism_Ready = 1.450331
write_to_read_ratio_blp_rw_average = 0.300562
GrpLevelPara = 1.634584 

BW Util details:
bwutil = 0.135717 
total_CMD = 705762 
util_bw = 95784 
Wasted_Col = 60450 
Wasted_Row = 25813 
Idle = 523715 

BW Util Bottlenecks: 
RCDc_limit = 22774 
RCDWRc_limit = 7278 
WTRc_limit = 6515 
RTWc_limit = 28646 
CCDLc_limit = 30023 
rwq = 0 
CCDLc_limit_alone = 24250 
WTRc_limit_alone = 6145 
RTWc_limit_alone = 23243 

Commands details: 
total_CMD = 705762 
n_nop = 649888 
Read = 42517 
Write = 0 
L2_Alloc = 0 
L2_WB = 5375 
n_act = 4117 
n_pre = 4101 
n_ref = 94732070361104 
n_req = 45768 
total_req = 47892 

Dual Bus Interface Util: 
issued_total_row = 8218 
issued_total_col = 47892 
Row_Bus_Util =  0.011644 
CoL_Bus_Util = 0.067859 
Either_Row_CoL_Bus_Util = 0.079168 
Issued_on_Two_Bus_Simul_Util = 0.000334 
issued_two_Eff = 0.004224 
queue_avg = 2.431600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250561, Miss = 36233, Miss_rate = 0.145, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 247915, Miss = 30760, Miss_rate = 0.124, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 241815, Miss = 29700, Miss_rate = 0.123, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 248409, Miss = 29848, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 242480, Miss = 30375, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 242304, Miss = 30195, Miss_rate = 0.125, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 242938, Miss = 29454, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 242538, Miss = 29927, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 246933, Miss = 29339, Miss_rate = 0.119, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 240741, Miss = 28989, Miss_rate = 0.120, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 246913, Miss = 29794, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 243242, Miss = 29763, Miss_rate = 0.122, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2936789
L2_total_cache_misses = 364377
L2_total_cache_miss_rate = 0.1241
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2386550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 195079
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2640992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.403
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2936789
icnt_total_pkts_simt_to_mem=955760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.62944
	minimum = 5
	maximum = 30
Network latency average = 5.62944
	minimum = 5
	maximum = 30
Slowest packet = 3877656
Flit latency average = 5.62944
	minimum = 5
	maximum = 30
Slowest flit = 3877783
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.072392
	minimum = 0.0242735 (at node 7)
	maximum = 0.138768 (at node 16)
Accepted packet rate average = 0.072392
	minimum = 0.0322777 (at node 21)
	maximum = 0.119106 (at node 13)
Injected flit rate average = 0.072392
	minimum = 0.0242735 (at node 7)
	maximum = 0.138768 (at node 16)
Accepted flit rate average= 0.072392
	minimum = 0.0322777 (at node 21)
	maximum = 0.119106 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8687 (17 samples)
	minimum = 5 (17 samples)
	maximum = 201.235 (17 samples)
Network latency average = 27.1548 (17 samples)
	minimum = 5 (17 samples)
	maximum = 197.118 (17 samples)
Flit latency average = 27.1546 (17 samples)
	minimum = 5 (17 samples)
	maximum = 197.118 (17 samples)
Fragmentation average = 4.28738e-06 (17 samples)
	minimum = 0 (17 samples)
	maximum = 4 (17 samples)
Injected packet rate average = 0.138538 (17 samples)
	minimum = 0.0725325 (17 samples)
	maximum = 0.363396 (17 samples)
Accepted packet rate average = 0.138538 (17 samples)
	minimum = 0.0859514 (17 samples)
	maximum = 0.321214 (17 samples)
Injected flit rate average = 0.138539 (17 samples)
	minimum = 0.0725339 (17 samples)
	maximum = 0.363396 (17 samples)
Accepted flit rate average = 0.138539 (17 samples)
	minimum = 0.0859569 (17 samples)
	maximum = 0.321214 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 173823 (inst/sec)
gpgpu_simulation_rate = 3405 (cycle/sec)
gpgpu_silicon_slowdown = 205580x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1654
gpu_sim_insn = 1114172
gpu_ipc =     673.6227
gpu_tot_sim_cycle = 536333
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.9604
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.1640% 
gpu_tot_occupancy = 51.5578% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       0.3241
partiton_level_parallism_total  =       1.7828
partiton_level_parallism_util =       1.3041
partiton_level_parallism_util_total  =       2.2955
L2_BW  =      28.0609 GB/Sec
L2_BW_total  =     122.7418 GB/Sec
gpu_total_sim_rate=178643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 75471, Miss = 60481, Miss_rate = 0.801, Pending_hits = 6567, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 81233, Miss = 65323, Miss_rate = 0.804, Pending_hits = 7112, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 76014, Miss = 60688, Miss_rate = 0.798, Pending_hits = 6644, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 83529, Miss = 67049, Miss_rate = 0.803, Pending_hits = 7262, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 80052, Miss = 64509, Miss_rate = 0.806, Pending_hits = 7013, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 73475, Miss = 59122, Miss_rate = 0.805, Pending_hits = 6443, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 79902, Miss = 64698, Miss_rate = 0.810, Pending_hits = 7125, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 81482, Miss = 65595, Miss_rate = 0.805, Pending_hits = 7097, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 77327, Miss = 61923, Miss_rate = 0.801, Pending_hits = 6812, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 80942, Miss = 65020, Miss_rate = 0.803, Pending_hits = 7019, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 79766, Miss = 64134, Miss_rate = 0.804, Pending_hits = 6878, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 77104, Miss = 62006, Miss_rate = 0.804, Pending_hits = 6842, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 76184, Miss = 61512, Miss_rate = 0.807, Pending_hits = 6806, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 82913, Miss = 66469, Miss_rate = 0.802, Pending_hits = 7133, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 77562, Miss = 61500, Miss_rate = 0.793, Pending_hits = 6645, Reservation_fails = 225510
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 950029
	L1D_total_cache_miss_rate = 0.8031
	L1D_total_cache_pending_hits = 103398
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 660760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4371, 4187, 4333, 4644, 4367, 4516, 4418, 3797, 4407, 4279, 3958, 4217, 4123, 3956, 4373, 4140, 3877, 3916, 4932, 4510, 4994, 4492, 4704, 4294, 4322, 3719, 4612, 3918, 4548, 4513, 4010, 4582, 506, 495, 495, 517, 484, 484, 484, 495, 473, 528, 506, 495, 495, 495, 495, 484, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3514021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660760
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4898331	W0_Idle:338261	W0_Scoreboard:7678105	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5286080 {8:660760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105721600 {40:2643040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 102 
mrq_lat_table:75392 	32079 	24856 	20915 	63663 	25291 	16514 	10439 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	805717 	1499685 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	362755 	112526 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168269 	143151 	121970 	180527 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	291 	768 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       129       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       127       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       129       120       144       140       128       136        80        76 
dram[5]:       128       128       128       124       104        97        56        76       128       137       140       148       120       128       107       128 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.073483 10.114706 11.158845 10.087349  9.568048  9.858757  8.260309  7.657778 17.719425 14.466666 30.985294 25.139534 15.743421 14.514792  9.385159 10.198529 
dram[1]: 11.232877 10.415336 11.667925 10.907535  8.862534  9.346591  8.346666  7.843091 16.018633 16.093334 30.347826 30.942028 12.356784 15.218750  9.103572  9.341379 
dram[2]: 10.048193  9.942598 11.505494 10.945946  9.881818  9.467606  8.296482  7.666667 14.304598 15.621118 25.220930 32.484848 14.246988 14.704820  9.496377  9.693141 
dram[3]: 10.285267 10.996784 11.187279 11.850187 10.271294  9.793510  8.069479  7.725537 15.049383 14.796512 23.833334 34.229507 14.506024 13.371585  9.128378  9.902621 
dram[4]: 10.634375  9.564841 11.667883 13.764444 10.860544  9.079670  8.364090  7.841975 17.595745 15.234940 27.855263 29.382353 13.311111 13.356757 10.116982  9.063433 
dram[5]: 10.145401 10.637500 11.138409 11.621212 10.196825  9.494253  7.387024  7.955665 15.256098 15.670520 25.987804 36.263157 14.345679 13.169312  8.921311 10.617530 
average row locality = 273726/24474 = 11.184359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       261       274       253       272       343       353       633       683       137       142        47        52        89        93       269       268 
dram[1]:       248       261       273       265       332       341       619       676       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       360       670       654       153       132        55        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       645       121       137        47        37        80        98       283       243 
dram[4]:       263       253       292       255       334       381       671       621       108       137        47        32        84        92       275       246 
dram[5]:       285       253       257       248       352       373       645       651       130       151        46        27        80       102       249       276 
total dram writes = 24773
bank skew: 683/27 = 25.30
chip skew: 4169/4091 = 1.02
average mf latency per bank:
dram[0]:      25520     30182     26172     28882     18001     21681     10182     11623     78949     70541    505633    606772    272067    332226     22175     27368
dram[1]:      24842     29717     21664     28430     17930     21692      9963     11670     64070     67977    495516   1042008    216280    339556     18908     26713
dram[2]:      25506     21572     23500     21261     18674     15968      9560      9353     53392     58634    414221    821571    273551    192170     20819     20753
dram[3]:      22857     22311     23429     23360     18532     16857      9897      9724     66869     58156    510791    671949    312389    226983     19767     23916
dram[4]:      30227     23399     26459     23272     21937     15244     11317      9351     92013     55261    657050    726392    361923    228483     26261     20717
dram[5]:      28919     26160     31827     26167     21337     17642     12286      9958     76563     57285    700128    940943    397762    226834     29344     21621
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=651443 n_act=4149 n_pre=4133 n_ref_event=94732067769936 n_req=46332 n_rd=43065 n_rd_L2_A=0 n_write=0 n_wr_bk=5384 bw_util=0.1369
n_activity=230349 dram_eff=0.4207
bk0: 3228a 681864i bk1: 3189a 679479i bk2: 2871a 680518i bk3: 3102a 678775i bk4: 2938a 677623i bk5: 3186a 675656i bk6: 2786a 675416i bk7: 2978a 671041i bk8: 2380a 692535i bk9: 2516a 691340i bk10: 2080a 696237i bk11: 2132a 695657i bk12: 2325a 693479i bk13: 2384a 692336i bk14: 2433a 683268i bk15: 2537a 684222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910623
Row_Buffer_Locality_read = 0.940369
Row_Buffer_Locality_write = 0.518519
Bank_Level_Parallism = 2.341273
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.467466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136872 
total_CMD = 707944 
util_bw = 96898 
Wasted_Col = 61238 
Wasted_Row = 25452 
Idle = 524356 

BW Util Bottlenecks: 
RCDc_limit = 22885 
RCDWRc_limit = 7134 
WTRc_limit = 6949 
RTWc_limit = 29112 
CCDLc_limit = 30485 
rwq = 0 
CCDLc_limit_alone = 24425 
WTRc_limit_alone = 6574 
RTWc_limit_alone = 23427 

Commands details: 
total_CMD = 707944 
n_nop = 651443 
Read = 43065 
Write = 0 
L2_Alloc = 0 
L2_WB = 5384 
n_act = 4149 
n_pre = 4133 
n_ref = 94732067769936 
n_req = 46332 
total_req = 48449 

Dual Bus Interface Util: 
issued_total_row = 8282 
issued_total_col = 48449 
Row_Bus_Util =  0.011699 
CoL_Bus_Util = 0.068436 
Either_Row_CoL_Bus_Util = 0.079810 
Issued_on_Two_Bus_Simul_Util = 0.000325 
issued_two_Eff = 0.004071 
queue_avg = 2.418183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41818
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=652679 n_act=4071 n_pre=4055 n_ref_event=4560869750798743682 n_req=45248 n_rd=42072 n_rd_L2_A=0 n_write=0 n_wr_bk=5297 bw_util=0.1338
n_activity=225201 dram_eff=0.4207
bk0: 3048a 682297i bk1: 3026a 680523i bk2: 2877a 682173i bk3: 2949a 680269i bk4: 3005a 676623i bk5: 2995a 677679i bk6: 2718a 676343i bk7: 2896a 674389i bk8: 2500a 691800i bk9: 2328a 692051i bk10: 2068a 696564i bk11: 2116a 696241i bk12: 2376a 689749i bk13: 2368a 691359i bk14: 2329a 685403i bk15: 2473a 682626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910162
Row_Buffer_Locality_read = 0.939746
Row_Buffer_Locality_write = 0.518262
Bank_Level_Parallism = 2.349729
Bank_Level_Parallism_Col = 2.374396
Bank_Level_Parallism_Ready = 1.467448
write_to_read_ratio_blp_rw_average = 0.295065
GrpLevelPara = 1.626198 

BW Util details:
bwutil = 0.133821 
total_CMD = 707944 
util_bw = 94738 
Wasted_Col = 59831 
Wasted_Row = 25092 
Idle = 528283 

BW Util Bottlenecks: 
RCDc_limit = 22643 
RCDWRc_limit = 6879 
WTRc_limit = 6422 
RTWc_limit = 27911 
CCDLc_limit = 30121 
rwq = 0 
CCDLc_limit_alone = 24061 
WTRc_limit_alone = 6000 
RTWc_limit_alone = 22273 

Commands details: 
total_CMD = 707944 
n_nop = 652679 
Read = 42072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5297 
n_act = 4071 
n_pre = 4055 
n_ref = 4560869750798743682 
n_req = 45248 
total_req = 47369 

Dual Bus Interface Util: 
issued_total_row = 8126 
issued_total_col = 47369 
Row_Bus_Util =  0.011478 
CoL_Bus_Util = 0.066911 
Either_Row_CoL_Bus_Util = 0.078064 
Issued_on_Two_Bus_Simul_Util = 0.000325 
issued_two_Eff = 0.004162 
queue_avg = 2.327320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32732
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=652106 n_act=4129 n_pre=4113 n_ref_event=0 n_req=45719 n_rd=42432 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1352
n_activity=225165 dram_eff=0.4249
bk0: 3098a 681091i bk1: 3042a 680362i bk2: 2918a 680091i bk3: 3001a 680163i bk4: 2961a 677329i bk5: 3056a 675589i bk6: 2851a 673800i bk7: 2897a 671492i bk8: 2396a 691184i bk9: 2432a 691650i bk10: 2136a 695306i bk11: 2128a 696201i bk12: 2301a 691486i bk13: 2353a 690723i bk14: 2398a 684572i bk15: 2464a 683826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909775
Row_Buffer_Locality_read = 0.940634
Row_Buffer_Locality_write = 0.511409
Bank_Level_Parallism = 2.410447
Bank_Level_Parallism_Col = 2.431593
Bank_Level_Parallism_Ready = 1.477668
write_to_read_ratio_blp_rw_average = 0.307514
GrpLevelPara = 1.652068 

BW Util details:
bwutil = 0.135152 
total_CMD = 707944 
util_bw = 95680 
Wasted_Col = 59602 
Wasted_Row = 24729 
Idle = 527933 

BW Util Bottlenecks: 
RCDc_limit = 22110 
RCDWRc_limit = 7087 
WTRc_limit = 6216 
RTWc_limit = 29857 
CCDLc_limit = 30092 
rwq = 0 
CCDLc_limit_alone = 23842 
WTRc_limit_alone = 5853 
RTWc_limit_alone = 23970 

Commands details: 
total_CMD = 707944 
n_nop = 652106 
Read = 42432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4129 
n_pre = 4113 
n_ref = 0 
n_req = 45719 
total_req = 47840 

Dual Bus Interface Util: 
issued_total_row = 8242 
issued_total_col = 47840 
Row_Bus_Util =  0.011642 
CoL_Bus_Util = 0.067576 
Either_Row_CoL_Bus_Util = 0.078873 
Issued_on_Two_Bus_Simul_Util = 0.000345 
issued_two_Eff = 0.004370 
queue_avg = 2.502182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50218
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=652466 n_act=4061 n_pre=4045 n_ref_event=13984 n_req=45513 n_rd=42329 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.1346
n_activity=224414 dram_eff=0.4245
bk0: 3045a 681997i bk1: 3168a 679988i bk2: 2937a 681385i bk3: 2941a 682342i bk4: 2993a 679182i bk5: 3023a 675832i bk6: 2802a 674552i bk7: 2810a 673798i bk8: 2364a 692054i bk9: 2464a 691726i bk10: 2116a 696141i bk11: 2068a 697328i bk12: 2341a 693836i bk13: 2364a 689539i bk14: 2461a 684408i bk15: 2432a 683909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910905
Row_Buffer_Locality_read = 0.940584
Row_Buffer_Locality_write = 0.516332
Bank_Level_Parallism = 2.352216
Bank_Level_Parallism_Col = 2.372727
Bank_Level_Parallism_Ready = 1.461797
write_to_read_ratio_blp_rw_average = 0.296496
GrpLevelPara = 1.644893 

BW Util details:
bwutil = 0.134550 
total_CMD = 707944 
util_bw = 95254 
Wasted_Col = 58492 
Wasted_Row = 25011 
Idle = 529187 

BW Util Bottlenecks: 
RCDc_limit = 22069 
RCDWRc_limit = 6868 
WTRc_limit = 5956 
RTWc_limit = 27185 
CCDLc_limit = 29294 
rwq = 0 
CCDLc_limit_alone = 23678 
WTRc_limit_alone = 5653 
RTWc_limit_alone = 21872 

Commands details: 
total_CMD = 707944 
n_nop = 652466 
Read = 42329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4061 
n_pre = 4045 
n_ref = 13984 
n_req = 45513 
total_req = 47627 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 47627 
Row_Bus_Util =  0.011450 
CoL_Bus_Util = 0.067275 
Either_Row_CoL_Bus_Util = 0.078365 
Issued_on_Two_Bus_Simul_Util = 0.000360 
issued_two_Eff = 0.004596 
queue_avg = 2.433192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=652956 n_act=3985 n_pre=3969 n_ref_event=0 n_req=45146 n_rd=41959 n_rd_L2_A=0 n_write=0 n_wr_bk=5292 bw_util=0.1335
n_activity=223219 dram_eff=0.4234
bk0: 3161a 679245i bk1: 3077a 679984i bk2: 2941a 679606i bk3: 2885a 684037i bk4: 2927a 679620i bk5: 3005a 676372i bk6: 2897a 675447i bk7: 2761a 674555i bk8: 2404a 691969i bk9: 2444a 691244i bk10: 2092a 696088i bk11: 1980a 697051i bk12: 2328a 690958i bk13: 2392a 691786i bk14: 2441a 684416i bk15: 2224a 685931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911864
Row_Buffer_Locality_read = 0.941347
Row_Buffer_Locality_write = 0.523690
Bank_Level_Parallism = 2.349642
Bank_Level_Parallism_Col = 2.385574
Bank_Level_Parallism_Ready = 1.478190
write_to_read_ratio_blp_rw_average = 0.296685
GrpLevelPara = 1.631344 

BW Util details:
bwutil = 0.133488 
total_CMD = 707944 
util_bw = 94502 
Wasted_Col = 58691 
Wasted_Row = 25515 
Idle = 529236 

BW Util Bottlenecks: 
RCDc_limit = 21772 
RCDWRc_limit = 6957 
WTRc_limit = 6221 
RTWc_limit = 26705 
CCDLc_limit = 29679 
rwq = 0 
CCDLc_limit_alone = 23905 
WTRc_limit_alone = 5895 
RTWc_limit_alone = 21257 

Commands details: 
total_CMD = 707944 
n_nop = 652956 
Read = 41959 
Write = 0 
L2_Alloc = 0 
L2_WB = 5292 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 45146 
total_req = 47251 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 47251 
Row_Bus_Util =  0.011235 
CoL_Bus_Util = 0.066744 
Either_Row_CoL_Bus_Util = 0.077673 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.003946 
queue_avg = 2.411462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=707944 n_nop=652070 n_act=4117 n_pre=4101 n_ref_event=94732070361104 n_req=45768 n_rd=42517 n_rd_L2_A=0 n_write=0 n_wr_bk=5375 bw_util=0.1353
n_activity=228331 dram_eff=0.4195
bk0: 3161a 679269i bk1: 3178a 680681i bk2: 2985a 682088i bk3: 2853a 682098i bk4: 2910a 679133i bk5: 3000a 677217i bk6: 2857a 673756i bk7: 2789a 673816i bk8: 2420a 691945i bk9: 2616a 691165i bk10: 2104a 696280i bk11: 2052a 697118i bk12: 2256a 690991i bk13: 2396a 689958i bk14: 2504a 684207i bk15: 2436a 683403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910221
Row_Buffer_Locality_read = 0.940471
Row_Buffer_Locality_write = 0.514611
Bank_Level_Parallism = 2.337503
Bank_Level_Parallism_Col = 2.366737
Bank_Level_Parallism_Ready = 1.450331
write_to_read_ratio_blp_rw_average = 0.300562
GrpLevelPara = 1.634584 

BW Util details:
bwutil = 0.135299 
total_CMD = 707944 
util_bw = 95784 
Wasted_Col = 60450 
Wasted_Row = 25813 
Idle = 525897 

BW Util Bottlenecks: 
RCDc_limit = 22774 
RCDWRc_limit = 7278 
WTRc_limit = 6515 
RTWc_limit = 28646 
CCDLc_limit = 30023 
rwq = 0 
CCDLc_limit_alone = 24250 
WTRc_limit_alone = 6145 
RTWc_limit_alone = 23243 

Commands details: 
total_CMD = 707944 
n_nop = 652070 
Read = 42517 
Write = 0 
L2_Alloc = 0 
L2_WB = 5375 
n_act = 4117 
n_pre = 4101 
n_ref = 94732070361104 
n_req = 45768 
total_req = 47892 

Dual Bus Interface Util: 
issued_total_row = 8218 
issued_total_col = 47892 
Row_Bus_Util =  0.011608 
CoL_Bus_Util = 0.067649 
Either_Row_CoL_Bus_Util = 0.078924 
Issued_on_Two_Bus_Simul_Util = 0.000333 
issued_two_Eff = 0.004224 
queue_avg = 2.424106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250743, Miss = 36233, Miss_rate = 0.145, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 248084, Miss = 30760, Miss_rate = 0.124, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 241993, Miss = 29700, Miss_rate = 0.123, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 248580, Miss = 29848, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 242657, Miss = 30375, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 242472, Miss = 30195, Miss_rate = 0.125, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 243117, Miss = 29454, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 242708, Miss = 29927, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 247101, Miss = 29339, Miss_rate = 0.119, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 240910, Miss = 28989, Miss_rate = 0.120, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 247083, Miss = 29794, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 243413, Miss = 29763, Miss_rate = 0.122, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2938861
L2_total_cache_misses = 364377
L2_total_cache_miss_rate = 0.1240
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2388598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 195079
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2643040
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.402
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2938861
icnt_total_pkts_simt_to_mem=956296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04103
	minimum = 5
	maximum = 9
Network latency average = 5.04103
	minimum = 5
	maximum = 9
Slowest packet = 3894418
Flit latency average = 5.04103
	minimum = 5
	maximum = 9
Slowest flit = 3894545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0583994
	minimum = 0.019347 (at node 9)
	maximum = 0.110036 (at node 15)
Accepted packet rate average = 0.0583994
	minimum = 0.025393 (at node 20)
	maximum = 0.08948 (at node 5)
Injected flit rate average = 0.0583994
	minimum = 0.019347 (at node 9)
	maximum = 0.110036 (at node 15)
Accepted flit rate average= 0.0583994
	minimum = 0.025393 (at node 20)
	maximum = 0.08948 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5449 (18 samples)
	minimum = 5 (18 samples)
	maximum = 190.556 (18 samples)
Network latency average = 25.9263 (18 samples)
	minimum = 5 (18 samples)
	maximum = 186.667 (18 samples)
Flit latency average = 25.9261 (18 samples)
	minimum = 5 (18 samples)
	maximum = 186.667 (18 samples)
Fragmentation average = 4.0492e-06 (18 samples)
	minimum = 0 (18 samples)
	maximum = 3.77778 (18 samples)
Injected packet rate average = 0.134086 (18 samples)
	minimum = 0.0695777 (18 samples)
	maximum = 0.349321 (18 samples)
Accepted packet rate average = 0.134086 (18 samples)
	minimum = 0.082587 (18 samples)
	maximum = 0.30834 (18 samples)
Injected flit rate average = 0.134087 (18 samples)
	minimum = 0.069579 (18 samples)
	maximum = 0.349321 (18 samples)
Accepted flit rate average = 0.134087 (18 samples)
	minimum = 0.0825923 (18 samples)
	maximum = 0.30834 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 178643 (inst/sec)
gpgpu_simulation_rate = 3373 (cycle/sec)
gpgpu_silicon_slowdown = 207530x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54740..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54720..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb547d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910dbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2911
gpu_sim_insn = 1245357
gpu_ipc =     427.8107
gpu_tot_sim_cycle = 539244
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.9839
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.4704% 
gpu_tot_occupancy = 51.5489% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       0.1845
partiton_level_parallism_total  =       1.7742
partiton_level_parallism_util =       1.6523
partiton_level_parallism_util_total  =       2.2950
L2_BW  =      16.3902 GB/Sec
L2_BW_total  =     122.1677 GB/Sec
gpu_total_sim_rate=184159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 75615, Miss = 60517, Miss_rate = 0.800, Pending_hits = 6675, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 81339, Miss = 65353, Miss_rate = 0.803, Pending_hits = 7184, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 76165, Miss = 60728, Miss_rate = 0.797, Pending_hits = 6752, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 83673, Miss = 67085, Miss_rate = 0.802, Pending_hits = 7370, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 80201, Miss = 64548, Miss_rate = 0.805, Pending_hits = 7121, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 73619, Miss = 59158, Miss_rate = 0.804, Pending_hits = 6551, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 80046, Miss = 64734, Miss_rate = 0.809, Pending_hits = 7233, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 81583, Miss = 65622, Miss_rate = 0.804, Pending_hits = 7169, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 77471, Miss = 61959, Miss_rate = 0.800, Pending_hits = 6920, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 81086, Miss = 65056, Miss_rate = 0.802, Pending_hits = 7127, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 79910, Miss = 64170, Miss_rate = 0.803, Pending_hits = 6986, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 77232, Miss = 62038, Miss_rate = 0.803, Pending_hits = 6938, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 76328, Miss = 61548, Miss_rate = 0.806, Pending_hits = 6914, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 83062, Miss = 66508, Miss_rate = 0.801, Pending_hits = 7241, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 77706, Miss = 61536, Miss_rate = 0.792, Pending_hits = 6753, Reservation_fails = 225510
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 950560
	L1D_total_cache_miss_rate = 0.8021
	L1D_total_cache_pending_hits = 104934
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224733
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4471, 4287, 4433, 4744, 4467, 4616, 4518, 3897, 4507, 4379, 4058, 4317, 4223, 4056, 4473, 4240, 3957, 3996, 5012, 4590, 5074, 4572, 4784, 4374, 4402, 3799, 4692, 3998, 4628, 4593, 4090, 4662, 506, 495, 495, 517, 484, 484, 484, 495, 473, 528, 506, 495, 495, 495, 495, 484, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3514021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661291
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4904836	W0_Idle:340649	W0_Scoreboard:7692751	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5290328 {8:661291,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105806560 {40:2645164,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 102 
mrq_lat_table:75402 	32080 	24856 	20915 	63684 	25291 	16514 	10439 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807819 	1499713 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	363292 	112526 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170399 	143151 	121970 	180527 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	297 	768 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       129       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       127       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       129       120       144       140       128       136        80        76 
dram[5]:       128       128       128       124       104        97        56        76       128       137       140       148       120       128       107       128 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.073483 10.114706 11.158845 10.087349  9.568048  9.858757  8.260309  7.657778 17.719425 14.466666 30.985294 25.139534 15.743421 14.514792  9.385159 10.198529 
dram[1]: 11.232877 10.415336 11.667925 10.907535  8.862534  9.346591  8.346666  7.843091 15.944445 16.093334 30.347826 30.942028 12.356784 15.218750  9.103572  9.341379 
dram[2]: 10.048193  9.942598 11.505494 10.945946  9.881818  9.467606  8.296482  7.658314 14.304598 15.549383 25.220930 32.484848 14.246988 14.704820  9.496377  9.693141 
dram[3]: 10.285267 10.996784 11.187279 11.850187 10.271294  9.793510  8.069479  7.725537 15.049383 14.796512 23.833334 34.229507 14.506024 13.371585  9.128378  9.902621 
dram[4]: 10.634375  9.576369 11.667883 13.764444 10.860544  9.079670  8.364090  7.841975 17.595745 15.234940 27.855263 29.382353 13.311111 13.356757 10.116982  9.063433 
dram[5]: 10.145401 10.637500 11.089347 11.621212 10.196825  9.494253  7.379464  7.955665 15.256098 15.670520 25.987804 36.263157 14.345679 13.121053  8.921311 10.617530 
average row locality = 273758/24481 = 11.182468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       261       274       253       272       343       353       633       683       137       142        47        52        89        93       269       268 
dram[1]:       248       261       273       265       332       341       619       676       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       360       670       654       153       132        55        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       645       121       137        47        37        80        98       283       243 
dram[4]:       263       253       292       255       334       381       671       621       108       137        47        32        84        92       275       246 
dram[5]:       285       253       257       248       352       373       645       651       130       151        46        27        80       102       249       276 
total dram writes = 24773
bank skew: 683/27 = 25.30
chip skew: 4169/4091 = 1.02
average mf latency per bank:
dram[0]:      25520     30182     26174     28882     18016     21696     10208     11648     78949     70541    505633    606772    272067    332243     22175     27368
dram[1]:      24842     29719     21664     28430     17946     21707      9991     11695     64078     67977    495516   1042008    216280    339562     18908     26713
dram[2]:      25506     21572     23500     21261     18690     15985      9585      9380     53392     58642    414221    821589    273551    192170     20821     20753
dram[3]:      22857     22311     23429     23360     18548     16875      9923      9750     66869     58156    510813    671949    312389    226983     19767     23916
dram[4]:      30227     23403     26459     23272     21953     15261     11342      9377     92013     55261    657050    726392    361923    228483     26261     20717
dram[5]:      28919     26160     31836     26167     21352     17659     12314      9983     76563     57285    700128    940943    397762    226849     29344     21621
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=655285 n_act=4149 n_pre=4133 n_ref_event=94732067769936 n_req=46332 n_rd=43065 n_rd_L2_A=0 n_write=0 n_wr_bk=5384 bw_util=0.1361
n_activity=230349 dram_eff=0.4207
bk0: 3228a 685706i bk1: 3189a 683321i bk2: 2871a 684360i bk3: 3102a 682617i bk4: 2938a 681465i bk5: 3186a 679498i bk6: 2786a 679258i bk7: 2978a 674883i bk8: 2380a 696377i bk9: 2516a 695182i bk10: 2080a 700079i bk11: 2132a 699499i bk12: 2325a 697321i bk13: 2384a 696178i bk14: 2433a 687110i bk15: 2537a 688064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910623
Row_Buffer_Locality_read = 0.940369
Row_Buffer_Locality_write = 0.518519
Bank_Level_Parallism = 2.341273
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.467466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136134 
total_CMD = 711786 
util_bw = 96898 
Wasted_Col = 61238 
Wasted_Row = 25452 
Idle = 528198 

BW Util Bottlenecks: 
RCDc_limit = 22885 
RCDWRc_limit = 7134 
WTRc_limit = 6949 
RTWc_limit = 29112 
CCDLc_limit = 30485 
rwq = 0 
CCDLc_limit_alone = 24425 
WTRc_limit_alone = 6574 
RTWc_limit_alone = 23427 

Commands details: 
total_CMD = 711786 
n_nop = 655285 
Read = 43065 
Write = 0 
L2_Alloc = 0 
L2_WB = 5384 
n_act = 4149 
n_pre = 4133 
n_ref = 94732067769936 
n_req = 46332 
total_req = 48449 

Dual Bus Interface Util: 
issued_total_row = 8282 
issued_total_col = 48449 
Row_Bus_Util =  0.011636 
CoL_Bus_Util = 0.068067 
Either_Row_CoL_Bus_Util = 0.079379 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004071 
queue_avg = 2.405130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=656515 n_act=4072 n_pre=4056 n_ref_event=4560869750798743682 n_req=45252 n_rd=42076 n_rd_L2_A=0 n_write=0 n_wr_bk=5297 bw_util=0.1331
n_activity=225253 dram_eff=0.4206
bk0: 3048a 686139i bk1: 3026a 684365i bk2: 2877a 686015i bk3: 2949a 684111i bk4: 3005a 680465i bk5: 2995a 681522i bk6: 2718a 680186i bk7: 2896a 678232i bk8: 2504a 695612i bk9: 2328a 695892i bk10: 2068a 700405i bk11: 2116a 700082i bk12: 2376a 693590i bk13: 2368a 695201i bk14: 2329a 689245i bk15: 2473a 686468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910148
Row_Buffer_Locality_read = 0.939728
Row_Buffer_Locality_write = 0.518262
Bank_Level_Parallism = 2.349467
Bank_Level_Parallism_Col = 2.374199
Bank_Level_Parallism_Ready = 1.467409
write_to_read_ratio_blp_rw_average = 0.295023
GrpLevelPara = 1.626108 

BW Util details:
bwutil = 0.133110 
total_CMD = 711786 
util_bw = 94746 
Wasted_Col = 59846 
Wasted_Row = 25104 
Idle = 532090 

BW Util Bottlenecks: 
RCDc_limit = 22655 
RCDWRc_limit = 6879 
WTRc_limit = 6422 
RTWc_limit = 27911 
CCDLc_limit = 30124 
rwq = 0 
CCDLc_limit_alone = 24064 
WTRc_limit_alone = 6000 
RTWc_limit_alone = 22273 

Commands details: 
total_CMD = 711786 
n_nop = 656515 
Read = 42076 
Write = 0 
L2_Alloc = 0 
L2_WB = 5297 
n_act = 4072 
n_pre = 4056 
n_ref = 4560869750798743682 
n_req = 45252 
total_req = 47373 

Dual Bus Interface Util: 
issued_total_row = 8128 
issued_total_col = 47373 
Row_Bus_Util =  0.011419 
CoL_Bus_Util = 0.066555 
Either_Row_CoL_Bus_Util = 0.077651 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004161 
queue_avg = 2.314864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31486
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=655936 n_act=4131 n_pre=4115 n_ref_event=0 n_req=45727 n_rd=42440 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.1344
n_activity=225269 dram_eff=0.4248
bk0: 3098a 684933i bk1: 3042a 684204i bk2: 2918a 683933i bk3: 3001a 684005i bk4: 2961a 681171i bk5: 3056a 679432i bk6: 2851a 677643i bk7: 2901a 675304i bk8: 2396a 695026i bk9: 2436a 695461i bk10: 2136a 699146i bk11: 2128a 700042i bk12: 2301a 695328i bk13: 2353a 694565i bk14: 2398a 688414i bk15: 2464a 687668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909747
Row_Buffer_Locality_read = 0.940598
Row_Buffer_Locality_write = 0.511409
Bank_Level_Parallism = 2.409901
Bank_Level_Parallism_Col = 2.431186
Bank_Level_Parallism_Ready = 1.477589
write_to_read_ratio_blp_rw_average = 0.307426
GrpLevelPara = 1.651883 

BW Util details:
bwutil = 0.134445 
total_CMD = 711786 
util_bw = 95696 
Wasted_Col = 59632 
Wasted_Row = 24753 
Idle = 531705 

BW Util Bottlenecks: 
RCDc_limit = 22134 
RCDWRc_limit = 7087 
WTRc_limit = 6216 
RTWc_limit = 29857 
CCDLc_limit = 30098 
rwq = 0 
CCDLc_limit_alone = 23848 
WTRc_limit_alone = 5853 
RTWc_limit_alone = 23970 

Commands details: 
total_CMD = 711786 
n_nop = 655936 
Read = 42440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4131 
n_pre = 4115 
n_ref = 0 
n_req = 45727 
total_req = 47848 

Dual Bus Interface Util: 
issued_total_row = 8246 
issued_total_col = 47848 
Row_Bus_Util =  0.011585 
CoL_Bus_Util = 0.067222 
Either_Row_CoL_Bus_Util = 0.078465 
Issued_on_Two_Bus_Simul_Util = 0.000343 
issued_two_Eff = 0.004369 
queue_avg = 2.488893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=656308 n_act=4061 n_pre=4045 n_ref_event=13984 n_req=45513 n_rd=42329 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.1338
n_activity=224414 dram_eff=0.4245
bk0: 3045a 685839i bk1: 3168a 683830i bk2: 2937a 685227i bk3: 2941a 686184i bk4: 2993a 683024i bk5: 3023a 679674i bk6: 2802a 678394i bk7: 2810a 677640i bk8: 2364a 695896i bk9: 2464a 695568i bk10: 2116a 699983i bk11: 2068a 701170i bk12: 2341a 697678i bk13: 2364a 693381i bk14: 2461a 688250i bk15: 2432a 687751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910905
Row_Buffer_Locality_read = 0.940584
Row_Buffer_Locality_write = 0.516332
Bank_Level_Parallism = 2.352216
Bank_Level_Parallism_Col = 2.372727
Bank_Level_Parallism_Ready = 1.461797
write_to_read_ratio_blp_rw_average = 0.296496
GrpLevelPara = 1.644893 

BW Util details:
bwutil = 0.133824 
total_CMD = 711786 
util_bw = 95254 
Wasted_Col = 58492 
Wasted_Row = 25011 
Idle = 533029 

BW Util Bottlenecks: 
RCDc_limit = 22069 
RCDWRc_limit = 6868 
WTRc_limit = 5956 
RTWc_limit = 27185 
CCDLc_limit = 29294 
rwq = 0 
CCDLc_limit_alone = 23678 
WTRc_limit_alone = 5653 
RTWc_limit_alone = 21872 

Commands details: 
total_CMD = 711786 
n_nop = 656308 
Read = 42329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4061 
n_pre = 4045 
n_ref = 13984 
n_req = 45513 
total_req = 47627 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 47627 
Row_Bus_Util =  0.011388 
CoL_Bus_Util = 0.066912 
Either_Row_CoL_Bus_Util = 0.077942 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.004596 
queue_avg = 2.420059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=656794 n_act=3985 n_pre=3969 n_ref_event=0 n_req=45150 n_rd=41963 n_rd_L2_A=0 n_write=0 n_wr_bk=5292 bw_util=0.1328
n_activity=223240 dram_eff=0.4234
bk0: 3161a 683087i bk1: 3081a 683821i bk2: 2941a 683448i bk3: 2885a 687879i bk4: 2927a 683462i bk5: 3005a 680214i bk6: 2897a 679289i bk7: 2761a 678397i bk8: 2404a 695811i bk9: 2444a 695086i bk10: 2092a 699930i bk11: 1980a 700893i bk12: 2328a 694800i bk13: 2392a 695628i bk14: 2441a 688258i bk15: 2224a 689773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911872
Row_Buffer_Locality_read = 0.941353
Row_Buffer_Locality_write = 0.523690
Bank_Level_Parallism = 2.349573
Bank_Level_Parallism_Col = 2.385488
Bank_Level_Parallism_Ready = 1.478150
write_to_read_ratio_blp_rw_average = 0.296667
GrpLevelPara = 1.631305 

BW Util details:
bwutil = 0.132779 
total_CMD = 711786 
util_bw = 94510 
Wasted_Col = 58694 
Wasted_Row = 25515 
Idle = 533067 

BW Util Bottlenecks: 
RCDc_limit = 21772 
RCDWRc_limit = 6957 
WTRc_limit = 6221 
RTWc_limit = 26705 
CCDLc_limit = 29682 
rwq = 0 
CCDLc_limit_alone = 23908 
WTRc_limit_alone = 5895 
RTWc_limit_alone = 21257 

Commands details: 
total_CMD = 711786 
n_nop = 656794 
Read = 41963 
Write = 0 
L2_Alloc = 0 
L2_WB = 5292 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 45150 
total_req = 47255 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 47255 
Row_Bus_Util =  0.011175 
CoL_Bus_Util = 0.066389 
Either_Row_CoL_Bus_Util = 0.077259 
Issued_on_Two_Bus_Simul_Util = 0.000305 
issued_two_Eff = 0.003946 
queue_avg = 2.398451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711786 n_nop=655888 n_act=4121 n_pre=4105 n_ref_event=94732070361104 n_req=45784 n_rd=42533 n_rd_L2_A=0 n_write=0 n_wr_bk=5375 bw_util=0.1346
n_activity=228530 dram_eff=0.4193
bk0: 3161a 683111i bk1: 3178a 684524i bk2: 2993a 685870i bk3: 2853a 685938i bk4: 2910a 682974i bk5: 3000a 681058i bk6: 2861a 677567i bk7: 2789a 677657i bk8: 2420a 695787i bk9: 2616a 695007i bk10: 2104a 700122i bk11: 2052a 700961i bk12: 2256a 694834i bk13: 2400a 693770i bk14: 2504a 688049i bk15: 2436a 687245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910165
Row_Buffer_Locality_read = 0.940399
Row_Buffer_Locality_write = 0.514611
Bank_Level_Parallism = 2.336479
Bank_Level_Parallism_Col = 2.365964
Bank_Level_Parallism_Ready = 1.450181
write_to_read_ratio_blp_rw_average = 0.300392
GrpLevelPara = 1.634225 

BW Util details:
bwutil = 0.134613 
total_CMD = 711786 
util_bw = 95816 
Wasted_Col = 60510 
Wasted_Row = 25861 
Idle = 529599 

BW Util Bottlenecks: 
RCDc_limit = 22822 
RCDWRc_limit = 7278 
WTRc_limit = 6515 
RTWc_limit = 28646 
CCDLc_limit = 30035 
rwq = 0 
CCDLc_limit_alone = 24262 
WTRc_limit_alone = 6145 
RTWc_limit_alone = 23243 

Commands details: 
total_CMD = 711786 
n_nop = 655888 
Read = 42533 
Write = 0 
L2_Alloc = 0 
L2_WB = 5375 
n_act = 4121 
n_pre = 4105 
n_ref = 94732070361104 
n_req = 45784 
total_req = 47908 

Dual Bus Interface Util: 
issued_total_row = 8226 
issued_total_col = 47908 
Row_Bus_Util =  0.011557 
CoL_Bus_Util = 0.067307 
Either_Row_CoL_Bus_Util = 0.078532 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.004222 
queue_avg = 2.411448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250915, Miss = 36233, Miss_rate = 0.144, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 248265, Miss = 30760, Miss_rate = 0.124, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 242167, Miss = 29704, Miss_rate = 0.123, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 248758, Miss = 29848, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 242829, Miss = 30375, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 242660, Miss = 30203, Miss_rate = 0.124, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 243293, Miss = 29454, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 242884, Miss = 29927, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 247269, Miss = 29339, Miss_rate = 0.119, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 241090, Miss = 28993, Miss_rate = 0.120, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 247263, Miss = 29806, Miss_rate = 0.121, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 243598, Miss = 29767, Miss_rate = 0.122, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2940991
L2_total_cache_misses = 364409
L2_total_cache_miss_rate = 0.1239
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2390690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 195103
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2645164
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.400
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2940991
icnt_total_pkts_simt_to_mem=956833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01425
	minimum = 5
	maximum = 6
Network latency average = 5.01425
	minimum = 5
	maximum = 6
Slowest packet = 3895031
Flit latency average = 5.01425
	minimum = 5
	maximum = 6
Slowest flit = 3895158
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0339326
	minimum = 0.00961869 (at node 7)
	maximum = 0.0645826 (at node 20)
Accepted packet rate average = 0.0339326
	minimum = 0.014428 (at node 23)
	maximum = 0.0553075 (at node 2)
Injected flit rate average = 0.0339326
	minimum = 0.00961869 (at node 7)
	maximum = 0.0645826 (at node 20)
Accepted flit rate average= 0.0339326
	minimum = 0.014428 (at node 23)
	maximum = 0.0553075 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.3591 (19 samples)
	minimum = 5 (19 samples)
	maximum = 180.842 (19 samples)
Network latency average = 24.8256 (19 samples)
	minimum = 5 (19 samples)
	maximum = 177.158 (19 samples)
Flit latency average = 24.8254 (19 samples)
	minimum = 5 (19 samples)
	maximum = 177.158 (19 samples)
Fragmentation average = 3.83608e-06 (19 samples)
	minimum = 0 (19 samples)
	maximum = 3.57895 (19 samples)
Injected packet rate average = 0.128814 (19 samples)
	minimum = 0.066422 (19 samples)
	maximum = 0.334334 (19 samples)
Accepted packet rate average = 0.128814 (19 samples)
	minimum = 0.0789997 (19 samples)
	maximum = 0.295022 (19 samples)
Injected flit rate average = 0.128816 (19 samples)
	minimum = 0.0664232 (19 samples)
	maximum = 0.334334 (19 samples)
Accepted flit rate average = 0.128816 (19 samples)
	minimum = 0.0790047 (19 samples)
	maximum = 0.295022 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 184159 (inst/sec)
gpgpu_simulation_rate = 3349 (cycle/sec)
gpgpu_silicon_slowdown = 209017x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeceb54760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeceb5475c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562885910fa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1638
gpu_sim_insn = 1114112
gpu_ipc =     680.1661
gpu_tot_sim_cycle = 540882
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      56.8772
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.1356% 
gpu_tot_occupancy = 51.6424% 
max_total_param_size = 0
gpu_stall_dramfull = 840507
gpu_stall_icnt2sh    = 1411985
partiton_level_parallism =       0.3126
partiton_level_parallism_total  =       1.7697
partiton_level_parallism_util =       1.4183
partiton_level_parallism_util_total  =       2.2942
L2_BW  =      28.0068 GB/Sec
L2_BW_total  =     121.8825 GB/Sec
gpu_total_sim_rate=189900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2415
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5869
L1D_cache:
	L1D_cache_core[0]: Access = 75759, Miss = 60553, Miss_rate = 0.799, Pending_hits = 6783, Reservation_fails = 234974
	L1D_cache_core[1]: Access = 81467, Miss = 65385, Miss_rate = 0.803, Pending_hits = 7280, Reservation_fails = 243334
	L1D_cache_core[2]: Access = 76293, Miss = 60760, Miss_rate = 0.796, Pending_hits = 6848, Reservation_fails = 240066
	L1D_cache_core[3]: Access = 83817, Miss = 67121, Miss_rate = 0.801, Pending_hits = 7478, Reservation_fails = 248869
	L1D_cache_core[4]: Access = 80329, Miss = 64580, Miss_rate = 0.804, Pending_hits = 7217, Reservation_fails = 247794
	L1D_cache_core[5]: Access = 73763, Miss = 59194, Miss_rate = 0.802, Pending_hits = 6659, Reservation_fails = 235037
	L1D_cache_core[6]: Access = 80190, Miss = 64770, Miss_rate = 0.808, Pending_hits = 7341, Reservation_fails = 257114
	L1D_cache_core[7]: Access = 81711, Miss = 65654, Miss_rate = 0.803, Pending_hits = 7265, Reservation_fails = 249635
	L1D_cache_core[8]: Access = 77615, Miss = 61995, Miss_rate = 0.799, Pending_hits = 7028, Reservation_fails = 245595
	L1D_cache_core[9]: Access = 81230, Miss = 65092, Miss_rate = 0.801, Pending_hits = 7235, Reservation_fails = 245134
	L1D_cache_core[10]: Access = 80054, Miss = 64206, Miss_rate = 0.802, Pending_hits = 7094, Reservation_fails = 253325
	L1D_cache_core[11]: Access = 77360, Miss = 62070, Miss_rate = 0.802, Pending_hits = 7034, Reservation_fails = 242683
	L1D_cache_core[12]: Access = 76456, Miss = 61580, Miss_rate = 0.805, Pending_hits = 7010, Reservation_fails = 244273
	L1D_cache_core[13]: Access = 83190, Miss = 66540, Miss_rate = 0.800, Pending_hits = 7337, Reservation_fails = 251294
	L1D_cache_core[14]: Access = 77850, Miss = 61572, Miss_rate = 0.791, Pending_hits = 6861, Reservation_fails = 225510
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 951072
	L1D_total_cache_miss_rate = 0.8012
	L1D_total_cache_pending_hits = 106470
	L1D_total_cache_reservation_fails = 3664637
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3661403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245213
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5869
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3118589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 723
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542091
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3234
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5869
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4525, 4341, 4487, 4798, 4521, 4670, 4572, 3951, 4561, 4433, 4112, 4371, 4277, 4110, 4527, 4294, 4011, 4050, 5066, 4644, 5128, 4626, 4838, 4428, 4456, 3853, 4746, 4052, 4682, 4647, 4144, 4716, 560, 549, 549, 571, 538, 538, 538, 549, 527, 582, 560, 549, 549, 549, 549, 538, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3514021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661803
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2813569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4909181	W0_Idle:340964	W0_Scoreboard:7697935	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5294424 {8:661803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105888480 {40:2647212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1711 
max_icnt2mem_latency = 1335 
maxmrqlatency = 804 
max_icnt2sh_latency = 280 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 102 
mrq_lat_table:75402 	32080 	24856 	20915 	63684 	25291 	16514 	10439 	4326 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	809867 	1499713 	621621 	11478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	42 	8 	363804 	112526 	223142 	222014 	35503 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	172379 	143219 	121970 	180527 	1394106 	930335 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	768 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       112        93        64        72       129       128       144       128       132       108       120       112 
dram[1]:       128       128       104       105       108        84        96        57       128       128       129       144       128       132        80        57 
dram[2]:       128       128       108       128        92       112        75        76       127       132       144       152       128       128        81       112 
dram[3]:       128       128       128       128       104        91        68        56       120       128       144       144       116       112        80        60 
dram[4]:       128       128       105       128       120        92        92        84       129       120       144       140       128       136        80        76 
dram[5]:       128       128       128       124       104        97        56        76       128       137       140       148       120       128       107       128 
maximum service time to same row:
dram[0]:     22763     22150     22295     20610     25362     22310     19299     18975     28527     27132     35286     32459     22332     20454     21446     18007 
dram[1]:     33303     31307     25712     20169     17572     26781     16808     14825     19497     26858     37735     41047     20658     26316     17852     25615 
dram[2]:     23463     27196     26067     23834     23542     29940     10896     16122     41122     48126     35707     38347     20478     22137     19108     21554 
dram[3]:     31608     22104     27623     29766     21925     32106     19509     11950     25456     40385     41174     30505     21839     22288     17509     21151 
dram[4]:     29788     21222     19365     29622     40373     19816     15174     17400     25651     23099     34090     29785     26521     23222     30950     23078 
dram[5]:     27897     21691     23928     27765     18741     22243     14526     17545     26957     27144     22795     48509     23794     22632     21164     30009 
average row accesses per activate:
dram[0]: 11.073483 10.114706 11.158845 10.087349  9.568048  9.858757  8.260309  7.657778 17.719425 14.466666 30.985294 25.139534 15.743421 14.514792  9.385159 10.198529 
dram[1]: 11.232877 10.415336 11.667925 10.907535  8.862534  9.346591  8.346666  7.843091 15.944445 16.093334 30.347826 30.942028 12.356784 15.218750  9.103572  9.341379 
dram[2]: 10.048193  9.942598 11.505494 10.945946  9.881818  9.467606  8.296482  7.658314 14.304598 15.549383 25.220930 32.484848 14.246988 14.704820  9.496377  9.693141 
dram[3]: 10.285267 10.996784 11.187279 11.850187 10.271294  9.793510  8.069479  7.725537 15.049383 14.796512 23.833334 34.229507 14.506024 13.371585  9.128378  9.902621 
dram[4]: 10.634375  9.576369 11.667883 13.764444 10.860544  9.079670  8.364090  7.841975 17.595745 15.234940 27.855263 29.382353 13.311111 13.356757 10.116982  9.063433 
dram[5]: 10.145401 10.637500 11.089347 11.621212 10.196825  9.494253  7.379464  7.955665 15.256098 15.670520 25.987804 36.263157 14.345679 13.121053  8.921311 10.617530 
average row locality = 273758/24481 = 11.182468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       261       274       253       272       343       353       633       683       137       142        47        52        89        93       269       268 
dram[1]:       248       261       273       265       332       341       619       676       126       143        45        30       106        89       277       264 
dram[2]:       259       274       272       266       322       360       670       654       153       132        55        28        85       108       276       255 
dram[3]:       276       283       266       270       332       360       646       645       121       137        47        37        80        98       283       243 
dram[4]:       263       253       292       255       334       381       671       621       108       137        47        32        84        92       275       246 
dram[5]:       285       253       257       248       352       373       645       651       130       151        46        27        80       102       249       276 
total dram writes = 24773
bank skew: 683/27 = 25.30
chip skew: 4169/4091 = 1.02
average mf latency per bank:
dram[0]:      25520     30182     26174     28882     18016     21696     10208     11648     79073     70660    505766    606873    272067    332243     22175     27368
dram[1]:      24842     29719     21664     28430     17946     21707      9991     11695     64212     68095    495656   1042183    216280    339562     18908     26713
dram[2]:      25506     21572     23500     21261     18690     15985      9585      9380     53503     58770    414335    821776    273551    192170     20821     20753
dram[3]:      22857     22311     23429     23360     18548     16875      9923      9750     67007     58278    510947    672090    312389    226983     19767     23916
dram[4]:      30227     23403     26459     23272     21953     15261     11342      9377     92170     55383    657162    726557    361923    228483     26261     20717
dram[5]:      28919     26160     31836     26167     21352     17659     12314      9983     76692     57396    700242    941137    397762    226849     29344     21621
maximum mf latency per bank:
dram[0]:       1294      1452      1512      1566      1398      1437      1335      1380      1344      1477      1359      1391      1231      1419      1392      1519
dram[1]:       1413      1433      1608      1711      1327      1468      1305      1375      1311      1403      1305      1527      1422      1300      1425      1384
dram[2]:       1311      1481      1419      1477      1472      1637      1408      1324      1563      1220      1373      1261      1524      1464      1495      1450
dram[3]:       1288      1300      1497      1516      1372      1331      1296      1258      1369      1168      1313      1231      1554      1454      1490      1501
dram[4]:       1396      1341      1492      1470      1542      1369      1545      1659      1594      1366      1338      1303      1517      1397      1524      1499
dram[5]:       1426      1357      1463      1564      1421      1327      1567      1522      1510      1311      1418      1354      1366      1322      1344      1434
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=657446 n_act=4149 n_pre=4133 n_ref_event=94732067769936 n_req=46332 n_rd=43065 n_rd_L2_A=0 n_write=0 n_wr_bk=5384 bw_util=0.1357
n_activity=230349 dram_eff=0.4207
bk0: 3228a 687867i bk1: 3189a 685482i bk2: 2871a 686521i bk3: 3102a 684778i bk4: 2938a 683626i bk5: 3186a 681659i bk6: 2786a 681419i bk7: 2978a 677044i bk8: 2380a 698538i bk9: 2516a 697343i bk10: 2080a 702240i bk11: 2132a 701660i bk12: 2325a 699482i bk13: 2384a 698339i bk14: 2433a 689271i bk15: 2537a 690225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910623
Row_Buffer_Locality_read = 0.940369
Row_Buffer_Locality_write = 0.518519
Bank_Level_Parallism = 2.341273
Bank_Level_Parallism_Col = 0.674105
Bank_Level_Parallism_Ready = 1.467466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.135722 
total_CMD = 713947 
util_bw = 96898 
Wasted_Col = 61238 
Wasted_Row = 25452 
Idle = 530359 

BW Util Bottlenecks: 
RCDc_limit = 22885 
RCDWRc_limit = 7134 
WTRc_limit = 6949 
RTWc_limit = 29112 
CCDLc_limit = 30485 
rwq = 0 
CCDLc_limit_alone = 24425 
WTRc_limit_alone = 6574 
RTWc_limit_alone = 23427 

Commands details: 
total_CMD = 713947 
n_nop = 657446 
Read = 43065 
Write = 0 
L2_Alloc = 0 
L2_WB = 5384 
n_act = 4149 
n_pre = 4133 
n_ref = 94732067769936 
n_req = 46332 
total_req = 48449 

Dual Bus Interface Util: 
issued_total_row = 8282 
issued_total_col = 48449 
Row_Bus_Util =  0.011600 
CoL_Bus_Util = 0.067861 
Either_Row_CoL_Bus_Util = 0.079139 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.004071 
queue_avg = 2.397850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=658676 n_act=4072 n_pre=4056 n_ref_event=4560869750798743682 n_req=45252 n_rd=42076 n_rd_L2_A=0 n_write=0 n_wr_bk=5297 bw_util=0.1327
n_activity=225253 dram_eff=0.4206
bk0: 3048a 688300i bk1: 3026a 686526i bk2: 2877a 688176i bk3: 2949a 686272i bk4: 3005a 682626i bk5: 2995a 683683i bk6: 2718a 682347i bk7: 2896a 680393i bk8: 2504a 697773i bk9: 2328a 698053i bk10: 2068a 702566i bk11: 2116a 702243i bk12: 2376a 695751i bk13: 2368a 697362i bk14: 2329a 691406i bk15: 2473a 688629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910148
Row_Buffer_Locality_read = 0.939728
Row_Buffer_Locality_write = 0.518262
Bank_Level_Parallism = 2.349467
Bank_Level_Parallism_Col = 2.374199
Bank_Level_Parallism_Ready = 1.467409
write_to_read_ratio_blp_rw_average = 0.295023
GrpLevelPara = 1.626108 

BW Util details:
bwutil = 0.132707 
total_CMD = 713947 
util_bw = 94746 
Wasted_Col = 59846 
Wasted_Row = 25104 
Idle = 534251 

BW Util Bottlenecks: 
RCDc_limit = 22655 
RCDWRc_limit = 6879 
WTRc_limit = 6422 
RTWc_limit = 27911 
CCDLc_limit = 30124 
rwq = 0 
CCDLc_limit_alone = 24064 
WTRc_limit_alone = 6000 
RTWc_limit_alone = 22273 

Commands details: 
total_CMD = 713947 
n_nop = 658676 
Read = 42076 
Write = 0 
L2_Alloc = 0 
L2_WB = 5297 
n_act = 4072 
n_pre = 4056 
n_ref = 4560869750798743682 
n_req = 45252 
total_req = 47373 

Dual Bus Interface Util: 
issued_total_row = 8128 
issued_total_col = 47373 
Row_Bus_Util =  0.011385 
CoL_Bus_Util = 0.066354 
Either_Row_CoL_Bus_Util = 0.077416 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.004161 
queue_avg = 2.307858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=658097 n_act=4131 n_pre=4115 n_ref_event=0 n_req=45727 n_rd=42440 n_rd_L2_A=0 n_write=0 n_wr_bk=5408 bw_util=0.134
n_activity=225269 dram_eff=0.4248
bk0: 3098a 687094i bk1: 3042a 686365i bk2: 2918a 686094i bk3: 3001a 686166i bk4: 2961a 683332i bk5: 3056a 681593i bk6: 2851a 679804i bk7: 2901a 677465i bk8: 2396a 697187i bk9: 2436a 697622i bk10: 2136a 701307i bk11: 2128a 702203i bk12: 2301a 697489i bk13: 2353a 696726i bk14: 2398a 690575i bk15: 2464a 689829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909747
Row_Buffer_Locality_read = 0.940598
Row_Buffer_Locality_write = 0.511409
Bank_Level_Parallism = 2.409901
Bank_Level_Parallism_Col = 2.431186
Bank_Level_Parallism_Ready = 1.477589
write_to_read_ratio_blp_rw_average = 0.307426
GrpLevelPara = 1.651883 

BW Util details:
bwutil = 0.134038 
total_CMD = 713947 
util_bw = 95696 
Wasted_Col = 59632 
Wasted_Row = 24753 
Idle = 533866 

BW Util Bottlenecks: 
RCDc_limit = 22134 
RCDWRc_limit = 7087 
WTRc_limit = 6216 
RTWc_limit = 29857 
CCDLc_limit = 30098 
rwq = 0 
CCDLc_limit_alone = 23848 
WTRc_limit_alone = 5853 
RTWc_limit_alone = 23970 

Commands details: 
total_CMD = 713947 
n_nop = 658097 
Read = 42440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5408 
n_act = 4131 
n_pre = 4115 
n_ref = 0 
n_req = 45727 
total_req = 47848 

Dual Bus Interface Util: 
issued_total_row = 8246 
issued_total_col = 47848 
Row_Bus_Util =  0.011550 
CoL_Bus_Util = 0.067019 
Either_Row_CoL_Bus_Util = 0.078227 
Issued_on_Two_Bus_Simul_Util = 0.000342 
issued_two_Eff = 0.004369 
queue_avg = 2.481359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=658469 n_act=4061 n_pre=4045 n_ref_event=13984 n_req=45513 n_rd=42329 n_rd_L2_A=0 n_write=0 n_wr_bk=5298 bw_util=0.1334
n_activity=224414 dram_eff=0.4245
bk0: 3045a 688000i bk1: 3168a 685991i bk2: 2937a 687388i bk3: 2941a 688345i bk4: 2993a 685185i bk5: 3023a 681835i bk6: 2802a 680555i bk7: 2810a 679801i bk8: 2364a 698057i bk9: 2464a 697729i bk10: 2116a 702144i bk11: 2068a 703331i bk12: 2341a 699839i bk13: 2364a 695542i bk14: 2461a 690411i bk15: 2432a 689912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910905
Row_Buffer_Locality_read = 0.940584
Row_Buffer_Locality_write = 0.516332
Bank_Level_Parallism = 2.352216
Bank_Level_Parallism_Col = 2.372727
Bank_Level_Parallism_Ready = 1.461797
write_to_read_ratio_blp_rw_average = 0.296496
GrpLevelPara = 1.644893 

BW Util details:
bwutil = 0.133419 
total_CMD = 713947 
util_bw = 95254 
Wasted_Col = 58492 
Wasted_Row = 25011 
Idle = 535190 

BW Util Bottlenecks: 
RCDc_limit = 22069 
RCDWRc_limit = 6868 
WTRc_limit = 5956 
RTWc_limit = 27185 
CCDLc_limit = 29294 
rwq = 0 
CCDLc_limit_alone = 23678 
WTRc_limit_alone = 5653 
RTWc_limit_alone = 21872 

Commands details: 
total_CMD = 713947 
n_nop = 658469 
Read = 42329 
Write = 0 
L2_Alloc = 0 
L2_WB = 5298 
n_act = 4061 
n_pre = 4045 
n_ref = 13984 
n_req = 45513 
total_req = 47627 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 47627 
Row_Bus_Util =  0.011354 
CoL_Bus_Util = 0.066709 
Either_Row_CoL_Bus_Util = 0.077706 
Issued_on_Two_Bus_Simul_Util = 0.000357 
issued_two_Eff = 0.004596 
queue_avg = 2.412734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=658955 n_act=3985 n_pre=3969 n_ref_event=0 n_req=45150 n_rd=41963 n_rd_L2_A=0 n_write=0 n_wr_bk=5292 bw_util=0.1324
n_activity=223240 dram_eff=0.4234
bk0: 3161a 685248i bk1: 3081a 685982i bk2: 2941a 685609i bk3: 2885a 690040i bk4: 2927a 685623i bk5: 3005a 682375i bk6: 2897a 681450i bk7: 2761a 680558i bk8: 2404a 697972i bk9: 2444a 697247i bk10: 2092a 702091i bk11: 1980a 703054i bk12: 2328a 696961i bk13: 2392a 697789i bk14: 2441a 690419i bk15: 2224a 691934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911872
Row_Buffer_Locality_read = 0.941353
Row_Buffer_Locality_write = 0.523690
Bank_Level_Parallism = 2.349573
Bank_Level_Parallism_Col = 2.385488
Bank_Level_Parallism_Ready = 1.478150
write_to_read_ratio_blp_rw_average = 0.296667
GrpLevelPara = 1.631305 

BW Util details:
bwutil = 0.132377 
total_CMD = 713947 
util_bw = 94510 
Wasted_Col = 58694 
Wasted_Row = 25515 
Idle = 535228 

BW Util Bottlenecks: 
RCDc_limit = 21772 
RCDWRc_limit = 6957 
WTRc_limit = 6221 
RTWc_limit = 26705 
CCDLc_limit = 29682 
rwq = 0 
CCDLc_limit_alone = 23908 
WTRc_limit_alone = 5895 
RTWc_limit_alone = 21257 

Commands details: 
total_CMD = 713947 
n_nop = 658955 
Read = 41963 
Write = 0 
L2_Alloc = 0 
L2_WB = 5292 
n_act = 3985 
n_pre = 3969 
n_ref = 0 
n_req = 45150 
total_req = 47255 

Dual Bus Interface Util: 
issued_total_row = 7954 
issued_total_col = 47255 
Row_Bus_Util =  0.011141 
CoL_Bus_Util = 0.066188 
Either_Row_CoL_Bus_Util = 0.077025 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.003946 
queue_avg = 2.391191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713947 n_nop=658049 n_act=4121 n_pre=4105 n_ref_event=94732070361104 n_req=45784 n_rd=42533 n_rd_L2_A=0 n_write=0 n_wr_bk=5375 bw_util=0.1342
n_activity=228530 dram_eff=0.4193
bk0: 3161a 685272i bk1: 3178a 686685i bk2: 2993a 688031i bk3: 2853a 688099i bk4: 2910a 685135i bk5: 3000a 683219i bk6: 2861a 679728i bk7: 2789a 679818i bk8: 2420a 697948i bk9: 2616a 697168i bk10: 2104a 702283i bk11: 2052a 703122i bk12: 2256a 696995i bk13: 2400a 695931i bk14: 2504a 690210i bk15: 2436a 689406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910165
Row_Buffer_Locality_read = 0.940399
Row_Buffer_Locality_write = 0.514611
Bank_Level_Parallism = 2.336479
Bank_Level_Parallism_Col = 2.365964
Bank_Level_Parallism_Ready = 1.450181
write_to_read_ratio_blp_rw_average = 0.300392
GrpLevelPara = 1.634225 

BW Util details:
bwutil = 0.134206 
total_CMD = 713947 
util_bw = 95816 
Wasted_Col = 60510 
Wasted_Row = 25861 
Idle = 531760 

BW Util Bottlenecks: 
RCDc_limit = 22822 
RCDWRc_limit = 7278 
WTRc_limit = 6515 
RTWc_limit = 28646 
CCDLc_limit = 30035 
rwq = 0 
CCDLc_limit_alone = 24262 
WTRc_limit_alone = 6145 
RTWc_limit_alone = 23243 

Commands details: 
total_CMD = 713947 
n_nop = 658049 
Read = 42533 
Write = 0 
L2_Alloc = 0 
L2_WB = 5375 
n_act = 4121 
n_pre = 4105 
n_ref = 94732070361104 
n_req = 45784 
total_req = 47908 

Dual Bus Interface Util: 
issued_total_row = 8226 
issued_total_col = 47908 
Row_Bus_Util =  0.011522 
CoL_Bus_Util = 0.067103 
Either_Row_CoL_Bus_Util = 0.078294 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.004222 
queue_avg = 2.404149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251091, Miss = 36233, Miss_rate = 0.144, Pending_hits = 46, Reservation_fails = 362
L2_cache_bank[1]: Access = 248433, Miss = 30760, Miss_rate = 0.124, Pending_hits = 12, Reservation_fails = 13
L2_cache_bank[2]: Access = 242343, Miss = 29704, Miss_rate = 0.123, Pending_hits = 21, Reservation_fails = 120
L2_cache_bank[3]: Access = 248926, Miss = 29848, Miss_rate = 0.120, Pending_hits = 17, Reservation_fails = 17
L2_cache_bank[4]: Access = 243005, Miss = 30375, Miss_rate = 0.125, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[5]: Access = 242828, Miss = 30203, Miss_rate = 0.124, Pending_hits = 29, Reservation_fails = 14
L2_cache_bank[6]: Access = 243469, Miss = 29454, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 16
L2_cache_bank[7]: Access = 243052, Miss = 29927, Miss_rate = 0.123, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[8]: Access = 247437, Miss = 29339, Miss_rate = 0.119, Pending_hits = 16, Reservation_fails = 19
L2_cache_bank[9]: Access = 241258, Miss = 28993, Miss_rate = 0.120, Pending_hits = 21, Reservation_fails = 19
L2_cache_bank[10]: Access = 247431, Miss = 29806, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 14
L2_cache_bank[11]: Access = 243766, Miss = 29767, Miss_rate = 0.122, Pending_hits = 18, Reservation_fails = 9
L2_total_cache_accesses = 2943039
L2_total_cache_misses = 364409
L2_total_cache_miss_rate = 0.1238
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 846
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2392738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 195103
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95250
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2647212
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.399
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2943039
icnt_total_pkts_simt_to_mem=957345
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06914
	minimum = 5
	maximum = 10
Network latency average = 5.06914
	minimum = 5
	maximum = 10
Slowest packet = 3897954
Flit latency average = 5.06914
	minimum = 5
	maximum = 10
Slowest flit = 3898081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578845
	minimum = 0.019536 (at node 1)
	maximum = 0.107448 (at node 15)
Accepted packet rate average = 0.0578845
	minimum = 0.025641 (at node 16)
	maximum = 0.0879121 (at node 0)
Injected flit rate average = 0.0578845
	minimum = 0.019536 (at node 1)
	maximum = 0.107448 (at node 15)
Accepted flit rate average= 0.0578845
	minimum = 0.025641 (at node 16)
	maximum = 0.0879121 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.2946 (20 samples)
	minimum = 5 (20 samples)
	maximum = 172.3 (20 samples)
Network latency average = 23.8378 (20 samples)
	minimum = 5 (20 samples)
	maximum = 168.8 (20 samples)
Flit latency average = 23.8376 (20 samples)
	minimum = 5 (20 samples)
	maximum = 168.8 (20 samples)
Fragmentation average = 3.64428e-06 (20 samples)
	minimum = 0 (20 samples)
	maximum = 3.4 (20 samples)
Injected packet rate average = 0.125268 (20 samples)
	minimum = 0.0640777 (20 samples)
	maximum = 0.32299 (20 samples)
Accepted packet rate average = 0.125268 (20 samples)
	minimum = 0.0763318 (20 samples)
	maximum = 0.284667 (20 samples)
Injected flit rate average = 0.125269 (20 samples)
	minimum = 0.0640789 (20 samples)
	maximum = 0.32299 (20 samples)
Accepted flit rate average = 0.125269 (20 samples)
	minimum = 0.0763365 (20 samples)
	maximum = 0.284667 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 189900 (inst/sec)
gpgpu_simulation_rate = 3338 (cycle/sec)
gpgpu_silicon_slowdown = 209706x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
