<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_i2s.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_i2s.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_I2S_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_I2S_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 I2S</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Inter-IC Sound / Synchronous Audio Interface</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_I2S_TCSR - SAI Transmit Control Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_I2S_TCR1 - SAI Transmit Configuration 1 Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_I2S_TCR2 - SAI Transmit Configuration 2 Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_I2S_TCR3 - SAI Transmit Configuration 3 Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_I2S_TCR4 - SAI Transmit Configuration 4 Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_I2S_TCR5 - SAI Transmit Configuration 5 Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_I2S_TDRn - SAI Transmit Data Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_I2S_TFRn - SAI Transmit FIFO Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_I2S_TMR - SAI Transmit Mask Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_I2S_RCSR - SAI Receive Control Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_I2S_RCR1 - SAI Receive Configuration 1 Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_I2S_RCR2 - SAI Receive Configuration 2 Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_I2S_RCR3 - SAI Receive Configuration 3 Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_I2S_RCR4 - SAI Receive Configuration 4 Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_I2S_RCR5 - SAI Receive Configuration 5 Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_I2S_RDRn - SAI Receive Data Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_I2S_RFRn - SAI Receive FIFO Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_I2S_RMR - SAI Receive Mask Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_I2S_MCR - SAI MCLK Control Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_I2S_MDR - SAI MCLK Divide Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - hw_i2s_t - Struct containing all module registers.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define HW_I2S_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * HW_I2S_TCSR - SAI Transmit Control Register</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcsr.html">  127</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcsr.html">_hw_i2s_tcsr</a></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint32_t U;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html">  130</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html">_hw_i2s_tcsr_bitfields</a></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    {</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a4997be3a7966cdfa7cfd0039bab7a0f2">  132</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a4997be3a7966cdfa7cfd0039bab7a0f2">FRDE</a> : 1;             </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0886a041d82f99a9d5dbbd1315b2f704">  133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0886a041d82f99a9d5dbbd1315b2f704">FWDE</a> : 1;             </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">  134</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 6;        </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae463856e53ff5658749d2d827f647794">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae463856e53ff5658749d2d827f647794">FRIE</a> : 1;             </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af8c88f4be6520b974909f18f614ceda8">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af8c88f4be6520b974909f18f614ceda8">FWIE</a> : 1;             </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af80db831fa27069f66a8082edfeeb882">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af80db831fa27069f66a8082edfeeb882">FEIE</a> : 1;             </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a55dc085e8793d4ac01b499506ab36ef0">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a55dc085e8793d4ac01b499506ab36ef0">SEIE</a> : 1;             </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a281d5798d254b5524524832ee20dbd12">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a281d5798d254b5524524832ee20dbd12">WSIE</a> : 1;             </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a143aa3261d591994b3bcc83b18b54df1">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a143aa3261d591994b3bcc83b18b54df1">FRF</a> : 1;              </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#adf64d4a40309e8ce45ce9f4f9acb78b3">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#adf64d4a40309e8ce45ce9f4f9acb78b3">FWF</a> : 1;              </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a46180a7e6673fa104244f2b2d48c5c18">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a46180a7e6673fa104244f2b2d48c5c18">FEF</a> : 1;              </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aadbcffff2485198077d082c7c7966ef1">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aadbcffff2485198077d082c7c7966ef1">SEF</a> : 1;              </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a59fc16b1ed7b651100e10c38b7895789">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a59fc16b1ed7b651100e10c38b7895789">WSF</a> : 1;              </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aa98f2ecc35963422e32755bc2aae91d8">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aa98f2ecc35963422e32755bc2aae91d8">SR</a> : 1;               </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#acfcbd352890e181a654c01b40d4ee5af">  148</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#acfcbd352890e181a654c01b40d4ee5af">FR</a> : 1;               </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 2;        </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0000b6eca3ea1bc65a761c155e6c0daf">  150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0000b6eca3ea1bc65a761c155e6c0daf">BCE</a> : 1;              </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a7045ec01e1edd83c89cfdfbb87434690">  151</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a7045ec01e1edd83c89cfdfbb87434690">DBGE</a> : 1;             </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ad5494d3c91c6a8b5de076a56b0ebb362">  152</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ad5494d3c91c6a8b5de076a56b0ebb362">STOPE</a> : 1;            </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aec908a7d340dca5a6e00095d2d9f83b4">  153</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aec908a7d340dca5a6e00095d2d9f83b4">TE</a> : 1;               </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    } B;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <a class="code" href="union__hw__i2s__tcsr.html">hw_i2s_tcsr_t</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_ADDR(x)      ((x) + 0x0U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR(x)           (*(__IO hw_i2s_tcsr_t *) HW_I2S_TCSR_ADDR(x))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_RD(x)        (HW_I2S_TCSR(x).U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_WR(x, v)     (HW_I2S_TCSR(x).U = (v))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_SET(x, v)    (HW_I2S_TCSR_WR(x, HW_I2S_TCSR_RD(x) |  (v)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_CLR(x, v)    (HW_I2S_TCSR_WR(x, HW_I2S_TCSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define HW_I2S_TCSR_TOG(x, v)    (HW_I2S_TCSR_WR(x, HW_I2S_TCSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCSR bitfields</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FRDE     (0U)          </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FRDE     (0x00000001U) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FRDE     (1U)          </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FRDE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FRDE))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FRDE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FRDE) &amp; BM_I2S_TCSR_FRDE)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FRDE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FRDE) = (v))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FWDE     (1U)          </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FWDE     (0x00000002U) </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FWDE     (1U)          </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FWDE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FWDE))</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FWDE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FWDE) &amp; BM_I2S_TCSR_FWDE)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FWDE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FWDE) = (v))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FRIE     (8U)          </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FRIE     (0x00000100U) </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FRIE     (1U)          </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FRIE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FRIE))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FRIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FRIE) &amp; BM_I2S_TCSR_FRIE)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FRIE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FRIE) = (v))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FWIE     (9U)          </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FWIE     (0x00000200U) </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FWIE     (1U)          </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FWIE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FWIE))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FWIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FWIE) &amp; BM_I2S_TCSR_FWIE)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FWIE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FWIE) = (v))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FEIE     (10U)         </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FEIE     (0x00000400U) </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FEIE     (1U)          </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FEIE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FEIE))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FEIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FEIE) &amp; BM_I2S_TCSR_FEIE)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FEIE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FEIE) = (v))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_SEIE     (11U)         </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_SEIE     (0x00000800U) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_SEIE     (1U)          </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_SEIE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SEIE))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_SEIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_SEIE) &amp; BM_I2S_TCSR_SEIE)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_SEIE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SEIE) = (v))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_WSIE     (12U)         </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_WSIE     (0x00001000U) </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_WSIE     (1U)          </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_WSIE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_WSIE))</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_WSIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_WSIE) &amp; BM_I2S_TCSR_WSIE)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_WSIE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_WSIE) = (v))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FRF      (16U)         </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FRF      (0x00010000U) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FRF      (1U)          </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FRF(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FRF))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FWF      (17U)         </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FWF      (0x00020000U) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FWF      (1U)          </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FWF(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FWF))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FEF      (18U)         </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FEF      (0x00040000U) </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FEF      (1U)          </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_FEF(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FEF))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FEF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FEF) &amp; BM_I2S_TCSR_FEF)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FEF(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FEF) = (v))</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_SEF      (19U)         </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_SEF      (0x00080000U) </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_SEF      (1U)          </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_SEF(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SEF))</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_SEF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_SEF) &amp; BM_I2S_TCSR_SEF)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_SEF(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SEF) = (v))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_WSF      (20U)         </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_WSF      (0x00100000U) </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_WSF      (1U)          </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_WSF(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_WSF))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_WSF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_WSF) &amp; BM_I2S_TCSR_WSF)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_WSF(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_WSF) = (v))</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_SR       (24U)         </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_SR       (0x01000000U) </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_SR       (1U)          </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_SR(x)    (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SR))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_SR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_SR) &amp; BM_I2S_TCSR_SR)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_SR(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_SR) = (v))</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_FR       (25U)         </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_FR       (0x02000000U) </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_FR       (1U)          </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_FR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_FR) &amp; BM_I2S_TCSR_FR)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_FR(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_FR) = (v))</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_BCE      (28U)         </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_BCE      (0x10000000U) </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_BCE      (1U)          </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_BCE(x)   (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_BCE))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_BCE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_BCE) &amp; BM_I2S_TCSR_BCE)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_BCE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_BCE) = (v))</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_DBGE     (29U)         </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_DBGE     (0x20000000U) </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_DBGE     (1U)          </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_DBGE(x)  (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_DBGE))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_DBGE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_DBGE) &amp; BM_I2S_TCSR_DBGE)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_DBGE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_DBGE) = (v))</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_STOPE    (30U)         </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_STOPE    (0x40000000U) </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_STOPE    (1U)          </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_STOPE(x) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_STOPE))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_STOPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_STOPE) &amp; BM_I2S_TCSR_STOPE)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_STOPE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_STOPE) = (v))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define BP_I2S_TCSR_TE       (31U)         </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define BM_I2S_TCSR_TE       (0x80000000U) </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define BS_I2S_TCSR_TE       (1U)          </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define BR_I2S_TCSR_TE(x)    (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_TE))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BF_I2S_TCSR_TE(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCSR_TE) &amp; BM_I2S_TCSR_TE)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define BW_I2S_TCSR_TE(x, v) (BITBAND_ACCESS32(HW_I2S_TCSR_ADDR(x), BP_I2S_TCSR_TE) = (v))</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * HW_I2S_TCR1 - SAI Transmit Configuration 1 Register</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcr1.html">  617</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcr1.html">_hw_i2s_tcr1</a></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;{</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    uint32_t U;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html">  620</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html">_hw_i2s_tcr1_bitfields</a></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    {</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html#a359dd879434cf79a67e83822231dbafa">  622</a></span>&#160;        uint32_t TFW : 3;              </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html#ac2afe0f0874d3ba44c6735ac998ea63c">  623</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 29;       </div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    } B;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;} <a class="code" href="union__hw__i2s__tcr1.html">hw_i2s_tcr1_t</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_ADDR(x)      ((x) + 0x4U)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1(x)           (*(__IO hw_i2s_tcr1_t *) HW_I2S_TCR1_ADDR(x))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_RD(x)        (HW_I2S_TCR1(x).U)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_WR(x, v)     (HW_I2S_TCR1(x).U = (v))</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_SET(x, v)    (HW_I2S_TCR1_WR(x, HW_I2S_TCR1_RD(x) |  (v)))</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_CLR(x, v)    (HW_I2S_TCR1_WR(x, HW_I2S_TCR1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define HW_I2S_TCR1_TOG(x, v)    (HW_I2S_TCR1_WR(x, HW_I2S_TCR1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR1 bitfields</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BP_I2S_TCR1_TFW      (0U)          </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BM_I2S_TCR1_TFW      (0x00000007U) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define BS_I2S_TCR1_TFW      (3U)          </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define BR_I2S_TCR1_TFW(x)   (HW_I2S_TCR1(x).B.TFW)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define BF_I2S_TCR1_TFW(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR1_TFW) &amp; BM_I2S_TCR1_TFW)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define BW_I2S_TCR1_TFW(x, v) (HW_I2S_TCR1_WR(x, (HW_I2S_TCR1_RD(x) &amp; ~BM_I2S_TCR1_TFW) | BF_I2S_TCR1_TFW(v)))</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * HW_I2S_TCR2 - SAI Transmit Configuration 2 Register</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcr2.html">  676</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcr2.html">_hw_i2s_tcr2</a></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    uint32_t U;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html">  679</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html">_hw_i2s_tcr2_bitfields</a></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    {</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#acbbb700bf0467f4756005d1d26a0d168">  681</a></span>&#160;        uint32_t DIV : 8;              </div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#a9edd2530a69c0575c3d2fcf347a65187">  682</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 16;       </div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#a7e339723be5834d1714a14519df34e4c">  683</a></span>&#160;        uint32_t BCD : 1;              </div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#a41ddfdb9d26146367a291d5593eaaacb">  684</a></span>&#160;        uint32_t BCP : 1;              </div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#a0db307dd682d3bdc3d804cb24455ac4e">  685</a></span>&#160;        uint32_t MSEL : 2;             </div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#ae2ce380d70778cfabaf912ddc893aa7e">  686</a></span>&#160;        uint32_t BCI : 1;              </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#a7258bd5815f0f3d692fa4fb0d47a751b">  687</a></span>&#160;        uint32_t BCS : 1;              </div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html#af6299db3234d56355a233383942d128f">  688</a></span>&#160;        uint32_t SYNC : 2;             </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    } B;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;} <a class="code" href="union__hw__i2s__tcr2.html">hw_i2s_tcr2_t</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_ADDR(x)      ((x) + 0x8U)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2(x)           (*(__IO hw_i2s_tcr2_t *) HW_I2S_TCR2_ADDR(x))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_RD(x)        (HW_I2S_TCR2(x).U)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_WR(x, v)     (HW_I2S_TCR2(x).U = (v))</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_SET(x, v)    (HW_I2S_TCR2_WR(x, HW_I2S_TCR2_RD(x) |  (v)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_CLR(x, v)    (HW_I2S_TCR2_WR(x, HW_I2S_TCR2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define HW_I2S_TCR2_TOG(x, v)    (HW_I2S_TCR2_WR(x, HW_I2S_TCR2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR2 bitfields</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_DIV      (0U)          </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_DIV      (0x000000FFU) </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_DIV      (8U)          </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_DIV(x)   (HW_I2S_TCR2(x).B.DIV)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_DIV(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_DIV) &amp; BM_I2S_TCR2_DIV)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_DIV(x, v) (HW_I2S_TCR2_WR(x, (HW_I2S_TCR2_RD(x) &amp; ~BM_I2S_TCR2_DIV) | BF_I2S_TCR2_DIV(v)))</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_BCD      (24U)         </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_BCD      (0x01000000U) </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_BCD      (1U)          </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_BCD(x)   (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCD))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_BCD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_BCD) &amp; BM_I2S_TCR2_BCD)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_BCD(x, v) (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCD) = (v))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_BCP      (25U)         </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_BCP      (0x02000000U) </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_BCP      (1U)          </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_BCP(x)   (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCP))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_BCP(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_BCP) &amp; BM_I2S_TCR2_BCP)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_BCP(x, v) (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCP) = (v))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_MSEL     (26U)         </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_MSEL     (0x0C000000U) </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_MSEL     (2U)          </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_MSEL(x)  (HW_I2S_TCR2(x).B.MSEL)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_MSEL(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_MSEL) &amp; BM_I2S_TCR2_MSEL)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_MSEL(x, v) (HW_I2S_TCR2_WR(x, (HW_I2S_TCR2_RD(x) &amp; ~BM_I2S_TCR2_MSEL) | BF_I2S_TCR2_MSEL(v)))</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_BCI      (28U)         </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_BCI      (0x10000000U) </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_BCI      (1U)          </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_BCI(x)   (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCI))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_BCI(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_BCI) &amp; BM_I2S_TCR2_BCI)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_BCI(x, v) (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCI) = (v))</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_BCS      (29U)         </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_BCS      (0x20000000U) </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_BCS      (1U)          </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_BCS(x)   (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCS))</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_BCS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_BCS) &amp; BM_I2S_TCR2_BCS)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_BCS(x, v) (BITBAND_ACCESS32(HW_I2S_TCR2_ADDR(x), BP_I2S_TCR2_BCS) = (v))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define BP_I2S_TCR2_SYNC     (30U)         </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define BM_I2S_TCR2_SYNC     (0xC0000000U) </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BS_I2S_TCR2_SYNC     (2U)          </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define BR_I2S_TCR2_SYNC(x)  (HW_I2S_TCR2(x).B.SYNC)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define BF_I2S_TCR2_SYNC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR2_SYNC) &amp; BM_I2S_TCR2_SYNC)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define BW_I2S_TCR2_SYNC(x, v) (HW_I2S_TCR2_WR(x, (HW_I2S_TCR2_RD(x) &amp; ~BM_I2S_TCR2_SYNC) | BF_I2S_TCR2_SYNC(v)))</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> * HW_I2S_TCR3 - SAI Transmit Configuration 3 Register</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcr3.html">  916</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcr3.html">_hw_i2s_tcr3</a></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    uint32_t U;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html">  919</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html">_hw_i2s_tcr3_bitfields</a></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    {</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html#ae5cf2f5d872f1eacd020e1d1bef67497">  921</a></span>&#160;        uint32_t WDFL : 5;             </div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html#a5c63d75cc82e50e64d600f4d800f3964">  922</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 11;       </div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html#afd4f58c6c4dd22d66f9bfd40510adb8f">  923</a></span>&#160;        uint32_t TCE : 2;              </div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html#a788b6d3ff169d27af08570e702c324e7">  924</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 14;       </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    } B;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;} <a class="code" href="union__hw__i2s__tcr3.html">hw_i2s_tcr3_t</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_ADDR(x)      ((x) + 0xCU)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3(x)           (*(__IO hw_i2s_tcr3_t *) HW_I2S_TCR3_ADDR(x))</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_RD(x)        (HW_I2S_TCR3(x).U)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_WR(x, v)     (HW_I2S_TCR3(x).U = (v))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_SET(x, v)    (HW_I2S_TCR3_WR(x, HW_I2S_TCR3_RD(x) |  (v)))</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_CLR(x, v)    (HW_I2S_TCR3_WR(x, HW_I2S_TCR3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define HW_I2S_TCR3_TOG(x, v)    (HW_I2S_TCR3_WR(x, HW_I2S_TCR3_RD(x) ^  (v)))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR3 bitfields</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define BP_I2S_TCR3_WDFL     (0U)          </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define BM_I2S_TCR3_WDFL     (0x0000001FU) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define BS_I2S_TCR3_WDFL     (5U)          </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define BR_I2S_TCR3_WDFL(x)  (HW_I2S_TCR3(x).B.WDFL)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define BF_I2S_TCR3_WDFL(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR3_WDFL) &amp; BM_I2S_TCR3_WDFL)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BW_I2S_TCR3_WDFL(x, v) (HW_I2S_TCR3_WR(x, (HW_I2S_TCR3_RD(x) &amp; ~BM_I2S_TCR3_WDFL) | BF_I2S_TCR3_WDFL(v)))</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BP_I2S_TCR3_TCE      (16U)         </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define BM_I2S_TCR3_TCE      (0x00030000U) </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define BS_I2S_TCR3_TCE      (2U)          </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define BR_I2S_TCR3_TCE(x)   (HW_I2S_TCR3(x).B.TCE)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BF_I2S_TCR3_TCE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR3_TCE) &amp; BM_I2S_TCR3_TCE)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BW_I2S_TCR3_TCE(x, v) (HW_I2S_TCR3_WR(x, (HW_I2S_TCR3_RD(x) &amp; ~BM_I2S_TCR3_TCE) | BF_I2S_TCR3_TCE(v)))</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> * HW_I2S_TCR4 - SAI Transmit Configuration 4 Register</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcr4.html"> 1005</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcr4.html">_hw_i2s_tcr4</a></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    uint32_t U;</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html"> 1008</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html">_hw_i2s_tcr4_bitfields</a></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    {</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#a0afa6436282eedba8bed16e05f70dca2"> 1010</a></span>&#160;        uint32_t FSD : 1;              </div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#a12e9578b3102b3a480847f9416160238"> 1011</a></span>&#160;        uint32_t FSP : 1;              </div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#aa2aa46cb545baad6006ccf322936b833"> 1012</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 1;        </div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#a1355780d71d0ab2f63d13917bcd9a74a"> 1013</a></span>&#160;        uint32_t FSE : 1;              </div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#ad579390feab14d97abef8d9d2984b4f2"> 1014</a></span>&#160;        uint32_t MF : 1;               </div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#a06bde0aaa4e96b474af7a390b8b0ef75"> 1015</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#aa84a6c13f920418f14a26c7ab0e2e91c"> 1016</a></span>&#160;        uint32_t SYWD : 5;             </div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#ad07d1d1ac036810e3a1f781cb314fe90"> 1017</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#adbba8440328fbd550bdacccc5068b1d3"> 1018</a></span>&#160;        uint32_t FRSZ : 5;             </div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html#a40ea71a1371485728a90792e23139681"> 1019</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 11;       </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    } B;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;} <a class="code" href="union__hw__i2s__tcr4.html">hw_i2s_tcr4_t</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_ADDR(x)      ((x) + 0x10U)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4(x)           (*(__IO hw_i2s_tcr4_t *) HW_I2S_TCR4_ADDR(x))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_RD(x)        (HW_I2S_TCR4(x).U)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_WR(x, v)     (HW_I2S_TCR4(x).U = (v))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_SET(x, v)    (HW_I2S_TCR4_WR(x, HW_I2S_TCR4_RD(x) |  (v)))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_CLR(x, v)    (HW_I2S_TCR4_WR(x, HW_I2S_TCR4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define HW_I2S_TCR4_TOG(x, v)    (HW_I2S_TCR4_WR(x, HW_I2S_TCR4_RD(x) ^  (v)))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR4 bitfields</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_FSD      (0U)          </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_FSD      (0x00000001U) </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_FSD      (1U)          </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_FSD(x)   (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSD))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_FSD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_FSD) &amp; BM_I2S_TCR4_FSD)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_FSD(x, v) (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSD) = (v))</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_FSP      (1U)          </span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_FSP      (0x00000002U) </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_FSP      (1U)          </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_FSP(x)   (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSP))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_FSP(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_FSP) &amp; BM_I2S_TCR4_FSP)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_FSP(x, v) (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSP) = (v))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_FSE      (3U)          </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_FSE      (0x00000008U) </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_FSE      (1U)          </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_FSE(x)   (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSE))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_FSE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_FSE) &amp; BM_I2S_TCR4_FSE)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_FSE(x, v) (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_FSE) = (v))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_MF       (4U)          </span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_MF       (0x00000010U) </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_MF       (1U)          </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_MF(x)    (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_MF))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_MF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_MF) &amp; BM_I2S_TCR4_MF)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_MF(x, v) (BITBAND_ACCESS32(HW_I2S_TCR4_ADDR(x), BP_I2S_TCR4_MF) = (v))</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_SYWD     (8U)          </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_SYWD     (0x00001F00U) </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_SYWD     (5U)          </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_SYWD(x)  (HW_I2S_TCR4(x).B.SYWD)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_SYWD(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_SYWD) &amp; BM_I2S_TCR4_SYWD)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_SYWD(x, v) (HW_I2S_TCR4_WR(x, (HW_I2S_TCR4_RD(x) &amp; ~BM_I2S_TCR4_SYWD) | BF_I2S_TCR4_SYWD(v)))</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define BP_I2S_TCR4_FRSZ     (16U)         </span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define BM_I2S_TCR4_FRSZ     (0x001F0000U) </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BS_I2S_TCR4_FRSZ     (5U)          </span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BR_I2S_TCR4_FRSZ(x)  (HW_I2S_TCR4(x).B.FRSZ)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BF_I2S_TCR4_FRSZ(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR4_FRSZ) &amp; BM_I2S_TCR4_FRSZ)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BW_I2S_TCR4_FRSZ(x, v) (HW_I2S_TCR4_WR(x, (HW_I2S_TCR4_RD(x) &amp; ~BM_I2S_TCR4_FRSZ) | BF_I2S_TCR4_FRSZ(v)))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"> * HW_I2S_TCR5 - SAI Transmit Configuration 5 Register</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="union__hw__i2s__tcr5.html"> 1191</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tcr5.html">_hw_i2s_tcr5</a></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;{</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    uint32_t U;</div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html"> 1194</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html">_hw_i2s_tcr5_bitfields</a></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    {</div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#adc89e553623813da24b157549d357c1f"> 1196</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 8;        </div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#a163938e4cf79b0227eedda02c66512f4"> 1197</a></span>&#160;        uint32_t FBT : 5;              </div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#aef1bbb44ce5a3ffbcb369785913b3e0f"> 1198</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#a93e2c33798b1c534f727582d9fe320c3"> 1199</a></span>&#160;        uint32_t W0W : 5;              </div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#a5c7307032142090cfe6ffa5c898526eb"> 1200</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#a858f3ebf11e1d3a07373fcaafc40cd1a"> 1201</a></span>&#160;        uint32_t WNW : 5;              </div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html#aca37e8927a5c7ffa46a83bfe2f062ccd"> 1202</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 3;        </div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    } B;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;} <a class="code" href="union__hw__i2s__tcr5.html">hw_i2s_tcr5_t</a>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_ADDR(x)      ((x) + 0x14U)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5(x)           (*(__IO hw_i2s_tcr5_t *) HW_I2S_TCR5_ADDR(x))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_RD(x)        (HW_I2S_TCR5(x).U)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_WR(x, v)     (HW_I2S_TCR5(x).U = (v))</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_SET(x, v)    (HW_I2S_TCR5_WR(x, HW_I2S_TCR5_RD(x) |  (v)))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_CLR(x, v)    (HW_I2S_TCR5_WR(x, HW_I2S_TCR5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define HW_I2S_TCR5_TOG(x, v)    (HW_I2S_TCR5_WR(x, HW_I2S_TCR5_RD(x) ^  (v)))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TCR5 bitfields</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define BP_I2S_TCR5_FBT      (8U)          </span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define BM_I2S_TCR5_FBT      (0x00001F00U) </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define BS_I2S_TCR5_FBT      (5U)          </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define BR_I2S_TCR5_FBT(x)   (HW_I2S_TCR5(x).B.FBT)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define BF_I2S_TCR5_FBT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR5_FBT) &amp; BM_I2S_TCR5_FBT)</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define BW_I2S_TCR5_FBT(x, v) (HW_I2S_TCR5_WR(x, (HW_I2S_TCR5_RD(x) &amp; ~BM_I2S_TCR5_FBT) | BF_I2S_TCR5_FBT(v)))</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define BP_I2S_TCR5_W0W      (16U)         </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define BM_I2S_TCR5_W0W      (0x001F0000U) </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define BS_I2S_TCR5_W0W      (5U)          </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define BR_I2S_TCR5_W0W(x)   (HW_I2S_TCR5(x).B.W0W)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define BF_I2S_TCR5_W0W(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR5_W0W) &amp; BM_I2S_TCR5_W0W)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BW_I2S_TCR5_W0W(x, v) (HW_I2S_TCR5_WR(x, (HW_I2S_TCR5_RD(x) &amp; ~BM_I2S_TCR5_W0W) | BF_I2S_TCR5_W0W(v)))</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define BP_I2S_TCR5_WNW      (24U)         </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define BM_I2S_TCR5_WNW      (0x1F000000U) </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BS_I2S_TCR5_WNW      (5U)          </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define BR_I2S_TCR5_WNW(x)   (HW_I2S_TCR5(x).B.WNW)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BF_I2S_TCR5_WNW(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TCR5_WNW) &amp; BM_I2S_TCR5_WNW)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define BW_I2S_TCR5_WNW(x, v) (HW_I2S_TCR5_WR(x, (HW_I2S_TCR5_RD(x) &amp; ~BM_I2S_TCR5_WNW) | BF_I2S_TCR5_WNW(v)))</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"> * HW_I2S_TDRn - SAI Transmit Data Register</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="union__hw__i2s__tdrn.html"> 1303</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tdrn.html">_hw_i2s_tdrn</a></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;{</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    uint32_t U;</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields.html"> 1306</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields.html">_hw_i2s_tdrn_bitfields</a></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    {</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields.html#a3092798f629e268941f207afc6c68e13"> 1308</a></span>&#160;        uint32_t TDR : 32;             </div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    } B;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;} <a class="code" href="union__hw__i2s__tdrn.html">hw_i2s_tdrn_t</a>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define HW_I2S_TDRn_COUNT (2U)</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define HW_I2S_TDRn_ADDR(x, n)   ((x) + 0x20U + (0x4U * (n)))</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define HW_I2S_TDRn(x, n)        (*(__O hw_i2s_tdrn_t *) HW_I2S_TDRn_ADDR(x, n))</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define HW_I2S_TDRn_RD(x, n)     (HW_I2S_TDRn(x, n).U)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define HW_I2S_TDRn_WR(x, n, v)  (HW_I2S_TDRn(x, n).U = (v))</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TDRn bitfields</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define BP_I2S_TDRn_TDR      (0U)          </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define BM_I2S_TDRn_TDR      (0xFFFFFFFFU) </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BS_I2S_TDRn_TDR      (32U)         </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define BF_I2S_TDRn_TDR(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TDRn_TDR) &amp; BM_I2S_TDRn_TDR)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define BW_I2S_TDRn_TDR(x, n, v) (HW_I2S_TDRn_WR(x, n, v))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> * HW_I2S_TFRn - SAI Transmit FIFO Register</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="union__hw__i2s__tfrn.html"> 1363</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tfrn.html">_hw_i2s_tfrn</a></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;{</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    uint32_t U;</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html"> 1366</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html">_hw_i2s_tfrn_bitfields</a></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    {</div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html#a8fcdbf4b6426c71828e7591bc00557e2"> 1368</a></span>&#160;        uint32_t RFP : 4;              </div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html#a968cc6fb4b54cfb7bf48762307bdeffc"> 1369</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 12;       </div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html#a0a1be7deddeb937e74c3e323c294a9eb"> 1370</a></span>&#160;        uint32_t WFP : 4;              </div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html#a736d6161c17a6aea196c00676783e588"> 1371</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 12;       </div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    } B;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;} <a class="code" href="union__hw__i2s__tfrn.html">hw_i2s_tfrn_t</a>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define HW_I2S_TFRn_COUNT (2U)</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define HW_I2S_TFRn_ADDR(x, n)   ((x) + 0x40U + (0x4U * (n)))</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define HW_I2S_TFRn(x, n)        (*(__I hw_i2s_tfrn_t *) HW_I2S_TFRn_ADDR(x, n))</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define HW_I2S_TFRn_RD(x, n)     (HW_I2S_TFRn(x, n).U)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TFRn bitfields</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define BP_I2S_TFRn_RFP      (0U)          </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define BM_I2S_TFRn_RFP      (0x0000000FU) </span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define BS_I2S_TFRn_RFP      (4U)          </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define BR_I2S_TFRn_RFP(x, n) (HW_I2S_TFRn(x, n).B.RFP)</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define BP_I2S_TFRn_WFP      (16U)         </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define BM_I2S_TFRn_WFP      (0x000F0000U) </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define BS_I2S_TFRn_WFP      (4U)          </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define BR_I2S_TFRn_WFP(x, n) (HW_I2S_TFRn(x, n).B.WFP)</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"> * HW_I2S_TMR - SAI Transmit Mask Register</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="union__hw__i2s__tmr.html"> 1432</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__tmr.html">_hw_i2s_tmr</a></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;{</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    uint32_t U;</div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields.html"> 1435</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields.html">_hw_i2s_tmr_bitfields</a></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    {</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields.html#af692717c31a183e66acb93fb70f70dcc"> 1437</a></span>&#160;        uint32_t TWM : 32;             </div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    } B;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;} <a class="code" href="union__hw__i2s__tmr.html">hw_i2s_tmr_t</a>;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_ADDR(x)       ((x) + 0x60U)</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define HW_I2S_TMR(x)            (*(__IO hw_i2s_tmr_t *) HW_I2S_TMR_ADDR(x))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_RD(x)         (HW_I2S_TMR(x).U)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_WR(x, v)      (HW_I2S_TMR(x).U = (v))</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_SET(x, v)     (HW_I2S_TMR_WR(x, HW_I2S_TMR_RD(x) |  (v)))</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_CLR(x, v)     (HW_I2S_TMR_WR(x, HW_I2S_TMR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define HW_I2S_TMR_TOG(x, v)     (HW_I2S_TMR_WR(x, HW_I2S_TMR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_TMR bitfields</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define BP_I2S_TMR_TWM       (0U)          </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BM_I2S_TMR_TWM       (0xFFFFFFFFU) </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define BS_I2S_TMR_TWM       (32U)         </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define BR_I2S_TMR_TWM(x)    (HW_I2S_TMR(x).U)</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define BF_I2S_TMR_TWM(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_TMR_TWM) &amp; BM_I2S_TMR_TWM)</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define BW_I2S_TMR_TWM(x, v) (HW_I2S_TMR_WR(x, v))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment"> * HW_I2S_RCSR - SAI Receive Control Register</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcsr.html"> 1493</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcsr.html">_hw_i2s_rcsr</a></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    uint32_t U;</div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html"> 1496</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html">_hw_i2s_rcsr_bitfields</a></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    {</div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#abb11340e1269733168c5c5341e2db9dc"> 1498</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a4997be3a7966cdfa7cfd0039bab7a0f2">FRDE</a> : 1;             </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a64a49920204657b0c1454288ce29630d"> 1499</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0886a041d82f99a9d5dbbd1315b2f704">FWDE</a> : 1;             </div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#acc5df120a5c3ed54c75b9d6de647c728"> 1500</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 6;        </div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a3a8474b12974bfbfd78557429ff50f55"> 1501</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae463856e53ff5658749d2d827f647794">FRIE</a> : 1;             </div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a8e6dd39e62d3637dfbcdf2f89016c918"> 1502</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af8c88f4be6520b974909f18f614ceda8">FWIE</a> : 1;             </div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#ad28155748790b39dd82c5a94dd6ad64b"> 1503</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af80db831fa27069f66a8082edfeeb882">FEIE</a> : 1;             </div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a13cc8982944530c194f0a06a714d4852"> 1504</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a55dc085e8793d4ac01b499506ab36ef0">SEIE</a> : 1;             </div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a4b102eb870c693d8070976260310dbf5"> 1505</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a281d5798d254b5524524832ee20dbd12">WSIE</a> : 1;             </div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a9e7030fd6e0254b07a57e008bfacfbac"> 1506</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a27ed80d45d1892fb541a346f97e1ff84"> 1507</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a143aa3261d591994b3bcc83b18b54df1">FRF</a> : 1;              </div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#af701287654e00361ac99b614d0cc9144"> 1508</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#adf64d4a40309e8ce45ce9f4f9acb78b3">FWF</a> : 1;              </div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a403acdf0a4a46cc805ecc440fdf9faa2"> 1509</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a46180a7e6673fa104244f2b2d48c5c18">FEF</a> : 1;              </div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#adcd5ef6c42cf530df401cd0c536a4438"> 1510</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aadbcffff2485198077d082c7c7966ef1">SEF</a> : 1;              </div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a2674401718cf1cca5090ca34e979ea7a"> 1511</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a59fc16b1ed7b651100e10c38b7895789">WSF</a> : 1;              </div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a5e73ca77dcd3480587e80d2d305baa8d"> 1512</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a6ba2e42617d854a23d37caab2673cdf6"> 1513</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aa98f2ecc35963422e32755bc2aae91d8">SR</a> : 1;               </div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a3227faab388e0e388a67c22ac76f946b"> 1514</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#acfcbd352890e181a654c01b40d4ee5af">FR</a> : 1;               </div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a3804b10410c292ff4b9ba503ec634b0e"> 1515</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 2;        </div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a55bebe27751c5df8b9c704732c1b5d31"> 1516</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0000b6eca3ea1bc65a761c155e6c0daf">BCE</a> : 1;              </div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#add00c77170f4de30eba452b655b54fa8"> 1517</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a7045ec01e1edd83c89cfdfbb87434690">DBGE</a> : 1;             </div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a964dd11a6203e927f7335501f45de20c"> 1518</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ad5494d3c91c6a8b5de076a56b0ebb362">STOPE</a> : 1;            </div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html#a5ded6a971a1638669772b0589adb97ee"> 1519</a></span>&#160;        uint32_t RE : 1;               </div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    } B;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;} <a class="code" href="union__hw__i2s__rcsr.html">hw_i2s_rcsr_t</a>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_ADDR(x)      ((x) + 0x80U)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR(x)           (*(__IO hw_i2s_rcsr_t *) HW_I2S_RCSR_ADDR(x))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_RD(x)        (HW_I2S_RCSR(x).U)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_WR(x, v)     (HW_I2S_RCSR(x).U = (v))</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_SET(x, v)    (HW_I2S_RCSR_WR(x, HW_I2S_RCSR_RD(x) |  (v)))</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_CLR(x, v)    (HW_I2S_RCSR_WR(x, HW_I2S_RCSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define HW_I2S_RCSR_TOG(x, v)    (HW_I2S_RCSR_WR(x, HW_I2S_RCSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCSR bitfields</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FRDE     (0U)          </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FRDE     (0x00000001U) </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FRDE     (1U)          </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FRDE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FRDE))</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FRDE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FRDE) &amp; BM_I2S_RCSR_FRDE)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FRDE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FRDE) = (v))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FWDE     (1U)          </span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FWDE     (0x00000002U) </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FWDE     (1U)          </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FWDE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FWDE))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FWDE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FWDE) &amp; BM_I2S_RCSR_FWDE)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FWDE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FWDE) = (v))</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FRIE     (8U)          </span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FRIE     (0x00000100U) </span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FRIE     (1U)          </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FRIE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FRIE))</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FRIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FRIE) &amp; BM_I2S_RCSR_FRIE)</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FRIE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FRIE) = (v))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FWIE     (9U)          </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FWIE     (0x00000200U) </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FWIE     (1U)          </span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FWIE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FWIE))</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FWIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FWIE) &amp; BM_I2S_RCSR_FWIE)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FWIE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FWIE) = (v))</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FEIE     (10U)         </span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FEIE     (0x00000400U) </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FEIE     (1U)          </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FEIE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FEIE))</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FEIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FEIE) &amp; BM_I2S_RCSR_FEIE)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FEIE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FEIE) = (v))</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_SEIE     (11U)         </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_SEIE     (0x00000800U) </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_SEIE     (1U)          </span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_SEIE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SEIE))</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_SEIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_SEIE) &amp; BM_I2S_RCSR_SEIE)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_SEIE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SEIE) = (v))</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_WSIE     (12U)         </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_WSIE     (0x00001000U) </span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_WSIE     (1U)          </span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_WSIE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_WSIE))</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_WSIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_WSIE) &amp; BM_I2S_RCSR_WSIE)</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_WSIE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_WSIE) = (v))</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FRF      (16U)         </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FRF      (0x00010000U) </span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FRF      (1U)          </span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FRF(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FRF))</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FWF      (17U)         </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FWF      (0x00020000U) </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FWF      (1U)          </span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FWF(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FWF))</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FEF      (18U)         </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FEF      (0x00040000U) </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FEF      (1U)          </span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_FEF(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FEF))</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FEF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FEF) &amp; BM_I2S_RCSR_FEF)</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FEF(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FEF) = (v))</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_SEF      (19U)         </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_SEF      (0x00080000U) </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_SEF      (1U)          </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_SEF(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SEF))</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_SEF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_SEF) &amp; BM_I2S_RCSR_SEF)</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_SEF(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SEF) = (v))</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_WSF      (20U)         </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_WSF      (0x00100000U) </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_WSF      (1U)          </span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_WSF(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_WSF))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_WSF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_WSF) &amp; BM_I2S_RCSR_WSF)</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_WSF(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_WSF) = (v))</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_SR       (24U)         </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_SR       (0x01000000U) </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_SR       (1U)          </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_SR(x)    (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SR))</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_SR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_SR) &amp; BM_I2S_RCSR_SR)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_SR(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_SR) = (v))</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_FR       (25U)         </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_FR       (0x02000000U) </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_FR       (1U)          </span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_FR(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_FR) &amp; BM_I2S_RCSR_FR)</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_FR(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_FR) = (v))</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_BCE      (28U)         </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_BCE      (0x10000000U) </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_BCE      (1U)          </span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_BCE(x)   (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_BCE))</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_BCE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_BCE) &amp; BM_I2S_RCSR_BCE)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_BCE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_BCE) = (v))</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_DBGE     (29U)         </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_DBGE     (0x20000000U) </span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_DBGE     (1U)          </span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_DBGE(x)  (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_DBGE))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_DBGE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_DBGE) &amp; BM_I2S_RCSR_DBGE)</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_DBGE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_DBGE) = (v))</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_STOPE    (30U)         </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_STOPE    (0x40000000U) </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_STOPE    (1U)          </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_STOPE(x) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_STOPE))</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_STOPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_STOPE) &amp; BM_I2S_RCSR_STOPE)</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_STOPE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_STOPE) = (v))</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define BP_I2S_RCSR_RE       (31U)         </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define BM_I2S_RCSR_RE       (0x80000000U) </span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BS_I2S_RCSR_RE       (1U)          </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define BR_I2S_RCSR_RE(x)    (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_RE))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define BF_I2S_RCSR_RE(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCSR_RE) &amp; BM_I2S_RCSR_RE)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define BW_I2S_RCSR_RE(x, v) (BITBAND_ACCESS32(HW_I2S_RCSR_ADDR(x), BP_I2S_RCSR_RE) = (v))</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment"> * HW_I2S_RCR1 - SAI Receive Configuration 1 Register</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcr1.html"> 1981</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcr1.html">_hw_i2s_rcr1</a></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;{</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    uint32_t U;</div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html"> 1984</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html">_hw_i2s_rcr1_bitfields</a></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    {</div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html#ac0ac712962f07fcb79ceeb2551435b7f"> 1986</a></span>&#160;        uint32_t RFW : 3;              </div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html#a6e9aa9256b4f4639687d2b9c5d5ca1bc"> 1987</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 29;       </div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    } B;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;} <a class="code" href="union__hw__i2s__rcr1.html">hw_i2s_rcr1_t</a>;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_ADDR(x)      ((x) + 0x84U)</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1(x)           (*(__IO hw_i2s_rcr1_t *) HW_I2S_RCR1_ADDR(x))</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_RD(x)        (HW_I2S_RCR1(x).U)</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_WR(x, v)     (HW_I2S_RCR1(x).U = (v))</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_SET(x, v)    (HW_I2S_RCR1_WR(x, HW_I2S_RCR1_RD(x) |  (v)))</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_CLR(x, v)    (HW_I2S_RCR1_WR(x, HW_I2S_RCR1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define HW_I2S_RCR1_TOG(x, v)    (HW_I2S_RCR1_WR(x, HW_I2S_RCR1_RD(x) ^  (v)))</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR1 bitfields</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BP_I2S_RCR1_RFW      (0U)          </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define BM_I2S_RCR1_RFW      (0x00000007U) </span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define BS_I2S_RCR1_RFW      (3U)          </span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define BR_I2S_RCR1_RFW(x)   (HW_I2S_RCR1(x).B.RFW)</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define BF_I2S_RCR1_RFW(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR1_RFW) &amp; BM_I2S_RCR1_RFW)</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define BW_I2S_RCR1_RFW(x, v) (HW_I2S_RCR1_WR(x, (HW_I2S_RCR1_RD(x) &amp; ~BM_I2S_RCR1_RFW) | BF_I2S_RCR1_RFW(v)))</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment"> * HW_I2S_RCR2 - SAI Receive Configuration 2 Register</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcr2.html"> 2040</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcr2.html">_hw_i2s_rcr2</a></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;{</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    uint32_t U;</div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html"> 2043</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html">_hw_i2s_rcr2_bitfields</a></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    {</div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a4459f0a39fc0ad6a7daff14b5ac97967"> 2045</a></span>&#160;        uint32_t DIV : 8;              </div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a41dd71f2ffe8d1e51e3cc1148c4b3b98"> 2046</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 16;       </div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a6034f43009625cd98d5f8a2896d0348e"> 2047</a></span>&#160;        uint32_t BCD : 1;              </div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#aff1a898370c97176b6064087dcccdcae"> 2048</a></span>&#160;        uint32_t BCP : 1;              </div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a19d2ac06b2a7f695368592a9b1c548b7"> 2049</a></span>&#160;        uint32_t MSEL : 2;             </div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a55ec3fbec48e81d7e35c65d802f804ee"> 2050</a></span>&#160;        uint32_t BCI : 1;              </div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#a60100d7d5303aa9d6ea0ac24a0a0a7c6"> 2051</a></span>&#160;        uint32_t BCS : 1;              </div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html#ad7e36a1060950db0f0914b755115879d"> 2052</a></span>&#160;        uint32_t SYNC : 2;             </div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    } B;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;} <a class="code" href="union__hw__i2s__rcr2.html">hw_i2s_rcr2_t</a>;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_ADDR(x)      ((x) + 0x88U)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2(x)           (*(__IO hw_i2s_rcr2_t *) HW_I2S_RCR2_ADDR(x))</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_RD(x)        (HW_I2S_RCR2(x).U)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_WR(x, v)     (HW_I2S_RCR2(x).U = (v))</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_SET(x, v)    (HW_I2S_RCR2_WR(x, HW_I2S_RCR2_RD(x) |  (v)))</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_CLR(x, v)    (HW_I2S_RCR2_WR(x, HW_I2S_RCR2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define HW_I2S_RCR2_TOG(x, v)    (HW_I2S_RCR2_WR(x, HW_I2S_RCR2_RD(x) ^  (v)))</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR2 bitfields</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_DIV      (0U)          </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_DIV      (0x000000FFU) </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_DIV      (8U)          </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_DIV(x)   (HW_I2S_RCR2(x).B.DIV)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_DIV(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_DIV) &amp; BM_I2S_RCR2_DIV)</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_DIV(x, v) (HW_I2S_RCR2_WR(x, (HW_I2S_RCR2_RD(x) &amp; ~BM_I2S_RCR2_DIV) | BF_I2S_RCR2_DIV(v)))</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_BCD      (24U)         </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_BCD      (0x01000000U) </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_BCD      (1U)          </span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_BCD(x)   (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCD))</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_BCD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_BCD) &amp; BM_I2S_RCR2_BCD)</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_BCD(x, v) (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCD) = (v))</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_BCP      (25U)         </span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_BCP      (0x02000000U) </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_BCP      (1U)          </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_BCP(x)   (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCP))</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_BCP(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_BCP) &amp; BM_I2S_RCR2_BCP)</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_BCP(x, v) (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCP) = (v))</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_MSEL     (26U)         </span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_MSEL     (0x0C000000U) </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_MSEL     (2U)          </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_MSEL(x)  (HW_I2S_RCR2(x).B.MSEL)</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_MSEL(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_MSEL) &amp; BM_I2S_RCR2_MSEL)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_MSEL(x, v) (HW_I2S_RCR2_WR(x, (HW_I2S_RCR2_RD(x) &amp; ~BM_I2S_RCR2_MSEL) | BF_I2S_RCR2_MSEL(v)))</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_BCI      (28U)         </span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_BCI      (0x10000000U) </span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_BCI      (1U)          </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_BCI(x)   (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCI))</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_BCI(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_BCI) &amp; BM_I2S_RCR2_BCI)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_BCI(x, v) (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCI) = (v))</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_BCS      (29U)         </span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_BCS      (0x20000000U) </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_BCS      (1U)          </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_BCS(x)   (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCS))</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_BCS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_BCS) &amp; BM_I2S_RCR2_BCS)</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_BCS(x, v) (BITBAND_ACCESS32(HW_I2S_RCR2_ADDR(x), BP_I2S_RCR2_BCS) = (v))</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define BP_I2S_RCR2_SYNC     (30U)         </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define BM_I2S_RCR2_SYNC     (0xC0000000U) </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define BS_I2S_RCR2_SYNC     (2U)          </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define BR_I2S_RCR2_SYNC(x)  (HW_I2S_RCR2(x).B.SYNC)</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define BF_I2S_RCR2_SYNC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR2_SYNC) &amp; BM_I2S_RCR2_SYNC)</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define BW_I2S_RCR2_SYNC(x, v) (HW_I2S_RCR2_WR(x, (HW_I2S_RCR2_RD(x) &amp; ~BM_I2S_RCR2_SYNC) | BF_I2S_RCR2_SYNC(v)))</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"> * HW_I2S_RCR3 - SAI Receive Configuration 3 Register</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcr3.html"> 2279</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcr3.html">_hw_i2s_rcr3</a></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;{</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    uint32_t U;</div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html"> 2282</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html">_hw_i2s_rcr3_bitfields</a></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    {</div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html#ad8d2f4ce6e4a5101d4ff6d4752ce76df"> 2284</a></span>&#160;        uint32_t WDFL : 5;             </div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html#a751da5da2da09be18b648b3281bdf331"> 2285</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 11;       </div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html#ae16826b5222438b80a27b903e36a2783"> 2286</a></span>&#160;        uint32_t RCE : 2;              </div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html#a6dc0c9cc5cdbb9dfa1e69fc579737865"> 2287</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 14;       </div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    } B;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;} <a class="code" href="union__hw__i2s__rcr3.html">hw_i2s_rcr3_t</a>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_ADDR(x)      ((x) + 0x8CU)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3(x)           (*(__IO hw_i2s_rcr3_t *) HW_I2S_RCR3_ADDR(x))</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_RD(x)        (HW_I2S_RCR3(x).U)</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_WR(x, v)     (HW_I2S_RCR3(x).U = (v))</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_SET(x, v)    (HW_I2S_RCR3_WR(x, HW_I2S_RCR3_RD(x) |  (v)))</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_CLR(x, v)    (HW_I2S_RCR3_WR(x, HW_I2S_RCR3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define HW_I2S_RCR3_TOG(x, v)    (HW_I2S_RCR3_WR(x, HW_I2S_RCR3_RD(x) ^  (v)))</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR3 bitfields</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define BP_I2S_RCR3_WDFL     (0U)          </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define BM_I2S_RCR3_WDFL     (0x0000001FU) </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define BS_I2S_RCR3_WDFL     (5U)          </span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define BR_I2S_RCR3_WDFL(x)  (HW_I2S_RCR3(x).B.WDFL)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define BF_I2S_RCR3_WDFL(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR3_WDFL) &amp; BM_I2S_RCR3_WDFL)</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define BW_I2S_RCR3_WDFL(x, v) (HW_I2S_RCR3_WR(x, (HW_I2S_RCR3_RD(x) &amp; ~BM_I2S_RCR3_WDFL) | BF_I2S_RCR3_WDFL(v)))</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define BP_I2S_RCR3_RCE      (16U)         </span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define BM_I2S_RCR3_RCE      (0x00030000U) </span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define BS_I2S_RCR3_RCE      (2U)          </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define BR_I2S_RCR3_RCE(x)   (HW_I2S_RCR3(x).B.RCE)</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define BF_I2S_RCR3_RCE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR3_RCE) &amp; BM_I2S_RCR3_RCE)</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define BW_I2S_RCR3_RCE(x, v) (HW_I2S_RCR3_WR(x, (HW_I2S_RCR3_RD(x) &amp; ~BM_I2S_RCR3_RCE) | BF_I2S_RCR3_RCE(v)))</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"> * HW_I2S_RCR4 - SAI Receive Configuration 4 Register</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcr4.html"> 2368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcr4.html">_hw_i2s_rcr4</a></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;{</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    uint32_t U;</div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html"> 2371</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html">_hw_i2s_rcr4_bitfields</a></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    {</div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a149b6e77eb80542a0fe15460f12cdafc"> 2373</a></span>&#160;        uint32_t FSD : 1;              </div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a2fca360df4d68484df70021f7ab74161"> 2374</a></span>&#160;        uint32_t FSP : 1;              </div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a7661c7850dac2662d54d334949c7cf36"> 2375</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 1;        </div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#ad7ab7e01a34b3b55d6495bf3bb9fb0df"> 2376</a></span>&#160;        uint32_t FSE : 1;              </div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a48019f68da95281ab81a59b47f3ea330"> 2377</a></span>&#160;        uint32_t MF : 1;               </div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#aaa6d4809671eb30bf4db825edd24fd86"> 2378</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a2a6985cd493a24b05125920fa5e0addd"> 2379</a></span>&#160;        uint32_t SYWD : 5;             </div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#aae1922a88c7b3c257cc7efbb6ecf1f29"> 2380</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a2d95ceaafe6a2b9db694aad6d60eb0a5"> 2381</a></span>&#160;        uint32_t FRSZ : 5;             </div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html#a230159e4e5ba244ddac18d762460d4f5"> 2382</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 11;       </div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    } B;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;} <a class="code" href="union__hw__i2s__rcr4.html">hw_i2s_rcr4_t</a>;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_ADDR(x)      ((x) + 0x90U)</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4(x)           (*(__IO hw_i2s_rcr4_t *) HW_I2S_RCR4_ADDR(x))</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_RD(x)        (HW_I2S_RCR4(x).U)</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_WR(x, v)     (HW_I2S_RCR4(x).U = (v))</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_SET(x, v)    (HW_I2S_RCR4_WR(x, HW_I2S_RCR4_RD(x) |  (v)))</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_CLR(x, v)    (HW_I2S_RCR4_WR(x, HW_I2S_RCR4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define HW_I2S_RCR4_TOG(x, v)    (HW_I2S_RCR4_WR(x, HW_I2S_RCR4_RD(x) ^  (v)))</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR4 bitfields</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_FSD      (0U)          </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_FSD      (0x00000001U) </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_FSD      (1U)          </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_FSD(x)   (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSD))</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_FSD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_FSD) &amp; BM_I2S_RCR4_FSD)</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_FSD(x, v) (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSD) = (v))</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_FSP      (1U)          </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_FSP      (0x00000002U) </span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_FSP      (1U)          </span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_FSP(x)   (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSP))</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_FSP(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_FSP) &amp; BM_I2S_RCR4_FSP)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_FSP(x, v) (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSP) = (v))</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_FSE      (3U)          </span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_FSE      (0x00000008U) </span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_FSE      (1U)          </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_FSE(x)   (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSE))</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_FSE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_FSE) &amp; BM_I2S_RCR4_FSE)</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_FSE(x, v) (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_FSE) = (v))</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_MF       (4U)          </span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_MF       (0x00000010U) </span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_MF       (1U)          </span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_MF(x)    (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_MF))</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_MF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_MF) &amp; BM_I2S_RCR4_MF)</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_MF(x, v) (BITBAND_ACCESS32(HW_I2S_RCR4_ADDR(x), BP_I2S_RCR4_MF) = (v))</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_SYWD     (8U)          </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_SYWD     (0x00001F00U) </span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_SYWD     (5U)          </span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_SYWD(x)  (HW_I2S_RCR4(x).B.SYWD)</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_SYWD(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_SYWD) &amp; BM_I2S_RCR4_SYWD)</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_SYWD(x, v) (HW_I2S_RCR4_WR(x, (HW_I2S_RCR4_RD(x) &amp; ~BM_I2S_RCR4_SYWD) | BF_I2S_RCR4_SYWD(v)))</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define BP_I2S_RCR4_FRSZ     (16U)         </span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define BM_I2S_RCR4_FRSZ     (0x001F0000U) </span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define BS_I2S_RCR4_FRSZ     (5U)          </span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define BR_I2S_RCR4_FRSZ(x)  (HW_I2S_RCR4(x).B.FRSZ)</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define BF_I2S_RCR4_FRSZ(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR4_FRSZ) &amp; BM_I2S_RCR4_FRSZ)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define BW_I2S_RCR4_FRSZ(x, v) (HW_I2S_RCR4_WR(x, (HW_I2S_RCR4_RD(x) &amp; ~BM_I2S_RCR4_FRSZ) | BF_I2S_RCR4_FRSZ(v)))</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment"> * HW_I2S_RCR5 - SAI Receive Configuration 5 Register</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="union__hw__i2s__rcr5.html"> 2554</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rcr5.html">_hw_i2s_rcr5</a></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;{</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;    uint32_t U;</div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html"> 2557</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html">_hw_i2s_rcr5_bitfields</a></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    {</div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#ae725b2f2baf5c9309bf88519e0c9e8d2"> 2559</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 8;        </div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#ad4b1e2d4f62b15e712718a5829d6ac50"> 2560</a></span>&#160;        uint32_t FBT : 5;              </div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#ad1eee6394750ec3d7753dfda6e9f9a9a"> 2561</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 3;        </div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#a92f83d0fd41d13242a743d9e4924ae99"> 2562</a></span>&#160;        uint32_t W0W : 5;              </div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#a3d2745d13b50e11bb0e5fb47d595de74"> 2563</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">RESERVED2</a> : 3;        </div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#a331661a0e269b929688707be712da072"> 2564</a></span>&#160;        uint32_t WNW : 5;              </div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html#a775d9fe651b55bf6851e422db32865ad"> 2565</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">RESERVED3</a> : 3;        </div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;    } B;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;} <a class="code" href="union__hw__i2s__rcr5.html">hw_i2s_rcr5_t</a>;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_ADDR(x)      ((x) + 0x94U)</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5(x)           (*(__IO hw_i2s_rcr5_t *) HW_I2S_RCR5_ADDR(x))</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_RD(x)        (HW_I2S_RCR5(x).U)</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_WR(x, v)     (HW_I2S_RCR5(x).U = (v))</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_SET(x, v)    (HW_I2S_RCR5_WR(x, HW_I2S_RCR5_RD(x) |  (v)))</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_CLR(x, v)    (HW_I2S_RCR5_WR(x, HW_I2S_RCR5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define HW_I2S_RCR5_TOG(x, v)    (HW_I2S_RCR5_WR(x, HW_I2S_RCR5_RD(x) ^  (v)))</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RCR5 bitfields</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define BP_I2S_RCR5_FBT      (8U)          </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define BM_I2S_RCR5_FBT      (0x00001F00U) </span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define BS_I2S_RCR5_FBT      (5U)          </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define BR_I2S_RCR5_FBT(x)   (HW_I2S_RCR5(x).B.FBT)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define BF_I2S_RCR5_FBT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR5_FBT) &amp; BM_I2S_RCR5_FBT)</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define BW_I2S_RCR5_FBT(x, v) (HW_I2S_RCR5_WR(x, (HW_I2S_RCR5_RD(x) &amp; ~BM_I2S_RCR5_FBT) | BF_I2S_RCR5_FBT(v)))</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define BP_I2S_RCR5_W0W      (16U)         </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define BM_I2S_RCR5_W0W      (0x001F0000U) </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define BS_I2S_RCR5_W0W      (5U)          </span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define BR_I2S_RCR5_W0W(x)   (HW_I2S_RCR5(x).B.W0W)</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define BF_I2S_RCR5_W0W(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR5_W0W) &amp; BM_I2S_RCR5_W0W)</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define BW_I2S_RCR5_W0W(x, v) (HW_I2S_RCR5_WR(x, (HW_I2S_RCR5_RD(x) &amp; ~BM_I2S_RCR5_W0W) | BF_I2S_RCR5_W0W(v)))</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define BP_I2S_RCR5_WNW      (24U)         </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define BM_I2S_RCR5_WNW      (0x1F000000U) </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define BS_I2S_RCR5_WNW      (5U)          </span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define BR_I2S_RCR5_WNW(x)   (HW_I2S_RCR5(x).B.WNW)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define BF_I2S_RCR5_WNW(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RCR5_WNW) &amp; BM_I2S_RCR5_WNW)</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define BW_I2S_RCR5_WNW(x, v) (HW_I2S_RCR5_WR(x, (HW_I2S_RCR5_RD(x) &amp; ~BM_I2S_RCR5_WNW) | BF_I2S_RCR5_WNW(v)))</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"> * HW_I2S_RDRn - SAI Receive Data Register</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="union__hw__i2s__rdrn.html"> 2669</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rdrn.html">_hw_i2s_rdrn</a></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;{</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    uint32_t U;</div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields.html"> 2672</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields.html">_hw_i2s_rdrn_bitfields</a></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    {</div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields.html#ac88d8970d8307b58e1ea257eea9ae779"> 2674</a></span>&#160;        uint32_t RDR : 32;             </div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    } B;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;} <a class="code" href="union__hw__i2s__rdrn.html">hw_i2s_rdrn_t</a>;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define HW_I2S_RDRn_COUNT (2U)</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define HW_I2S_RDRn_ADDR(x, n)   ((x) + 0xA0U + (0x4U * (n)))</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define HW_I2S_RDRn(x, n)        (*(__I hw_i2s_rdrn_t *) HW_I2S_RDRn_ADDR(x, n))</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define HW_I2S_RDRn_RD(x, n)     (HW_I2S_RDRn(x, n).U)</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RDRn bitfields</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define BP_I2S_RDRn_RDR      (0U)          </span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define BM_I2S_RDRn_RDR      (0xFFFFFFFFU) </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define BS_I2S_RDRn_RDR      (32U)         </span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define BR_I2S_RDRn_RDR(x, n) (HW_I2S_RDRn(x, n).U)</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"> * HW_I2S_RFRn - SAI Receive FIFO Register</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="union__hw__i2s__rfrn.html"> 2725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rfrn.html">_hw_i2s_rfrn</a></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;{</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    uint32_t U;</div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html"> 2728</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html">_hw_i2s_rfrn_bitfields</a></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    {</div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html#a0f11c23ffebb12ae3962ba83120206a0"> 2730</a></span>&#160;        uint32_t RFP : 4;              </div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html#a787b7bfe93a524c6ff8341e22ba0f04b"> 2731</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 12;       </div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html#ae8d132c5f0b84a19c7671d55f603f067"> 2732</a></span>&#160;        uint32_t WFP : 4;              </div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html#a0d0d0510a667cd593b1b016fdf6ef214"> 2733</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 12;       </div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    } B;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;} <a class="code" href="union__hw__i2s__rfrn.html">hw_i2s_rfrn_t</a>;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define HW_I2S_RFRn_COUNT (2U)</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define HW_I2S_RFRn_ADDR(x, n)   ((x) + 0xC0U + (0x4U * (n)))</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define HW_I2S_RFRn(x, n)        (*(__I hw_i2s_rfrn_t *) HW_I2S_RFRn_ADDR(x, n))</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define HW_I2S_RFRn_RD(x, n)     (HW_I2S_RFRn(x, n).U)</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RFRn bitfields</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define BP_I2S_RFRn_RFP      (0U)          </span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define BM_I2S_RFRn_RFP      (0x0000000FU) </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define BS_I2S_RFRn_RFP      (4U)          </span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define BR_I2S_RFRn_RFP(x, n) (HW_I2S_RFRn(x, n).B.RFP)</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define BP_I2S_RFRn_WFP      (16U)         </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define BM_I2S_RFRn_WFP      (0x000F0000U) </span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define BS_I2S_RFRn_WFP      (4U)          </span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define BR_I2S_RFRn_WFP(x, n) (HW_I2S_RFRn(x, n).B.WFP)</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment"> * HW_I2S_RMR - SAI Receive Mask Register</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="union__hw__i2s__rmr.html"> 2794</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__rmr.html">_hw_i2s_rmr</a></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;{</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    uint32_t U;</div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields.html"> 2797</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields.html">_hw_i2s_rmr_bitfields</a></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    {</div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields.html#a3d91fa63dd4737b6b467d1ab0130a8cb"> 2799</a></span>&#160;        uint32_t RWM : 32;             </div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    } B;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;} <a class="code" href="union__hw__i2s__rmr.html">hw_i2s_rmr_t</a>;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_ADDR(x)       ((x) + 0xE0U)</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define HW_I2S_RMR(x)            (*(__IO hw_i2s_rmr_t *) HW_I2S_RMR_ADDR(x))</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_RD(x)         (HW_I2S_RMR(x).U)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_WR(x, v)      (HW_I2S_RMR(x).U = (v))</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_SET(x, v)     (HW_I2S_RMR_WR(x, HW_I2S_RMR_RD(x) |  (v)))</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_CLR(x, v)     (HW_I2S_RMR_WR(x, HW_I2S_RMR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define HW_I2S_RMR_TOG(x, v)     (HW_I2S_RMR_WR(x, HW_I2S_RMR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_RMR bitfields</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define BP_I2S_RMR_RWM       (0U)          </span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define BM_I2S_RMR_RWM       (0xFFFFFFFFU) </span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define BS_I2S_RMR_RWM       (32U)         </span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define BR_I2S_RMR_RWM(x)    (HW_I2S_RMR(x).U)</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define BF_I2S_RMR_RWM(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_RMR_RWM) &amp; BM_I2S_RMR_RWM)</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define BW_I2S_RMR_RWM(x, v) (HW_I2S_RMR_WR(x, v))</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment"> * HW_I2S_MCR - SAI MCLK Control Register</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="union__hw__i2s__mcr.html"> 2858</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__mcr.html">_hw_i2s_mcr</a></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;{</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    uint32_t U;</div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html"> 2861</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html">_hw_i2s_mcr_bitfields</a></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    {</div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html#ade928cec9d8efe399e7c65f0f9899135"> 2863</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 24;       </div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html#a3eb827edc24cf3e8bcaeea19467f43f5"> 2864</a></span>&#160;        uint32_t MICS : 2;             </div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html#a0086e6ae6037c1f2ba857661964fbc56"> 2865</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">RESERVED1</a> : 4;        </div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html#af7d19f4f404a809f24d8aabc8ac222e0"> 2866</a></span>&#160;        uint32_t MOE : 1;              </div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html#aacd0d644d1358e034730424884f19526"> 2867</a></span>&#160;        uint32_t DUF : 1;              </div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;    } B;</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;} <a class="code" href="union__hw__i2s__mcr.html">hw_i2s_mcr_t</a>;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_ADDR(x)       ((x) + 0x100U)</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define HW_I2S_MCR(x)            (*(__IO hw_i2s_mcr_t *) HW_I2S_MCR_ADDR(x))</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_RD(x)         (HW_I2S_MCR(x).U)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_WR(x, v)      (HW_I2S_MCR(x).U = (v))</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_SET(x, v)     (HW_I2S_MCR_WR(x, HW_I2S_MCR_RD(x) |  (v)))</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_CLR(x, v)     (HW_I2S_MCR_WR(x, HW_I2S_MCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define HW_I2S_MCR_TOG(x, v)     (HW_I2S_MCR_WR(x, HW_I2S_MCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_MCR bitfields</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define BP_I2S_MCR_MICS      (24U)         </span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define BM_I2S_MCR_MICS      (0x03000000U) </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define BS_I2S_MCR_MICS      (2U)          </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define BR_I2S_MCR_MICS(x)   (HW_I2S_MCR(x).B.MICS)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define BF_I2S_MCR_MICS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_MCR_MICS) &amp; BM_I2S_MCR_MICS)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define BW_I2S_MCR_MICS(x, v) (HW_I2S_MCR_WR(x, (HW_I2S_MCR_RD(x) &amp; ~BM_I2S_MCR_MICS) | BF_I2S_MCR_MICS(v)))</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define BP_I2S_MCR_MOE       (30U)         </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define BM_I2S_MCR_MOE       (0x40000000U) </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define BS_I2S_MCR_MOE       (1U)          </span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define BR_I2S_MCR_MOE(x)    (BITBAND_ACCESS32(HW_I2S_MCR_ADDR(x), BP_I2S_MCR_MOE))</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define BF_I2S_MCR_MOE(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_MCR_MOE) &amp; BM_I2S_MCR_MOE)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define BW_I2S_MCR_MOE(x, v) (BITBAND_ACCESS32(HW_I2S_MCR_ADDR(x), BP_I2S_MCR_MOE) = (v))</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define BP_I2S_MCR_DUF       (31U)         </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define BM_I2S_MCR_DUF       (0x80000000U) </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define BS_I2S_MCR_DUF       (1U)          </span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define BR_I2S_MCR_DUF(x)    (BITBAND_ACCESS32(HW_I2S_MCR_ADDR(x), BP_I2S_MCR_DUF))</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment"> * HW_I2S_MDR - SAI MCLK Divide Register</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="union__hw__i2s__mdr.html"> 2978</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__i2s__mdr.html">_hw_i2s_mdr</a></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;{</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    uint32_t U;</div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html"> 2981</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html">_hw_i2s_mdr_bitfields</a></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    {</div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html#ae7b3d7e4ec5514a3307a31a620ffdae8"> 2983</a></span>&#160;        uint32_t DIVIDE : 12;          </div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html#a7686f44fa14863852b7ae7d727b5874a"> 2984</a></span>&#160;        uint32_t FRACT : 8;            </div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html#ad26e91020b07f9360af2c0f2b23d89d3"> 2985</a></span>&#160;        uint32_t <a class="code" href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">RESERVED0</a> : 12;       </div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;    } B;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;} <a class="code" href="union__hw__i2s__mdr.html">hw_i2s_mdr_t</a>;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_ADDR(x)       ((x) + 0x104U)</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define HW_I2S_MDR(x)            (*(__IO hw_i2s_mdr_t *) HW_I2S_MDR_ADDR(x))</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_RD(x)         (HW_I2S_MDR(x).U)</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_WR(x, v)      (HW_I2S_MDR(x).U = (v))</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_SET(x, v)     (HW_I2S_MDR_WR(x, HW_I2S_MDR_RD(x) |  (v)))</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_CLR(x, v)     (HW_I2S_MDR_WR(x, HW_I2S_MDR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define HW_I2S_MDR_TOG(x, v)     (HW_I2S_MDR_WR(x, HW_I2S_MDR_RD(x) ^  (v)))</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment"> * Constants &amp; macros for individual I2S_MDR bitfields</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define BP_I2S_MDR_DIVIDE    (0U)          </span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define BM_I2S_MDR_DIVIDE    (0x00000FFFU) </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define BS_I2S_MDR_DIVIDE    (12U)         </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define BR_I2S_MDR_DIVIDE(x) (HW_I2S_MDR(x).B.DIVIDE)</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define BF_I2S_MDR_DIVIDE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_MDR_DIVIDE) &amp; BM_I2S_MDR_DIVIDE)</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define BW_I2S_MDR_DIVIDE(x, v) (HW_I2S_MDR_WR(x, (HW_I2S_MDR_RD(x) &amp; ~BM_I2S_MDR_DIVIDE) | BF_I2S_MDR_DIVIDE(v)))</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define BP_I2S_MDR_FRACT     (12U)         </span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define BM_I2S_MDR_FRACT     (0x000FF000U) </span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define BS_I2S_MDR_FRACT     (8U)          </span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define BR_I2S_MDR_FRACT(x)  (HW_I2S_MDR(x).B.FRACT)</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define BF_I2S_MDR_FRACT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_I2S_MDR_FRACT) &amp; BM_I2S_MDR_FRACT)</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define BW_I2S_MDR_FRACT(x, v) (HW_I2S_MDR_WR(x, (HW_I2S_MDR_RD(x) &amp; ~BM_I2S_MDR_FRACT) | BF_I2S_MDR_FRACT(v)))</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment"> * hw_i2s_t - module struct</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html"> 3058</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__i2s.html">_hw_i2s</a></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;{</div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#ae5fbb438abfcde15c08c24c2b042f581"> 3060</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcsr.html">hw_i2s_tcsr_t</a> <a class="code" href="struct__hw__i2s.html#ae5fbb438abfcde15c08c24c2b042f581">TCSR</a>;               </div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#ab9b4557e97e7dfe8659c27221d63eb63"> 3061</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcr1.html">hw_i2s_tcr1_t</a> <a class="code" href="struct__hw__i2s.html#ab9b4557e97e7dfe8659c27221d63eb63">TCR1</a>;               </div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#ae98677d9a4368245d7cdecff34f4349c"> 3062</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcr2.html">hw_i2s_tcr2_t</a> <a class="code" href="struct__hw__i2s.html#ae98677d9a4368245d7cdecff34f4349c">TCR2</a>;               </div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a7f168982d01160651251e409c1e3d604"> 3063</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcr3.html">hw_i2s_tcr3_t</a> <a class="code" href="struct__hw__i2s.html#a7f168982d01160651251e409c1e3d604">TCR3</a>;               </div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a8adfe976671f876834d369bc67ea2a76"> 3064</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcr4.html">hw_i2s_tcr4_t</a> <a class="code" href="struct__hw__i2s.html#a8adfe976671f876834d369bc67ea2a76">TCR4</a>;               </div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#aeb5da5c10cc6ca6d2d0aae65f1a462d6"> 3065</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tcr5.html">hw_i2s_tcr5_t</a> <a class="code" href="struct__hw__i2s.html#aeb5da5c10cc6ca6d2d0aae65f1a462d6">TCR5</a>;               </div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    uint8_t _reserved0[8];</div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a8cac04b33dae24a80386777263a65711"> 3067</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__i2s__tdrn.html">hw_i2s_tdrn_t</a> TDRn[2];             </div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    uint8_t _reserved1[24];</div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#aae9998380559bc3f684354ddf8d9611a"> 3069</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__i2s__tfrn.html">hw_i2s_tfrn_t</a> TFRn[2];             </div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    uint8_t _reserved2[24];</div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a8348f19bb88fe140e5235c1fd5292c0c"> 3071</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__tmr.html">hw_i2s_tmr_t</a> <a class="code" href="struct__hw__i2s.html#a8348f19bb88fe140e5235c1fd5292c0c">TMR</a>;                 </div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;    uint8_t _reserved3[28];</div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a3676d079bbfe30e6f340ea20a452916c"> 3073</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcsr.html">hw_i2s_rcsr_t</a> <a class="code" href="struct__hw__i2s.html#a3676d079bbfe30e6f340ea20a452916c">RCSR</a>;               </div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a7cd67d62a805109ac2d2afb253949b4a"> 3074</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcr1.html">hw_i2s_rcr1_t</a> <a class="code" href="struct__hw__i2s.html#a7cd67d62a805109ac2d2afb253949b4a">RCR1</a>;               </div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#abf1c17667566ee6ec92976b9fba95c63"> 3075</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcr2.html">hw_i2s_rcr2_t</a> <a class="code" href="struct__hw__i2s.html#abf1c17667566ee6ec92976b9fba95c63">RCR2</a>;               </div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a7750073085b1396644510b86a00f85ca"> 3076</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcr3.html">hw_i2s_rcr3_t</a> <a class="code" href="struct__hw__i2s.html#a7750073085b1396644510b86a00f85ca">RCR3</a>;               </div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a775d2c16fb4390e2fb1f581424fcfa63"> 3077</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcr4.html">hw_i2s_rcr4_t</a> <a class="code" href="struct__hw__i2s.html#a775d2c16fb4390e2fb1f581424fcfa63">RCR4</a>;               </div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a45cf1dd0046366e8925714e7616f4984"> 3078</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rcr5.html">hw_i2s_rcr5_t</a> <a class="code" href="struct__hw__i2s.html#a45cf1dd0046366e8925714e7616f4984">RCR5</a>;               </div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;    uint8_t _reserved4[8];</div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a5b6a61985bf252a88b3e02f92c5de5ae"> 3080</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__i2s__rdrn.html">hw_i2s_rdrn_t</a> RDRn[2];             </div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    uint8_t _reserved5[24];</div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#af6ab95e644b1397bfe879efe10e2aaf2"> 3082</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__i2s__rfrn.html">hw_i2s_rfrn_t</a> RFRn[2];             </div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;    uint8_t _reserved6[24];</div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a9ddcad17780e63698043f15a63eb60f6"> 3084</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__rmr.html">hw_i2s_rmr_t</a> <a class="code" href="struct__hw__i2s.html#a9ddcad17780e63698043f15a63eb60f6">RMR</a>;                 </div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    uint8_t _reserved7[28];</div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#a49f9aba036282207abdb7cff26750fec"> 3086</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__mcr.html">hw_i2s_mcr_t</a> <a class="code" href="struct__hw__i2s.html#a49f9aba036282207abdb7cff26750fec">MCR</a>;                 </div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="struct__hw__i2s.html#af964170a4ffcf146505ee4017ef694e3"> 3087</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__i2s__mdr.html">hw_i2s_mdr_t</a> <a class="code" href="struct__hw__i2s.html#af964170a4ffcf146505ee4017ef694e3">MDR</a>;                 </div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;} <a class="code" href="struct__hw__i2s.html">hw_i2s_t</a>;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define HW_I2S(x)      (*(hw_i2s_t *)(x))</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_I2S_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="union__hw__i2s__rcr5_html"><div class="ttname"><a href="union__hw__i2s__rcr5.html">_hw_i2s_rcr5</a></div><div class="ttdoc">HW_I2S_RCR5 - SAI Receive Configuration 5 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2554</div></div>
<div class="ttc" id="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcr1_1_1__hw__i2s__tcr1__bitfields.html">_hw_i2s_tcr1::_hw_i2s_tcr1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:620</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a281d5798d254b5524524832ee20dbd12"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a281d5798d254b5524524832ee20dbd12">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::WSIE</a></div><div class="ttdeci">uint32_t WSIE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:139</div></div>
<div class="ttc" id="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__mdr_1_1__hw__i2s__mdr__bitfields.html">_hw_i2s_mdr::_hw_i2s_mdr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2981</div></div>
<div class="ttc" id="union__hw__i2s__tcr2_html"><div class="ttname"><a href="union__hw__i2s__tcr2.html">_hw_i2s_tcr2</a></div><div class="ttdoc">HW_I2S_TCR2 - SAI Transmit Configuration 2 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:676</div></div>
<div class="ttc" id="union__hw__i2s__mcr_html"><div class="ttname"><a href="union__hw__i2s__mcr.html">_hw_i2s_mcr</a></div><div class="ttdoc">HW_I2S_MCR - SAI MCLK Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2858</div></div>
<div class="ttc" id="struct__hw__i2s_html_a9ddcad17780e63698043f15a63eb60f6"><div class="ttname"><a href="struct__hw__i2s.html#a9ddcad17780e63698043f15a63eb60f6">_hw_i2s::RMR</a></div><div class="ttdeci">__IO hw_i2s_rmr_t RMR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3084</div></div>
<div class="ttc" id="union__hw__i2s__rcr2_html"><div class="ttname"><a href="union__hw__i2s__rcr2.html">_hw_i2s_rcr2</a></div><div class="ttdoc">HW_I2S_RCR2 - SAI Receive Configuration 2 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2040</div></div>
<div class="ttc" id="union__hw__i2s__tdrn_html"><div class="ttname"><a href="union__hw__i2s__tdrn.html">_hw_i2s_tdrn</a></div><div class="ttdoc">HW_I2S_TDRn - SAI Transmit Data Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1303</div></div>
<div class="ttc" id="union__hw__i2s__tfrn_html"><div class="ttname"><a href="union__hw__i2s__tfrn.html">_hw_i2s_tfrn</a></div><div class="ttdoc">HW_I2S_TFRn - SAI Transmit FIFO Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1363</div></div>
<div class="ttc" id="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields.html">_hw_i2s_tcr4::_hw_i2s_tcr4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1008</div></div>
<div class="ttc" id="union__hw__i2s__rdrn_html"><div class="ttname"><a href="union__hw__i2s__rdrn.html">_hw_i2s_rdrn</a></div><div class="ttdoc">HW_I2S_RDRn - SAI Receive Data Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2669</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rfrn_1_1__hw__i2s__rfrn__bitfields.html">_hw_i2s_rfrn::_hw_i2s_rfrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2728</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_adf64d4a40309e8ce45ce9f4f9acb78b3"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#adf64d4a40309e8ce45ce9f4f9acb78b3">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FWF</a></div><div class="ttdeci">uint32_t FWF</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:142</div></div>
<div class="ttc" id="union__hw__i2s__rfrn_html"><div class="ttname"><a href="union__hw__i2s__rfrn.html">_hw_i2s_rfrn</a></div><div class="ttdoc">HW_I2S_RFRn - SAI Receive FIFO Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2725</div></div>
<div class="ttc" id="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tmr_1_1__hw__i2s__tmr__bitfields.html">_hw_i2s_tmr::_hw_i2s_tmr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1435</div></div>
<div class="ttc" id="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields.html">_hw_i2s_rcr2::_hw_i2s_rcr2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2043</div></div>
<div class="ttc" id="struct__hw__i2s_html_a45cf1dd0046366e8925714e7616f4984"><div class="ttname"><a href="struct__hw__i2s.html#a45cf1dd0046366e8925714e7616f4984">_hw_i2s::RCR5</a></div><div class="ttdeci">__IO hw_i2s_rcr5_t RCR5</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3078</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_aadbcffff2485198077d082c7c7966ef1"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aadbcffff2485198077d082c7c7966ef1">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::SEF</a></div><div class="ttdeci">uint32_t SEF</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:144</div></div>
<div class="ttc" id="struct__hw__i2s_html_ae5fbb438abfcde15c08c24c2b042f581"><div class="ttname"><a href="struct__hw__i2s.html#ae5fbb438abfcde15c08c24c2b042f581">_hw_i2s::TCSR</a></div><div class="ttdeci">__IO hw_i2s_tcsr_t TCSR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3060</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_acfcbd352890e181a654c01b40d4ee5af"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#acfcbd352890e181a654c01b40d4ee5af">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FR</a></div><div class="ttdeci">uint32_t FR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:148</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_ae463856e53ff5658749d2d827f647794"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae463856e53ff5658749d2d827f647794">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FRIE</a></div><div class="ttdeci">uint32_t FRIE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:135</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a17edfdf8ca111fdec897ad04799b7d86"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a17edfdf8ca111fdec897ad04799b7d86">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:134</div></div>
<div class="ttc" id="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcr2_1_1__hw__i2s__tcr2__bitfields.html">_hw_i2s_tcr2::_hw_i2s_tcr2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:679</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a46180a7e6673fa104244f2b2d48c5c18"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a46180a7e6673fa104244f2b2d48c5c18">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FEF</a></div><div class="ttdeci">uint32_t FEF</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:143</div></div>
<div class="ttc" id="struct__hw__i2s_html_aeb5da5c10cc6ca6d2d0aae65f1a462d6"><div class="ttname"><a href="struct__hw__i2s.html#aeb5da5c10cc6ca6d2d0aae65f1a462d6">_hw_i2s::TCR5</a></div><div class="ttdeci">__IO hw_i2s_tcr5_t TCR5</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3065</div></div>
<div class="ttc" id="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rmr_1_1__hw__i2s__rmr__bitfields.html">_hw_i2s_rmr::_hw_i2s_rmr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2797</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a143aa3261d591994b3bcc83b18b54df1"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a143aa3261d591994b3bcc83b18b54df1">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FRF</a></div><div class="ttdeci">uint32_t FRF</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:141</div></div>
<div class="ttc" id="struct__hw__i2s_html_a49f9aba036282207abdb7cff26750fec"><div class="ttname"><a href="struct__hw__i2s.html#a49f9aba036282207abdb7cff26750fec">_hw_i2s::MCR</a></div><div class="ttdeci">__IO hw_i2s_mcr_t MCR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3086</div></div>
<div class="ttc" id="struct__hw__i2s_html_a7f168982d01160651251e409c1e3d604"><div class="ttname"><a href="struct__hw__i2s.html#a7f168982d01160651251e409c1e3d604">_hw_i2s::TCR3</a></div><div class="ttdeci">__IO hw_i2s_tcr3_t TCR3</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3063</div></div>
<div class="ttc" id="struct__hw__i2s_html_a7cd67d62a805109ac2d2afb253949b4a"><div class="ttname"><a href="struct__hw__i2s.html#a7cd67d62a805109ac2d2afb253949b4a">_hw_i2s::RCR1</a></div><div class="ttdeci">__IO hw_i2s_rcr1_t RCR1</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3074</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_aec908a7d340dca5a6e00095d2d9f83b4"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aec908a7d340dca5a6e00095d2d9f83b4">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::TE</a></div><div class="ttdeci">uint32_t TE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:153</div></div>
<div class="ttc" id="struct__hw__i2s_html_a8348f19bb88fe140e5235c1fd5292c0c"><div class="ttname"><a href="struct__hw__i2s.html#a8348f19bb88fe140e5235c1fd5292c0c">_hw_i2s::TMR</a></div><div class="ttdeci">__IO hw_i2s_tmr_t TMR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3071</div></div>
<div class="ttc" id="struct__hw__i2s_html_af964170a4ffcf146505ee4017ef694e3"><div class="ttname"><a href="struct__hw__i2s.html#af964170a4ffcf146505ee4017ef694e3">_hw_i2s::MDR</a></div><div class="ttdeci">__IO hw_i2s_mdr_t MDR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3087</div></div>
<div class="ttc" id="struct__hw__i2s_html_a7750073085b1396644510b86a00f85ca"><div class="ttname"><a href="struct__hw__i2s.html#a7750073085b1396644510b86a00f85ca">_hw_i2s::RCR3</a></div><div class="ttdeci">__IO hw_i2s_rcr3_t RCR3</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3076</div></div>
<div class="ttc" id="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields.html">_hw_i2s_rcr5::_hw_i2s_rcr5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2557</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_aa98f2ecc35963422e32755bc2aae91d8"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#aa98f2ecc35963422e32755bc2aae91d8">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:147</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a55dc085e8793d4ac01b499506ab36ef0"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a55dc085e8793d4ac01b499506ab36ef0">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::SEIE</a></div><div class="ttdeci">uint32_t SEIE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:138</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a7045ec01e1edd83c89cfdfbb87434690"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a7045ec01e1edd83c89cfdfbb87434690">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::DBGE</a></div><div class="ttdeci">uint32_t DBGE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:151</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields.html">_hw_i2s_rcr3::_hw_i2s_rcr3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2282</div></div>
<div class="ttc" id="struct__hw__i2s_html_a3676d079bbfe30e6f340ea20a452916c"><div class="ttname"><a href="struct__hw__i2s.html#a3676d079bbfe30e6f340ea20a452916c">_hw_i2s::RCSR</a></div><div class="ttdeci">__IO hw_i2s_rcsr_t RCSR</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3073</div></div>
<div class="ttc" id="union__hw__i2s__tcr3_html"><div class="ttname"><a href="union__hw__i2s__tcr3.html">_hw_i2s_tcr3</a></div><div class="ttdoc">HW_I2S_TCR3 - SAI Transmit Configuration 3 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:916</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a59fc16b1ed7b651100e10c38b7895789"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a59fc16b1ed7b651100e10c38b7895789">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::WSF</a></div><div class="ttdeci">uint32_t WSF</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:145</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_ad5494d3c91c6a8b5de076a56b0ebb362"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ad5494d3c91c6a8b5de076a56b0ebb362">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::STOPE</a></div><div class="ttdeci">uint32_t STOPE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:152</div></div>
<div class="ttc" id="union__hw__i2s__rcr3_html"><div class="ttname"><a href="union__hw__i2s__rcr3.html">_hw_i2s_rcr3</a></div><div class="ttdoc">HW_I2S_RCR3 - SAI Receive Configuration 3 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2279</div></div>
<div class="ttc" id="struct__hw__i2s_html_abf1c17667566ee6ec92976b9fba95c63"><div class="ttname"><a href="struct__hw__i2s.html#abf1c17667566ee6ec92976b9fba95c63">_hw_i2s::RCR2</a></div><div class="ttdeci">__IO hw_i2s_rcr2_t RCR2</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3075</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a031dd200a10adc0de2f83041984fd2f4"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a031dd200a10adc0de2f83041984fd2f4">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:140</div></div>
<div class="ttc" id="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields.html">_hw_i2s_mcr::_hw_i2s_mcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2861</div></div>
<div class="ttc" id="union__hw__i2s__rmr_html"><div class="ttname"><a href="union__hw__i2s__rmr.html">_hw_i2s_rmr</a></div><div class="ttdoc">HW_I2S_RMR - SAI Receive Mask Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2794</div></div>
<div class="ttc" id="union__hw__i2s__mdr_html"><div class="ttname"><a href="union__hw__i2s__mdr.html">_hw_i2s_mdr</a></div><div class="ttdoc">HW_I2S_MDR - SAI MCLK Divide Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2978</div></div>
<div class="ttc" id="union__hw__i2s__tmr_html"><div class="ttname"><a href="union__hw__i2s__tmr.html">_hw_i2s_tmr</a></div><div class="ttdoc">HW_I2S_TMR - SAI Transmit Mask Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1432</div></div>
<div class="ttc" id="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields.html">_hw_i2s_tcr5::_hw_i2s_tcr5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1194</div></div>
<div class="ttc" id="struct__hw__i2s_html_a8adfe976671f876834d369bc67ea2a76"><div class="ttname"><a href="struct__hw__i2s.html#a8adfe976671f876834d369bc67ea2a76">_hw_i2s::TCR4</a></div><div class="ttdeci">__IO hw_i2s_tcr4_t TCR4</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3064</div></div>
<div class="ttc" id="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields.html">_hw_i2s_rcsr::_hw_i2s_rcsr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1496</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a4997be3a7966cdfa7cfd0039bab7a0f2"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a4997be3a7966cdfa7cfd0039bab7a0f2">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FRDE</a></div><div class="ttdeci">uint32_t FRDE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:132</div></div>
<div class="ttc" id="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields.html">_hw_i2s_tcr3::_hw_i2s_tcr3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:919</div></div>
<div class="ttc" id="struct__hw__i2s_html_ab9b4557e97e7dfe8659c27221d63eb63"><div class="ttname"><a href="struct__hw__i2s.html#ab9b4557e97e7dfe8659c27221d63eb63">_hw_i2s::TCR1</a></div><div class="ttdeci">__IO hw_i2s_tcr1_t TCR1</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3061</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a0000b6eca3ea1bc65a761c155e6c0daf"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0000b6eca3ea1bc65a761c155e6c0daf">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::BCE</a></div><div class="ttdeci">uint32_t BCE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:150</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a114a84b5b849ac0bccda373fa48f8386"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a114a84b5b849ac0bccda373fa48f8386">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:146</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_a0886a041d82f99a9d5dbbd1315b2f704"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#a0886a041d82f99a9d5dbbd1315b2f704">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FWDE</a></div><div class="ttdeci">uint32_t FWDE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:133</div></div>
<div class="ttc" id="union__hw__i2s__tcr4_html"><div class="ttname"><a href="union__hw__i2s__tcr4.html">_hw_i2s_tcr4</a></div><div class="ttdoc">HW_I2S_TCR4 - SAI Transmit Configuration 4 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1005</div></div>
<div class="ttc" id="struct__hw__i2s_html"><div class="ttname"><a href="struct__hw__i2s.html">_hw_i2s</a></div><div class="ttdoc">All I2S module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3058</div></div>
<div class="ttc" id="union__hw__i2s__tcsr_html"><div class="ttname"><a href="union__hw__i2s__tcsr.html">_hw_i2s_tcsr</a></div><div class="ttdoc">HW_I2S_TCSR - SAI Transmit Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:127</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:130</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_af80db831fa27069f66a8082edfeeb882"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af80db831fa27069f66a8082edfeeb882">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FEIE</a></div><div class="ttdeci">uint32_t FEIE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:137</div></div>
<div class="ttc" id="union__hw__i2s__rcr4_html"><div class="ttname"><a href="union__hw__i2s__rcr4.html">_hw_i2s_rcr4</a></div><div class="ttdoc">HW_I2S_RCR4 - SAI Receive Configuration 4 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2368</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_af8c88f4be6520b974909f18f614ceda8"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#af8c88f4be6520b974909f18f614ceda8">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::FWIE</a></div><div class="ttdeci">uint32_t FWIE</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:136</div></div>
<div class="ttc" id="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rdrn_1_1__hw__i2s__rdrn__bitfields.html">_hw_i2s_rdrn::_hw_i2s_rdrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2672</div></div>
<div class="ttc" id="union__hw__i2s__tcr1_html"><div class="ttname"><a href="union__hw__i2s__tcr1.html">_hw_i2s_tcr1</a></div><div class="ttdoc">HW_I2S_TCR1 - SAI Transmit Configuration 1 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:617</div></div>
<div class="ttc" id="union__hw__i2s__rcsr_html"><div class="ttname"><a href="union__hw__i2s__rcsr.html">_hw_i2s_rcsr</a></div><div class="ttdoc">HW_I2S_RCSR - SAI Receive Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1493</div></div>
<div class="ttc" id="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tfrn_1_1__hw__i2s__tfrn__bitfields.html">_hw_i2s_tfrn::_hw_i2s_tfrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1366</div></div>
<div class="ttc" id="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields_html_ae9ec8c970a6bf88637f38ea01b695950"><div class="ttname"><a href="struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields.html#ae9ec8c970a6bf88637f38ea01b695950">_hw_i2s_tcsr::_hw_i2s_tcsr_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:149</div></div>
<div class="ttc" id="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcr1_1_1__hw__i2s__rcr1__bitfields.html">_hw_i2s_rcr1::_hw_i2s_rcr1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1984</div></div>
<div class="ttc" id="union__hw__i2s__rcr1_html"><div class="ttname"><a href="union__hw__i2s__rcr1.html">_hw_i2s_rcr1</a></div><div class="ttdoc">HW_I2S_RCR1 - SAI Receive Configuration 1 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1981</div></div>
<div class="ttc" id="struct__hw__i2s_html_ae98677d9a4368245d7cdecff34f4349c"><div class="ttname"><a href="struct__hw__i2s.html#ae98677d9a4368245d7cdecff34f4349c">_hw_i2s::TCR2</a></div><div class="ttdeci">__IO hw_i2s_tcr2_t TCR2</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3062</div></div>
<div class="ttc" id="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__rcr4_1_1__hw__i2s__rcr4__bitfields.html">_hw_i2s_rcr4::_hw_i2s_rcr4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:2371</div></div>
<div class="ttc" id="union__hw__i2s__tcr5_html"><div class="ttname"><a href="union__hw__i2s__tcr5.html">_hw_i2s_tcr5</a></div><div class="ttdoc">HW_I2S_TCR5 - SAI Transmit Configuration 5 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1191</div></div>
<div class="ttc" id="struct__hw__i2s_html_a775d2c16fb4390e2fb1f581424fcfa63"><div class="ttname"><a href="struct__hw__i2s.html#a775d2c16fb4390e2fb1f581424fcfa63">_hw_i2s::RCR4</a></div><div class="ttdeci">__IO hw_i2s_rcr4_t RCR4</div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:3077</div></div>
<div class="ttc" id="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields_html"><div class="ttname"><a href="struct__hw__i2s__tdrn_1_1__hw__i2s__tdrn__bitfields.html">_hw_i2s_tdrn::_hw_i2s_tdrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_i2s.h:1306</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
