<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_196{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t2_196{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_196{left:112px;bottom:999px;letter-spacing:-0.16px;}
#t4_196{left:197px;bottom:999px;}
#t5_196{left:239px;bottom:999px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_196{left:239px;bottom:982px;letter-spacing:-0.11px;}
#t7_196{left:239px;bottom:877px;letter-spacing:-0.12px;}
#t8_196{left:276px;bottom:877px;letter-spacing:-0.18px;}
#t9_196{left:306px;bottom:877px;letter-spacing:-0.09px;word-spacing:0.06px;}
#ta_196{left:239px;bottom:861px;}
#tb_196{left:253px;bottom:861px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_196{left:239px;bottom:844px;}
#td_196{left:253px;bottom:844px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#te_196{left:239px;bottom:827px;}
#tf_196{left:253px;bottom:827px;letter-spacing:-0.1px;word-spacing:-0.64px;}
#tg_196{left:253px;bottom:810px;letter-spacing:-0.14px;}
#th_196{left:315px;bottom:810px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#ti_196{left:373px;bottom:810px;letter-spacing:-0.2px;}
#tj_196{left:239px;bottom:793px;}
#tk_196{left:253px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#tl_196{left:253px;bottom:777px;letter-spacing:-0.1px;word-spacing:-0.68px;}
#tm_196{left:317px;bottom:777px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tn_196{left:253px;bottom:760px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_196{left:437px;bottom:760px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_196{left:253px;bottom:743px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_196{left:253px;bottom:726px;letter-spacing:-0.11px;}
#tr_196{left:437px;bottom:726px;letter-spacing:-0.19px;}
#ts_196{left:522px;bottom:726px;letter-spacing:-0.06px;word-spacing:-0.06px;}
#tt_196{left:253px;bottom:709px;letter-spacing:-0.18px;}
#tu_196{left:283px;bottom:709px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tv_196{left:253px;bottom:693px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_196{left:599px;bottom:999px;letter-spacing:-0.19px;}
#tx_196{left:697px;bottom:999px;}
#ty_196{left:771px;bottom:999px;letter-spacing:-0.12px;}
#tz_196{left:112px;bottom:668px;letter-spacing:-0.17px;}
#t10_196{left:197px;bottom:668px;}
#t11_196{left:239px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t12_196{left:239px;bottom:651px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t13_196{left:239px;bottom:635px;letter-spacing:-0.09px;}
#t14_196{left:243px;bottom:531px;letter-spacing:-0.12px;}
#t15_196{left:279px;bottom:531px;letter-spacing:-0.16px;}
#t16_196{left:309px;bottom:531px;letter-spacing:-0.11px;word-spacing:0.08px;}
#t17_196{left:239px;bottom:514px;}
#t18_196{left:253px;bottom:514px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_196{left:239px;bottom:497px;}
#t1a_196{left:253px;bottom:497px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1b_196{left:239px;bottom:480px;}
#t1c_196{left:253px;bottom:480px;letter-spacing:-0.1px;}
#t1d_196{left:253px;bottom:463px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1e_196{left:239px;bottom:447px;}
#t1f_196{left:253px;bottom:447px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1g_196{left:318px;bottom:444px;letter-spacing:0.01px;}
#t1h_196{left:336px;bottom:447px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t1i_196{left:253px;bottom:427px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1j_196{left:253px;bottom:411px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1k_196{left:599px;bottom:668px;letter-spacing:-0.19px;}
#t1l_196{left:671px;bottom:668px;letter-spacing:-0.13px;}
#t1m_196{left:771px;bottom:668px;letter-spacing:-0.12px;}
#t1n_196{left:118px;bottom:386px;letter-spacing:-0.2px;}
#t1o_196{left:197px;bottom:386px;}
#t1p_196{left:239px;bottom:386px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1q_196{left:239px;bottom:369px;letter-spacing:-0.1px;}
#t1r_196{left:239px;bottom:264px;letter-spacing:-0.1px;word-spacing:-0.55px;}
#t1s_196{left:239px;bottom:248px;letter-spacing:-0.1px;}
#t1t_196{left:239px;bottom:231px;letter-spacing:-0.1px;}
#t1u_196{left:599px;bottom:386px;letter-spacing:-0.19px;}
#t1v_196{left:671px;bottom:386px;letter-spacing:-0.13px;}
#t1w_196{left:771px;bottom:386px;letter-spacing:-0.12px;}
#t1x_196{left:84px;bottom:203px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_196{left:97px;bottom:186px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1z_196{left:97px;bottom:170px;letter-spacing:-0.1px;}
#t20_196{left:97px;bottom:153px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t21_196{left:260px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.04px;}
#t22_196{left:139px;bottom:1054px;letter-spacing:-0.14px;}
#t23_196{left:362px;bottom:1027px;letter-spacing:-0.13px;}
#t24_196{left:591px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t25_196{left:595px;bottom:1027px;letter-spacing:-0.18px;}
#t26_196{left:681px;bottom:1043px;letter-spacing:-0.12px;}
#t27_196{left:684px;bottom:1027px;letter-spacing:-0.29px;}
#t28_196{left:757px;bottom:1027px;letter-spacing:-0.15px;}
#t29_196{left:106px;bottom:1027px;letter-spacing:-0.17px;}
#t2a_196{left:188px;bottom:1027px;letter-spacing:-0.27px;}
#t2b_196{left:259px;bottom:959px;letter-spacing:-0.16px;}
#t2c_196{left:413px;bottom:959px;letter-spacing:-0.17px;}
#t2d_196{left:286px;bottom:934px;}
#t2e_196{left:334px;bottom:934px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2f_196{left:286px;bottom:913px;}
#t2g_196{left:334px;bottom:913px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t2h_196{left:259px;bottom:612px;letter-spacing:-0.16px;}
#t2i_196{left:413px;bottom:612px;letter-spacing:-0.17px;}
#t2j_196{left:286px;bottom:588px;}
#t2k_196{left:334px;bottom:588px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2l_196{left:286px;bottom:566px;}
#t2m_196{left:334px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t2n_196{left:259px;bottom:346px;letter-spacing:-0.16px;}
#t2o_196{left:413px;bottom:346px;letter-spacing:-0.17px;}
#t2p_196{left:286px;bottom:321px;}
#t2q_196{left:334px;bottom:321px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t2r_196{left:286px;bottom:300px;}
#t2s_196{left:334px;bottom:300px;letter-spacing:-0.1px;word-spacing:-0.05px;}

.s1_196{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_196{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s3_196{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s4_196{font-size:14px;font-family:Courier_mw;color:#003359;}
.s5_196{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s6_196{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_196{font-size:11px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_196{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s9_196{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts196" type="text/css" >

@font-face {
	font-family: Courier_mw;
	src: url("fonts/Courier_mw.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg196" style="-webkit-user-select: none;"><object width="935" height="1210" data="196/196.svg" type="image/svg+xml" id="pdf196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_196" class="t s1_196">196 </span><span id="t2_196" class="t s1_196">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t3_196" class="t s2_196">ERL </span><span id="t4_196" class="t s2_196">2 </span><span id="t5_196" class="t s2_196">Error Level; Set by the processor when a Reset, Soft </span>
<span id="t6_196" class="t s2_196">Reset, NMI or Cache Error exception are taken. </span>
<span id="t7_196" class="t s2_196">When </span><span id="t8_196" class="t s3_196">ERL </span><span id="t9_196" class="t s2_196">is set: </span>
<span id="ta_196" class="t s2_196">• </span><span id="tb_196" class="t s2_196">The processor is running in kernel mode </span>
<span id="tc_196" class="t s2_196">• </span><span id="td_196" class="t s2_196">Hardware and software interrupts are disabled </span>
<span id="te_196" class="t s2_196">• </span><span id="tf_196" class="t s2_196">The ERET instruction will use the return address held in </span>
<span id="tg_196" class="t s3_196">ErrorEPC </span><span id="th_196" class="t s2_196">instead of </span><span id="ti_196" class="t s4_196">EPC </span>
<span id="tj_196" class="t s2_196">• </span><span id="tk_196" class="t s2_196">Segment kuseg is treated as an unmapped and uncached </span>
<span id="tl_196" class="t s2_196">region. See </span><span id="tm_196" class="t s5_196">“Address Translation for the kuseg Segment </span>
<span id="tn_196" class="t s5_196">when StatusERL = 1” on page 31</span><span id="to_196" class="t s2_196">. This allows main </span>
<span id="tp_196" class="t s2_196">memory to be accessed in the presence of cache errors. </span>
<span id="tq_196" class="t s2_196">The operation of the processor is </span><span id="tr_196" class="t s6_196">UNDEFINED </span><span id="ts_196" class="t s2_196">if the </span>
<span id="tt_196" class="t s3_196">ERL </span><span id="tu_196" class="t s2_196">bit is set while the processor is executing instruc- </span>
<span id="tv_196" class="t s2_196">tions from kuseg. </span>
<span id="tw_196" class="t s2_196">R/W </span><span id="tx_196" class="t s2_196">1 </span><span id="ty_196" class="t s2_196">Required </span>
<span id="tz_196" class="t s2_196">EXL </span><span id="t10_196" class="t s2_196">1 </span><span id="t11_196" class="t s2_196">Exception Level; Set by the processor when any exception </span>
<span id="t12_196" class="t s2_196">other than Reset, Soft Reset, NMI or Cache Error excep- </span>
<span id="t13_196" class="t s2_196">tion are taken. </span>
<span id="t14_196" class="t s2_196">When </span><span id="t15_196" class="t s3_196">EXL </span><span id="t16_196" class="t s2_196">is set: </span>
<span id="t17_196" class="t s2_196">• </span><span id="t18_196" class="t s2_196">The processor is running in Kernel Mode </span>
<span id="t19_196" class="t s2_196">• </span><span id="t1a_196" class="t s2_196">Hardware and software interrupts are disabled. </span>
<span id="t1b_196" class="t s2_196">• </span><span id="t1c_196" class="t s2_196">TLB Refill exceptions use the general exception vector </span>
<span id="t1d_196" class="t s2_196">instead of the TLB Refill vector. </span>
<span id="t1e_196" class="t s2_196">• </span><span id="t1f_196" class="t s2_196">EPC, Cause </span>
<span id="t1g_196" class="t s7_196">BD </span>
<span id="t1h_196" class="t s2_196">and SRSCtl (implementations of Release </span>
<span id="t1i_196" class="t s2_196">2 of the Architecture only) will not be updated if </span>
<span id="t1j_196" class="t s2_196">another exception is taken </span>
<span id="t1k_196" class="t s2_196">R/W </span><span id="t1l_196" class="t s2_196">Undefined </span><span id="t1m_196" class="t s2_196">Required </span>
<span id="t1n_196" class="t s2_196">IE </span><span id="t1o_196" class="t s2_196">0 </span><span id="t1p_196" class="t s2_196">Interrupt Enable: Acts as the master enable for software </span>
<span id="t1q_196" class="t s2_196">and hardware interrupts: </span>
<span id="t1r_196" class="t s2_196">In Release 2 of the Architecture (and subsequent releases), </span>
<span id="t1s_196" class="t s2_196">this bit may be modified separately via the DI and EI </span>
<span id="t1t_196" class="t s2_196">instructions. </span>
<span id="t1u_196" class="t s2_196">R/W </span><span id="t1v_196" class="t s2_196">Undefined </span><span id="t1w_196" class="t s2_196">Required </span>
<span id="t1x_196" class="t s2_196">1. The TS bit originally indicated a “TLB Shutdown” condition in which circuits detected multiple TLB matches and shutdown the TLB </span>
<span id="t1y_196" class="t s2_196">to prevent physical damage. In newer designs, multiple TLB matches do not cause physical damage to the TLB structure, so the TS bit </span>
<span id="t1z_196" class="t s2_196">retains its name, but is simply an indicator to the machine check exception handler that multiple TLB matches were detected and </span>
<span id="t20_196" class="t s2_196">reported by the processor. </span>
<span id="t21_196" class="t s8_196">Table 9.47 Status Register Field Descriptions (Continued) </span>
<span id="t22_196" class="t s9_196">Fields </span>
<span id="t23_196" class="t s9_196">Description </span>
<span id="t24_196" class="t s9_196">Read / </span>
<span id="t25_196" class="t s9_196">Write </span>
<span id="t26_196" class="t s9_196">Reset </span>
<span id="t27_196" class="t s9_196">State </span><span id="t28_196" class="t s9_196">Compliance </span><span id="t29_196" class="t s9_196">Name </span><span id="t2a_196" class="t s9_196">Bits </span>
<span id="t2b_196" class="t s9_196">Encoding </span><span id="t2c_196" class="t s9_196">Meaning </span>
<span id="t2d_196" class="t s2_196">0 </span><span id="t2e_196" class="t s2_196">Normal level </span>
<span id="t2f_196" class="t s2_196">1 </span><span id="t2g_196" class="t s2_196">Error level </span>
<span id="t2h_196" class="t s9_196">Encoding </span><span id="t2i_196" class="t s9_196">Meaning </span>
<span id="t2j_196" class="t s2_196">0 </span><span id="t2k_196" class="t s2_196">Normal level </span>
<span id="t2l_196" class="t s2_196">1 </span><span id="t2m_196" class="t s2_196">Exception level </span>
<span id="t2n_196" class="t s9_196">Encoding </span><span id="t2o_196" class="t s9_196">Meaning </span>
<span id="t2p_196" class="t s2_196">0 </span><span id="t2q_196" class="t s2_196">Interrupts are disabled </span>
<span id="t2r_196" class="t s2_196">1 </span><span id="t2s_196" class="t s2_196">Interrupts are enabled </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
