     = "module pipe2 (input logic clk, input logic rst, output int unsigned a2, input int unsigned a);\ntimeunit 1ns; timeprecision 1ns;\n  int unsigned nat0;\n  int unsigned nat1;\n  int unsigned nat2;\n  assign a2 = nat2;\n  assign nat0 = a;\n  always_ff @(posedge clk) nat2 <= rst ? 0 : nat1;\n  always_ff @(posedge clk) nat1 <= rst ? 0 : nat0;\nendmodule\n"
     : string
