read -sv run_verilog_mid/adder_32b_10_64_f06a8d550f2264a9b963c9a5e0863ce5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_64_f06a8d550f2264a9b963c9a5e0863ce5_yosys.v
