////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : SCAN.vf
// /___/   /\     Timestamp : 12/15/2019 01:26:28
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog R:/digital-assignment/PLSDONTBUG/SCAN.vf -w R:/digital-assignment/PLSDONTBUG/SCAN.sch
//Design Name: SCAN
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module decoder3to4_MUSER_SCAN(X, 
                              Y);

    input [2:0] X;
   output [3:0] Y;
   
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   
   AND2B1  XLXI_1 (.I0(X[1]), 
                  .I1(X[0]), 
                  .O(XLXN_21));
   AND2  XLXI_3 (.I0(X[2]), 
                .I1(X[1]), 
                .O(XLXN_20));
   AND2  XLXI_4 (.I0(X[2]), 
                .I1(), 
                .O(XLXN_18));
   AND2B1  XLXI_7 (.I0(X[0]), 
                  .I1(X[1]), 
                  .O(XLXN_19));
   AND2  XLXI_10 (.I0(X[1]), 
                 .I1(X[0]), 
                 .O(XLXN_16));
   AND2  XLXI_11 (.I0(X[2]), 
                 .I1(X[0]), 
                 .O(XLXN_15));
   AND2  XLXI_12 (.I0(X[2]), 
                 .I1(X[1]), 
                 .O(XLXN_17));
   OR3  XLXI_13 (.I0(XLXN_17), 
                .I1(XLXN_15), 
                .I2(XLXN_16), 
                .O(Y[1]));
   OR2  XLXI_14 (.I0(XLXN_18), 
                .I1(XLXN_19), 
                .O(Y[2]));
   OR2  XLXI_15 (.I0(XLXN_20), 
                .I1(XLXN_21), 
                .O(Y[3]));
   BUF  XLXI_26 (.I(X[2]), 
                .O(Y[0]));
endmodule
`timescale 1ns / 1ps

module memo_MUSER_SCAN(C, 
                       CLR, 
                       EN, 
                       P, 
                       Q);

    input C;
    input CLR;
    input EN;
    input [3:0] P;
   output [3:0] Q;
   
   wire XLXN_28;
   
   FDC  XLXI_1 (.C(XLXN_28), 
               .CLR(CLR), 
               .D(P[3]), 
               .Q(Q[3]));
   FDC  XLXI_2 (.C(XLXN_28), 
               .CLR(CLR), 
               .D(P[2]), 
               .Q(Q[2]));
   FDC  XLXI_3 (.C(XLXN_28), 
               .CLR(CLR), 
               .D(P[1]), 
               .Q(Q[1]));
   FDC  XLXI_4 (.C(XLXN_28), 
               .CLR(CLR), 
               .D(P[0]), 
               .Q(Q[0]));
   AND2  XLXI_6 (.I0(C), 
                .I1(EN), 
                .O(XLXN_28));
endmodule
`timescale 1ns / 1ps

module memo4_MUSER_SCAN(C, 
                        CLR, 
                        P, 
                        SEL, 
                        Q0, 
                        Q1, 
                        Q2, 
                        Q3);

    input C;
    input CLR;
    input [3:0] P;
    input [3:0] SEL;
   output [3:0] Q0;
   output [3:0] Q1;
   output [3:0] Q2;
   output [3:0] Q3;
   
   
   memo_MUSER_SCAN  XLXI_1 (.C(C), 
                           .CLR(CLR), 
                           .EN(SEL[3]), 
                           .P(P[3:0]), 
                           .Q(Q3[3:0]));
   memo_MUSER_SCAN  XLXI_2 (.C(C), 
                           .CLR(CLR), 
                           .EN(SEL[2]), 
                           .P(P[3:0]), 
                           .Q(Q2[3:0]));
   memo_MUSER_SCAN  XLXI_5 (.C(C), 
                           .CLR(CLR), 
                           .EN(SEL[1]), 
                           .P(P[3:0]), 
                           .Q(Q1[3:0]));
   memo_MUSER_SCAN  XLXI_6 (.C(C), 
                           .CLR(CLR), 
                           .EN(SEL[0]), 
                           .P(P[3:0]), 
                           .Q(Q0[3:0]));
endmodule
`timescale 1ns / 1ps

module SCAN(CLK20Mhz, 
            CLR, 
            Data, 
            EN, 
            isPressed, 
            Dout, 
            END, 
            mode);

    input CLK20Mhz;
    input CLR;
    input [3:0] Data;
    input EN;
    input isPressed;
   output [15:0] Dout;
   output END;
   output [2:0] mode;
   
   wire XLXN_5;
   wire [2:0] XLXN_6;
   wire [3:0] XLXN_7;
   wire XLXN_18;
   
   memo4_MUSER_SCAN  XLXI_1 (.C(CLK20Mhz), 
                            .CLR(CLR), 
                            .P(Data[3:0]), 
                            .SEL(XLXN_7[3:0]), 
                            .Q0(Dout[3:0]), 
                            .Q1(Dout[7:4]), 
                            .Q2(Dout[11:8]), 
                            .Q3(Dout[15:12]));
   AND2  XLXI_2 (.I0(isPressed), 
                .I1(EN), 
                .O(XLXN_5));
   counterTO4  XLXI_4 (.C(XLXN_5), 
                      .CLR(CLR), 
                      .Q(XLXN_6[2:0]), 
                      .TC(XLXN_18));
   decoder3to4_MUSER_SCAN  XLXI_5 (.X(XLXN_6[2:0]), 
                                  .Y(XLXN_7[3:0]));
   INV  XLXI_6 (.I(XLXN_18), 
               .O(mode[2]));
   INV  XLXI_7 (.I(XLXN_18), 
               .O(mode[1]));
   BUF  XLXI_8 (.I(XLXN_18), 
               .O(mode[0]));
   BUF  XLXI_9 (.I(XLXN_18), 
               .O(END));
endmodule
