static int T_1 F_1 ( void )\r\n{\r\nunion V_1 V_2 ;\r\nunsigned long V_3 , V_4 , V_5 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 V_9 [ 3 ] ;\r\nunsigned int V_10 ;\r\nint V_11 ;\r\nint V_12 = 0 ;\r\nV_3 = 0 ;\r\nif ( V_13 -> V_14 == 1\r\n&& V_13 -> V_15 >= 1 ) {\r\nif ( V_13 -> V_16 )\r\nV_3 =\r\nV_13 -> V_16 ;\r\n} else {\r\nV_3 = 0x1d000800 ;\r\n}\r\nif ( ! V_3 )\r\nreturn V_12 ;\r\nfor ( V_11 = 0 ; V_11 < 8 ; V_11 ++ ) {\r\nV_2 . V_17 = F_2 ( F_3 ( V_11 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( V_2 . V_18 . V_21 && V_3 >= V_4\r\n&& V_3 < V_4 + V_5 )\r\nbreak;\r\n}\r\nif ( V_11 >= 7 ) {\r\ngoto V_22;\r\n}\r\nV_23 . V_24 = V_11 ;\r\nV_23 . V_25 = V_2 . V_18 . V_26 ;\r\nV_23 . V_27 = V_3 - V_4 ;\r\nmemset ( V_9 , 0 , sizeof( V_9 ) ) ;\r\nV_10 = 0 ;\r\nV_9 [ V_10 ] . V_28 = V_29 ;\r\nV_9 [ V_10 ] . V_30 = V_4 ;\r\nV_9 [ V_10 ] . V_31 = V_4 + V_5 - 1 ;\r\nV_10 ++ ;\r\nif ( ! ( V_3 & 0xfffful ) ) {\r\nV_2 . V_17 =\r\nF_2 ( F_3 ( V_11 + 1 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( ! V_2 . V_18 . V_21 )\r\ngoto V_22;\r\nV_9 [ V_10 ] . V_28 = V_29 ;\r\nV_9 [ V_10 ] . V_30 = V_4 ;\r\nV_9 [ V_10 ] . V_31 = V_4 + V_5 - 1 ;\r\nV_10 ++ ;\r\nV_23 . V_32 = 0 ;\r\nV_9 [ V_10 ] . V_28 = V_33 ;\r\nV_9 [ V_10 ] . V_30 = V_34 ;\r\nV_9 [ V_10 ] . V_31 = V_34 ;\r\nV_10 ++ ;\r\n} else {\r\nV_23 . V_32 = - 1 ;\r\n}\r\nV_7 = F_4 ( L_1 , - 1 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_7 -> V_36 . V_37 = & V_23 ;\r\nV_12 = F_5 ( V_7 , V_9 , V_10 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_8 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_39 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n. V_30 = F_9 ( V_40 ) ,\r\n. V_31 = F_9 ( V_40 ) + 0xf\r\n} , {\r\n. V_28 = V_29 ,\r\n. V_30 = F_10 ( 8 , 0 ) ,\r\n. V_31 = F_10 ( 8 , 0 ) + 0x7\r\n}\r\n} ;\r\nV_7 = F_4 ( L_2 , - 1 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_12 = F_5 ( V_7 , V_39 ,\r\nF_11 ( V_39 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_12 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_41 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n} , {\r\n. V_28 = V_33 ,\r\n}\r\n} ;\r\nif ( ! F_13 ( V_42 ) )\r\nreturn 0 ;\r\nif ( F_14 () || F_15 () )\r\nreturn 0 ;\r\nV_7 = F_4 ( L_3 , 0 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_41 [ 0 ] . V_30 = 0x00016F0000000000ULL ;\r\nV_41 [ 0 ] . V_31 = V_41 [ 0 ] . V_30 + 0x100 ;\r\nV_41 [ 1 ] . V_30 = V_43 ;\r\nV_41 [ 1 ] . V_31 = V_43 ;\r\nV_12 = F_5 ( V_7 , V_41 ,\r\nF_11 ( V_41 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_16 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_41 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n} , {\r\n. V_28 = V_33 ,\r\n}\r\n} ;\r\nif ( ! F_13 ( V_42 ) )\r\nreturn 0 ;\r\nif ( F_14 () || F_15 () )\r\nreturn 0 ;\r\nV_7 = F_4 ( L_4 , 0 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_41 [ 0 ] . V_30 = 0x00016F0000000400ULL ;\r\nV_41 [ 0 ] . V_31 = V_41 [ 0 ] . V_30 + 0x100 ;\r\nV_41 [ 1 ] . V_30 = V_43 ;\r\nV_41 [ 1 ] . V_31 = V_43 ;\r\nV_12 = F_5 ( V_7 , V_41 ,\r\nF_11 ( V_41 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic bool T_1 F_17 ( void )\r\n{\r\nreturn ! F_13 ( V_44 ) &&\r\n! F_13 ( V_45 ) &&\r\n! F_13 ( V_46 ) ;\r\n}\r\nstatic void T_1 F_18 ( int V_47 , int V_48 )\r\n{\r\nconst T_2 * V_49 ;\r\nconst T_2 * V_50 ;\r\nconst T_2 * V_51 ;\r\nT_3 V_52 ;\r\nint V_53 ;\r\nint V_54 ;\r\nconst char * V_55 ;\r\nint V_56 ;\r\nchar V_57 [ 20 ] ;\r\nV_49 = F_19 ( V_58 , V_47 , L_5 , NULL ) ;\r\nif ( ! V_49 )\r\nreturn;\r\nV_52 = F_20 ( V_49 ) ;\r\nV_53 = F_21 ( V_58 , V_52 ) ;\r\nV_50 = F_19 ( V_58 , V_47 , L_6 , NULL ) ;\r\nif ( V_50 ) {\r\nT_3 V_59 = F_20 ( V_50 ) ;\r\nV_54 = F_21 ( V_58 , V_59 ) ;\r\n} else {\r\nV_54 = - 1 ;\r\n}\r\nif ( V_48 < 0 || V_53 < 0 ) {\r\nF_22 ( V_58 , V_47 , L_5 ) ;\r\nF_22 ( V_58 , V_47 , L_6 ) ;\r\nif ( V_53 >= 0 )\r\nF_23 ( V_58 , V_53 ) ;\r\nif ( V_54 >= 0 )\r\nF_23 ( V_58 , V_54 ) ;\r\nreturn;\r\n}\r\nif ( V_48 >= 256 && V_54 > 0 ) {\r\nconst struct V_60 * V_61 ;\r\nstruct V_60 * V_62 ;\r\nT_3 V_63 ;\r\nV_61 = F_24 ( V_58 , V_47 , L_5 , NULL ) ;\r\nV_63 = V_61 -> V_64 ;\r\nF_23 ( V_58 , V_53 ) ;\r\nF_22 ( V_58 , V_47 , L_5 ) ;\r\nV_62 = F_25 ( V_58 , V_47 , L_6 , NULL ) ;\r\nV_62 -> V_64 = V_63 ;\r\nV_53 = V_54 ;\r\n}\r\nV_48 &= 0xff ;\r\nif ( F_17 () ) {\r\nF_22 ( V_58 , V_53 , L_7 ) ;\r\nmemset ( V_57 , 0 , sizeof( V_57 ) ) ;\r\nstrcpy ( V_57 , L_8 ) ;\r\nV_55 = F_19 ( V_58 , V_53 , L_9 ,\r\n& V_56 ) ;\r\nif ( V_55 && V_56 >= strlen ( V_57 ) )\r\nF_26 ( V_58 , V_53 ,\r\nL_9 , V_57 , V_56 ) ;\r\n}\r\nV_51 = F_19 ( V_58 , V_53 , L_10 , NULL ) ;\r\nif ( V_48 == F_20 ( V_51 ) )\r\nreturn;\r\nF_27 ( V_58 , V_53 , L_10 , V_48 ) ;\r\nsnprintf ( V_57 , sizeof( V_57 ) , L_11 , V_48 ) ;\r\nV_55 = F_28 ( V_58 , V_53 , & V_56 ) ;\r\nif ( V_55 && V_56 == strlen ( V_57 ) )\r\nF_29 ( V_58 , V_53 , V_57 ) ;\r\nelse\r\nF_30 ( L_12 , V_55 ) ;\r\n}\r\nstatic void T_1 F_31 ( int V_65 , V_17 * V_66 )\r\n{\r\nT_4 V_67 [ 6 ] ;\r\nV_17 V_68 = * V_66 ;\r\nint V_69 ;\r\nV_67 [ 0 ] = ( V_68 >> 40 ) & 0xff ;\r\nV_67 [ 1 ] = ( V_68 >> 32 ) & 0xff ;\r\nV_67 [ 2 ] = ( V_68 >> 24 ) & 0xff ;\r\nV_67 [ 3 ] = ( V_68 >> 16 ) & 0xff ;\r\nV_67 [ 4 ] = ( V_68 >> 8 ) & 0xff ;\r\nV_67 [ 5 ] = V_68 & 0xff ;\r\nV_69 = F_26 ( V_58 , V_65 , L_13 ,\r\nV_67 , sizeof( V_67 ) ) ;\r\nif ( V_69 ) {\r\nF_30 ( L_14 , V_69 ) ;\r\nreturn;\r\n}\r\n* V_66 = V_68 + 1 ;\r\n}\r\nstatic void T_1 F_32 ( int V_70 )\r\n{\r\nconst T_2 * V_49 ;\r\nV_49 = F_19 ( V_58 , V_70 , L_5 , NULL ) ;\r\nif ( V_49 ) {\r\nT_3 V_71 = F_20 ( V_49 ) ;\r\nint V_55 = F_21 ( V_58 , V_71 ) ;\r\nif ( V_55 >= 0 )\r\nF_23 ( V_58 , V_55 ) ;\r\n}\r\nF_23 ( V_58 , V_70 ) ;\r\n}\r\nstatic void T_1 F_33 ( int V_72 , int V_11 , int V_55 , int V_73 , V_17 * V_66 )\r\n{\r\nchar V_74 [ 20 ] ;\r\nint V_47 ;\r\nint V_48 ;\r\nint V_75 ;\r\nsnprintf ( V_74 , sizeof( V_74 ) , L_15 , V_55 ) ;\r\nV_47 = F_34 ( V_58 , V_72 , V_74 ) ;\r\nif ( V_47 < 0 )\r\nreturn;\r\nif ( V_55 > V_73 ) {\r\nF_35 ( L_16 , V_11 , V_55 ) ;\r\nF_32 ( V_47 ) ;\r\nreturn;\r\n}\r\nif ( F_13 ( V_76 ) )\r\nV_75 = ( 0x100 * V_11 ) + ( 0x10 * V_55 ) + 0x800 ;\r\nelse\r\nV_75 = 16 * V_11 + V_55 ;\r\nV_48 = F_36 ( V_75 ) ;\r\nF_18 ( V_47 , V_48 ) ;\r\nF_31 ( V_47 , V_66 ) ;\r\n}\r\nstatic void T_1 F_37 ( int V_77 , int V_78 , V_17 * V_66 )\r\n{\r\nchar V_74 [ 20 ] ;\r\nint V_72 ;\r\nint V_55 ;\r\nint V_79 ;\r\nV_79 = F_38 ( V_78 ) ;\r\nsnprintf ( V_74 , sizeof( V_74 ) , L_17 , V_78 ) ;\r\nV_72 = F_34 ( V_58 , V_77 , V_74 ) ;\r\nif ( V_72 < 0 )\r\nreturn;\r\nfor ( V_55 = 0 ; V_55 < 16 ; V_55 ++ )\r\nF_33 ( V_72 , V_78 , V_55 , V_79 - 1 , V_66 ) ;\r\n}\r\nint T_1 F_39 ( void )\r\n{\r\nint V_11 , V_80 , V_81 ;\r\nconst char * V_82 ;\r\nconst char * V_83 ;\r\nchar V_74 [ 20 ] ;\r\nint V_84 ;\r\nV_17 V_85 ;\r\nif ( F_40 ( V_58 ) )\r\nF_41 ( L_18 ) ;\r\nV_84 = F_42 ( V_58 , L_19 ) ;\r\nif ( V_84 < 0 ) {\r\nF_30 ( L_20 ) ;\r\nreturn - V_86 ;\r\n}\r\nV_85 =\r\n( ( V_13 -> V_85 [ 0 ] & 0xffull ) ) << 40 |\r\n( ( V_13 -> V_85 [ 1 ] & 0xffull ) ) << 32 |\r\n( ( V_13 -> V_85 [ 2 ] & 0xffull ) ) << 24 |\r\n( ( V_13 -> V_85 [ 3 ] & 0xffull ) ) << 16 |\r\n( ( V_13 -> V_85 [ 4 ] & 0xffull ) ) << 8 |\r\n( V_13 -> V_85 [ 5 ] & 0xffull ) ;\r\nif ( F_13 ( V_44 ) || F_13 ( V_42 ) )\r\nV_80 = 2 ;\r\nelse if ( F_13 ( V_46 ) || F_13 ( V_76 ) )\r\nV_80 = 1 ;\r\nelse\r\nV_80 = 0 ;\r\nif ( V_13 -> V_87 == V_88 )\r\nV_80 = 0 ;\r\nfor ( V_11 = 0 ; V_11 < 2 ; V_11 ++ ) {\r\nint V_89 ;\r\nsnprintf ( V_74 , sizeof( V_74 ) ,\r\nL_21 , V_11 ) ;\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nV_74 , NULL ) ;\r\nif ( V_83 ) {\r\nV_89 = F_42 ( V_58 , V_83 ) ;\r\nif ( V_89 < 0 )\r\ncontinue;\r\nif ( V_11 >= V_80 ) {\r\nF_35 ( L_22 , V_11 ) ;\r\nF_32 ( V_89 ) ;\r\nF_22 ( V_58 , V_84 ,\r\nV_74 ) ;\r\n} else {\r\nint V_48 = F_36 ( V_90 + V_11 ) ;\r\nF_18 ( V_89 , V_48 ) ;\r\nF_31 ( V_89 , & V_85 ) ;\r\n}\r\n}\r\n}\r\nV_82 = F_19 ( V_58 , V_84 , L_23 , NULL ) ;\r\nif ( V_82 ) {\r\nint V_77 = F_42 ( V_58 , V_82 ) ;\r\nif ( V_77 >= 0 )\r\nfor ( V_11 = 0 ; V_11 <= 4 ; V_11 ++ )\r\nF_37 ( V_77 , V_11 , & V_85 ) ;\r\n}\r\nif ( F_13 ( V_44 ) ||\r\nF_13 ( V_42 ) ||\r\nF_13 ( V_76 ) ||\r\nF_13 ( V_46 ) )\r\nV_80 = 2 ;\r\nelse\r\nV_80 = 1 ;\r\nfor ( V_11 = 0 ; V_11 < 2 ; V_11 ++ ) {\r\nint V_91 ;\r\nsnprintf ( V_74 , sizeof( V_74 ) ,\r\nL_24 , V_11 ) ;\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nV_74 , NULL ) ;\r\nif ( V_83 ) {\r\nV_91 = F_42 ( V_58 , V_83 ) ;\r\nif ( V_91 < 0 )\r\ncontinue;\r\nif ( V_11 >= V_80 ) {\r\nF_35 ( L_25 , V_11 ) ;\r\nF_23 ( V_58 , V_91 ) ;\r\nF_22 ( V_58 , V_84 ,\r\nV_74 ) ;\r\n}\r\n}\r\n}\r\nif ( F_13 ( V_76 ) )\r\nV_80 = 4 ;\r\nelse if ( F_13 ( V_44 ) ||\r\nF_13 ( V_42 ) ||\r\nF_13 ( V_46 ) )\r\nV_80 = 2 ;\r\nelse\r\nV_80 = 1 ;\r\nfor ( V_11 = 0 ; V_11 < 2 ; V_11 ++ ) {\r\nint V_91 ;\r\nsnprintf ( V_74 , sizeof( V_74 ) ,\r\nL_26 , V_11 ) ;\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nV_74 , NULL ) ;\r\nif ( V_83 ) {\r\nV_91 = F_42 ( V_58 , V_83 ) ;\r\nif ( V_91 < 0 )\r\ncontinue;\r\nif ( V_11 >= V_80 ) {\r\nF_35 ( L_27 , V_11 ) ;\r\nF_23 ( V_58 , V_91 ) ;\r\nF_22 ( V_58 , V_84 ,\r\nV_74 ) ;\r\n}\r\n}\r\n}\r\nV_81 = 3 ;\r\nif ( F_13 ( V_44 ) )\r\nV_81 |= 4 ;\r\nfor ( V_11 = 0 ; V_11 < 3 ; V_11 ++ ) {\r\nint V_92 ;\r\nsnprintf ( V_74 , sizeof( V_74 ) ,\r\nL_28 , V_11 ) ;\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nV_74 , NULL ) ;\r\nif ( V_83 ) {\r\nV_92 = F_42 ( V_58 , V_83 ) ;\r\nif ( V_81 & ( 1 << V_11 ) )\r\ncontinue;\r\nF_35 ( L_29 , V_11 ) ;\r\nF_23 ( V_58 , V_92 ) ;\r\nF_22 ( V_58 , V_84 ,\r\nV_74 ) ;\r\n}\r\n}\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nL_30 , NULL ) ;\r\nif ( V_83 ) {\r\nunion V_1 V_2 ;\r\nunsigned long V_3 , V_4 , V_5 ;\r\nunsigned long V_93 = 0 ;\r\nunsigned long V_94 = 0 ;\r\nint V_95 , V_96 ;\r\nbool V_97 = false ;\r\nbool V_98 = false ;\r\nT_2 V_99 [ 6 ] ;\r\nT_2 * V_100 ;\r\nint V_101 ;\r\nint V_102 = F_42 ( V_58 , V_83 ) ;\r\nV_3 = 0 ;\r\nif ( V_13 -> V_14 == 1\r\n&& V_13 -> V_15 >= 1 ) {\r\nif ( V_13 -> V_16 )\r\nV_3 = V_13 -> V_16 ;\r\n} else {\r\nV_3 = 0x1d000800 ;\r\n}\r\nif ( ! V_3 )\r\ngoto V_103;\r\nfor ( V_95 = 0 ; V_95 < 8 ; V_95 ++ ) {\r\nV_2 . V_17 = F_2 ( F_3 ( V_95 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( V_2 . V_18 . V_21 && V_3 >= V_4\r\n&& V_3 < V_4 + V_5 ) {\r\nV_97 = V_2 . V_18 . V_26 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_95 >= 7 ) {\r\ngoto V_103;\r\n}\r\nif ( ! ( V_3 & 0xfffful ) ) {\r\nV_2 . V_17 =\r\nF_2 ( F_3 ( V_95 + 1 ) ) ;\r\nV_93 = V_2 . V_18 . V_19 << 16 ;\r\nV_94 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( ! V_2 . V_18 . V_21 )\r\ngoto V_103;\r\nV_98 = true ;\r\n} else {\r\nF_22 ( V_58 , V_102 , L_31 ) ;\r\nF_22 ( V_58 , V_102 , L_32 ) ;\r\nif ( ! V_97 ) {\r\nT_2 V_26 = F_43 ( 8 ) ;\r\nF_26 ( V_58 , V_102 ,\r\nL_33 , & V_26 , sizeof( V_26 ) ) ;\r\n}\r\n}\r\nV_99 [ 0 ] = F_43 ( V_95 ) ;\r\nV_99 [ 1 ] = F_43 ( 0 ) ;\r\nV_99 [ 2 ] = F_43 ( 0x10000 ) ;\r\nV_99 [ 3 ] = F_43 ( V_95 + 1 ) ;\r\nV_99 [ 4 ] = F_43 ( 0 ) ;\r\nV_99 [ 5 ] = F_43 ( 0x10000 ) ;\r\nF_26 ( V_58 , V_102 ,\r\nL_10 , V_99 , sizeof( V_99 ) ) ;\r\nV_96 = F_44 ( V_58 , V_102 ) ;\r\nif ( V_96 < 0 )\r\ngoto V_103;\r\nV_100 = F_45 ( V_58 , V_96 , L_34 , & V_101 ) ;\r\nif ( ! V_100 || V_101 < ( 5 * 8 * sizeof( T_2 ) ) )\r\ngoto V_103;\r\nV_100 [ ( V_95 * 5 ) + 2 ] = F_43 ( V_4 >> 32 ) ;\r\nV_100 [ ( V_95 * 5 ) + 3 ] = F_43 ( V_4 & 0xffffffff ) ;\r\nV_100 [ ( V_95 * 5 ) + 4 ] = F_43 ( V_5 ) ;\r\nif ( V_98 ) {\r\nV_95 ++ ;\r\nV_100 [ ( V_95 * 5 ) + 2 ] = F_43 ( V_93 >> 32 ) ;\r\nV_100 [ ( V_95 * 5 ) + 3 ] = F_43 ( V_93 & 0xffffffff ) ;\r\nV_100 [ ( V_95 * 5 ) + 4 ] = F_43 ( V_94 ) ;\r\n}\r\ngoto V_104;\r\nV_103:\r\nF_23 ( V_58 , V_102 ) ;\r\nV_104:\r\n;\r\n}\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nL_35 , NULL ) ;\r\nif ( V_83 ) {\r\nunion V_1 V_2 ;\r\nunsigned long V_3 , V_4 , V_5 ;\r\nint V_95 , V_96 ;\r\nT_2 V_99 [ 6 ] ;\r\nT_2 * V_100 ;\r\nint V_101 ;\r\nint V_105 = F_42 ( V_58 , V_83 ) ;\r\nV_3 = V_13 -> V_106 ;\r\nif ( V_3 == 0 )\r\ngoto V_107;\r\nfor ( V_95 = 0 ; V_95 < 8 ; V_95 ++ ) {\r\nV_2 . V_17 = F_2 ( F_3 ( V_95 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( V_2 . V_18 . V_21 && V_3 >= V_4\r\n&& V_3 < V_4 + V_5 )\r\nbreak;\r\n}\r\nif ( V_95 > 7 )\r\ngoto V_107;\r\nV_99 [ 0 ] = F_43 ( V_95 ) ;\r\nV_99 [ 1 ] = F_43 ( 0x20 ) ;\r\nV_99 [ 2 ] = F_43 ( 0x20 ) ;\r\nV_99 [ 3 ] = F_43 ( V_95 ) ;\r\nV_99 [ 4 ] = F_43 ( 0 ) ;\r\nV_99 [ 5 ] = F_43 ( 0x20 ) ;\r\nF_26 ( V_58 , V_105 ,\r\nL_10 , V_99 , sizeof( V_99 ) ) ;\r\nV_96 = F_44 ( V_58 , V_105 ) ;\r\nif ( V_96 < 0 )\r\ngoto V_107;\r\nV_100 = F_45 ( V_58 , V_96 , L_34 , & V_101 ) ;\r\nif ( ! V_100 || V_101 < ( 5 * 8 * sizeof( T_2 ) ) )\r\ngoto V_107;\r\nV_100 [ ( V_95 * 5 ) + 2 ] = F_43 ( V_4 >> 32 ) ;\r\nV_100 [ ( V_95 * 5 ) + 3 ] = F_43 ( V_4 & 0xffffffff ) ;\r\nV_100 [ ( V_95 * 5 ) + 4 ] = F_43 ( V_5 ) ;\r\ngoto V_108;\r\nV_107:\r\nF_23 ( V_58 , V_105 ) ;\r\nV_108:\r\n;\r\n}\r\nV_83 = F_19 ( V_58 , V_84 ,\r\nL_36 , NULL ) ;\r\nif ( V_83 ) {\r\nint V_109 = F_42 ( V_58 , V_83 ) ;\r\nif ( V_109 >= 0 && ( ! F_13 ( V_45 ) ||\r\nV_13 -> V_87 == V_110 ) ) {\r\nF_35 ( L_37 ) ;\r\nF_23 ( V_58 , V_109 ) ;\r\nF_22 ( V_58 , V_84 , L_36 ) ;\r\n} else if ( V_13 -> V_87 == V_88 ||\r\nV_13 -> V_87 == V_111 ) {\r\nF_22 ( V_58 , V_109 , L_38 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_46 ( void )\r\n{\r\nreturn F_47 ( NULL , V_112 , NULL ) ;\r\n}
