$date
	Fri Feb 07 00:15:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_1101 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var reg 1 ! out $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
1$
x#
0"
x!
$end
#15000
0#
0$
#20000
0!
b0 )
1"
#25000
0"
1#
#30000
b1 )
1"
#35000
0"
#40000
b10 )
1"
#45000
0"
#50000
1"
#55000
0"
0#
#60000
b11 )
1"
#65000
0"
1#
#70000
1!
b0 )
1"
#75000
0"
#80000
0!
b1 )
1"
#85000
0"
0#
#90000
b0 )
1"
#95000
0"
1#
#100000
b1 )
1"
#105000
0"
0#
#110000
b0 )
1"
#115000
0"
#120000
1"
#125000
0"
