<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="63" />
   <description preferredWidth="392" />
   <name preferredWidth="260" />
   <export preferredWidth="285" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1050" x="0" y="0" />
 <generation path="_PROJECT_NAME_" block_symbol_file="1" simulation="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
