Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 24 00:08:50 2023
| Host         : LAPTOP-MVMLE90N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds/clk200hz/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/clock/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.351        0.000                      0                  809        0.049        0.000                      0                  809        4.500        0.000                       0                   451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.351        0.000                      0                  809        0.049        0.000                      0                  809        4.500        0.000                       0                   451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.805ns (49.531%)  route 2.858ns (50.469%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.855    10.419    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.329    10.748 r  mouse/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.748    mouse/y_pos[10]_i_1_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.442    14.783    mouse/clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[10]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.077    15.100    mouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.805ns (49.557%)  route 2.855ns (50.443%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.852    10.416    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.329    10.745 r  mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.745    mouse/y_pos[2]_i_1_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.442    14.783    mouse/clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.081    15.104    mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 2.805ns (50.450%)  route 2.755ns (49.550%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 r  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.751    10.316    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.329    10.645 r  mouse/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.645    mouse/y_pos[7]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.032    15.042    mouse/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.805ns (50.439%)  route 2.756ns (49.561%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.752    10.317    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.329    10.646 r  mouse/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.646    mouse/y_pos[0]_i_1_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.442    14.783    mouse/clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/y_pos_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.079    15.102    mouse/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.805ns (51.176%)  route 2.676ns (48.824%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.672    10.237    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.329    10.566 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.566    mouse/y_pos[1]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.029    15.039    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.805ns (51.204%)  route 2.673ns (48.796%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.669    10.234    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.329    10.563 r  mouse/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.563    mouse/y_pos[3]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  mouse/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  mouse/y_pos_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.031    15.041    mouse/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.805ns (51.449%)  route 2.647ns (48.551%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.643    10.208    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.537 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.537    mouse/y_pos[4]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.029    15.039    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.805ns (51.477%)  route 2.644ns (48.523%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.640    10.205    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.534 r  mouse/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.534    mouse/y_pos[5]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031    15.041    mouse/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.805ns (51.652%)  route 2.626ns (48.348%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.622    10.187    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.516 r  mouse/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.516    mouse/y_pos[11]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  mouse/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.445    14.786    mouse/clock_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  mouse/y_pos_reg[11]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.031    15.042    mouse/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.805ns (51.688%)  route 2.622ns (48.312%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.564     5.085    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.163     6.668    mouse/y_overflow_reg_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.299     6.967 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.967    mouse/y_pos[3]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.517 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.840     8.805    mouse/plusOp10[9]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.303     9.108 r  mouse/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     9.108    mouse/i__carry__0_i_4__1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.565 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.618    10.183    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.329    10.512 r  mouse/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.512    mouse/y_pos[6]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    mouse/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031    15.041    mouse/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.764%)  route 0.154ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.563     1.446    mouse/clock_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.154     1.741    mouse/reset_periodic_check_cnt__0
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y46         FDRE (Hold_fdre_C_R)        -0.018     1.692    mouse/periodic_check_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.764%)  route 0.154ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.563     1.446    mouse/clock_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.154     1.741    mouse/reset_periodic_check_cnt__0
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y46         FDRE (Hold_fdre_C_R)        -0.018     1.692    mouse/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.764%)  route 0.154ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.563     1.446    mouse/clock_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.154     1.741    mouse/reset_periodic_check_cnt__0
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  mouse/periodic_check_cnt_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y46         FDRE (Hold_fdre_C_R)        -0.018     1.692    mouse/periodic_check_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.724%)  route 0.230ns (55.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/Q
                         net (fo=5, routed)           0.230     1.816    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[13]
    SLICE_X29Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.861 r  mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.861    mouse/Inst_Ps2Interface/FSM_onehot_state[14]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.834     1.961    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091     1.808    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mouse/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.565%)  route 0.255ns (64.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  mouse/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.255     1.842    mouse/y_pos[5]
    SLICE_X36Y42         FDRE                                         r  mouse/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.831     1.958    mouse/clock_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  mouse/ypos_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.066     1.775    mouse/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.231ns (53.683%)  route 0.199ns (46.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/Q
                         net (fo=3, routed)           0.079     1.666    mouse/Inst_Ps2Interface/delay_100us_count_reg[10]
    SLICE_X32Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.711 r  mouse/Inst_Ps2Interface/delay_100us_done_i_3/O
                         net (fo=1, routed)           0.120     1.831    mouse/Inst_Ps2Interface/delay_100us_done_i_3_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  mouse/Inst_Ps2Interface/delay_100us_done_i_1/O
                         net (fo=1, routed)           0.000     1.876    mouse/Inst_Ps2Interface/delay_100us_done_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     1.960    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_done_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    mouse/Inst_Ps2Interface/delay_100us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mouse/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/ypos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.603%)  route 0.279ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  mouse/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/y_pos_reg[1]/Q
                         net (fo=5, routed)           0.279     1.865    mouse/y_pos[1]
    SLICE_X37Y41         FDRE                                         r  mouse/ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.831     1.958    mouse/clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  mouse/ypos_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.070     1.779    mouse/ypos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.656%)  route 0.261ns (58.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/x_sign_reg/Q
                         net (fo=12, routed)          0.261     1.847    mouse/x_sign_reg_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.892 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    mouse/x_pos[3]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.802    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.563%)  route 0.262ns (58.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    mouse/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  mouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/x_sign_reg/Q
                         net (fo=12, routed)          0.262     1.848    mouse/x_sign_reg_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.893 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    mouse/x_pos[2]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     1.959    mouse/clock_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091     1.801    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.564     1.447    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    mouse/Inst_Ps2Interface/delay_100us_count_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.869    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.830     1.958    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y129   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y100  ds/an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y100  ds/an_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   mouse/Inst_Ps2Interface/frame_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   mouse/Inst_Ps2Interface/load_rx_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   mouse/Inst_Ps2Interface/load_tx_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   mouse/left_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   mouse/y_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   mouse/y_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   mouse/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   mouse/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   mouse/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ai/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y130   ai/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   ai/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   lvl/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   lvl/maxvalue_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   lvl/maxvalue_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y118   lvl/maxvalue_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   lvl/maxvalue_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   lvl/maxvalue_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   lvl/maxvalue_reg[6]/C



