{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751957950983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751957950983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  8 15:59:10 2025 " "Processing started: Tue Jul  8 15:59:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751957950983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957950983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROGRAM4 -c PROGRAM4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROGRAM4 -c PROGRAM4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957950983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751957951199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751957951199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown.v 1 1 " "Found 1 design units, including 1 entities, in source file updown.v" { { "Info" "ISGN_ENTITY_NAME" "1 UPDOWN " "Found entity 1: UPDOWN" {  } { { "updown.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/updown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751957957099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957957099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "btn_in.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/btn_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751957957100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957957100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program4.v 1 1 " "Found 1 design units, including 1 entities, in source file program4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM4 " "Found entity 1: PROGRAM4" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751957957101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957957101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROGRAM4 " "Elaborating entity \"PROGRAM4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751957957117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(36) " "Verilog HDL assignment warning at program4.v(36): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(37) " "Verilog HDL assignment warning at program4.v(37): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(38) " "Verilog HDL assignment warning at program4.v(38): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 program4.v(39) " "Verilog HDL assignment warning at program4.v(39): truncated value with size 8 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 program4.v(40) " "Verilog HDL assignment warning at program4.v(40): truncated value with size 9 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(47) " "Verilog HDL assignment warning at program4.v(47): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(48) " "Verilog HDL assignment warning at program4.v(48): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(49) " "Verilog HDL assignment warning at program4.v(49): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957118 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 program4.v(50) " "Verilog HDL assignment warning at program4.v(50): truncated value with size 8 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 program4.v(51) " "Verilog HDL assignment warning at program4.v(51): truncated value with size 9 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(61) " "Verilog HDL assignment warning at program4.v(61): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(62) " "Verilog HDL assignment warning at program4.v(62): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(63) " "Verilog HDL assignment warning at program4.v(63): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 program4.v(64) " "Verilog HDL assignment warning at program4.v(64): truncated value with size 8 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 program4.v(65) " "Verilog HDL assignment warning at program4.v(65): truncated value with size 9 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(69) " "Verilog HDL assignment warning at program4.v(69): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(70) " "Verilog HDL assignment warning at program4.v(70): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(71) " "Verilog HDL assignment warning at program4.v(71): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 program4.v(72) " "Verilog HDL assignment warning at program4.v(72): truncated value with size 8 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 program4.v(73) " "Verilog HDL assignment warning at program4.v(73): truncated value with size 9 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(78) " "Verilog HDL assignment warning at program4.v(78): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(79) " "Verilog HDL assignment warning at program4.v(79): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(80) " "Verilog HDL assignment warning at program4.v(80): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 program4.v(81) " "Verilog HDL assignment warning at program4.v(81): truncated value with size 8 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(86) " "Verilog HDL assignment warning at program4.v(86): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(87) " "Verilog HDL assignment warning at program4.v(87): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 program4.v(88) " "Verilog HDL assignment warning at program4.v(88): truncated value with size 7 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(93) " "Verilog HDL assignment warning at program4.v(93): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 program4.v(94) " "Verilog HDL assignment warning at program4.v(94): truncated value with size 6 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 program4.v(99) " "Verilog HDL assignment warning at program4.v(99): truncated value with size 5 to match size of target (4)" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751957957119 "|PROGRAM4"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "program4.v(155) " "Verilog HDL Case Statement warning at program4.v(155): case item expression covers a value already covered by a previous case item" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1751957957120 "|PROGRAM4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN BTN_IN:BTN_IN " "Elaborating entity \"BTN_IN\" for hierarchy \"BTN_IN:BTN_IN\"" {  } { { "program4.v" "BTN_IN" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751957957144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751957957391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751957957482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751957957821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751957957821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751957957851 "|PROGRAM4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "program4.v" "" { Text "C:/Users/is012/Desktop/AJG23055/project4/program4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751957957851 "|PROGRAM4|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751957957851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751957957852 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751957957852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751957957852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751957957852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751957957867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  8 15:59:17 2025 " "Processing ended: Tue Jul  8 15:59:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751957957867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751957957867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751957957867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751957957867 ""}
