source $ROOT/ipbus/read_hdl.tcl

read_verilog [ glob $ROOT/hdl/*.v ]