$date
	Thu Nov  2 09:46:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 3 ! V [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module Q $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ V [2:0] $end
$scope module jk1 $end
$var wire 1 " clk $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module jk2 $end
$var wire 1 " clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$scope module jk3 $end
$var wire 1 " clk $end
$var wire 1 + j $end
$var wire 1 , k $end
$var wire 1 # reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
1+
0*
1)
0(
0'
0&
0%
b0 $
1#
0"
b0 !
$end
#10
1(
b1 !
b1 $
1-
1"
#20
0"
0#
#30
0+
0(
1%
0-
b10 !
b10 $
1*
1"
#40
0"
#50
0)
1+
0%
1'
b100 !
b100 $
0*
1"
#60
0"
#70
1)
1(
b101 !
b101 $
1-
1"
#80
0"
#90
0)
1%
0(
1*
b110 !
b110 $
0-
1"
#100
0"
#110
1)
1&
1(
b111 !
b111 $
1-
1"
#120
0"
#130
1)
0&
0%
0(
0'
0*
b0 !
b0 $
0-
1"
#140
0"
#150
1(
b1 !
b1 $
1-
1"
#160
0"
#170
0+
1%
0(
1*
b10 !
b10 $
0-
1"
#180
0"
#190
0)
1+
0%
0*
b100 !
b100 $
1'
1"
#200
0"
