0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jtsoo/SooHooCPE133Lab2/SooHooCPE133Lab2.srcs/sources_1/new/TwoToOneMux.sv,1612678604,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/FourBitShiftSim.sv,,TwoToOneMux,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab3/SooHooCPE133Lab3.srcs/sources_1/new/RCA_1B.sv,1612696126,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab3/SooHooCPE133Lab3.srcs/sources_1/new/RCA_4B.sv,,RCA_1B,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab3/SooHooCPE133Lab3.srcs/sources_1/new/RCA_4B.sv,1612696526,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/RCA_8B.sv,,RCA_4B,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/EightBitRCA_sim.sv,1613370788,systemVerilog,,,,EightBitRCA_sim,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/FourBFour2OneMuxSim.sv,1613371699,systemVerilog,,,,FourBFour2OneMuxSim,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/FourBitShiftSim.sv,1613371755,systemVerilog,,,,FourBitShiftSim,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/Problem1Sim.sv,1613371866,systemVerilog,,,,Problem1Sim,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/FourBitFourToOneMux.sv,1613368787,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/FourToOneMux.sv,,FourBitFourToOneMux,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/FourBitShifter.sv,1613368787,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/FourToOneMux.sv,,FourBitShifter,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/FourToOneMux.sv,1613368787,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab2/SooHooCPE133Lab2.srcs/sources_1/new/TwoToOneMux.sv,,FourToOneMux,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/Problem1Shifter.sv,1613368787,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab2/SooHooCPE133Lab2.srcs/sources_1/new/TwoToOneMux.sv,,Problem1Shifter,,uvm,,,,,,
C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sources_1/new/RCA_8B.sv,1613369517,systemVerilog,,C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/EightBitRCA_sim.sv,,RCA_8B,,uvm,,,,,,
