Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5cc5955aeb4fb696772c0ad654913a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cache_wrapper_behav xil_defaultlib.test_cache_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Cache_bus_M_to_S [cache_bus_m_to_s_default]
Compiling architecture test_cache_cache_bus_m_to_s_0_0_arch of entity xil_defaultlib.test_cache_Cache_bus_M_to_S_0_0 [test_cache_cache_bus_m_to_s_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.Cache_bus_M_to_S_peer [cache_bus_m_to_s_peer_default]
Compiling architecture test_cache_cache_bus_m_to_s_peer_0_0_arch of entity xil_defaultlib.test_cache_Cache_bus_M_to_S_peer_0_0 [test_cache_cache_bus_m_to_s_peer...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.test_cache_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.test_cache_clk_wiz_2
Compiling architecture structure of entity xil_defaultlib.test_cache [test_cache_default]
Compiling architecture structure of entity xil_defaultlib.test_cache_wrapper
Built simulation snapshot test_cache_wrapper_behav
