vhdtdtfi -lib work CLK_CTRL.vhd -prj xilinxproject-versuch3 -o CLK_CTRL.spl -module CLK_CTRL -template /home/afr/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w CLK_CTRL.spl /home/afr/WS16-17/hwprak/vhdl-projects/xilinxproject-versuch3/CLK_CTRL.sym 
