set_app_var search_path "$search_path mapped lib cons rtl"
. /nfs/cad/synopsys/syn/I-2013.12/libraries/syn /nfs/cad/synopsys/syn/I-2013.12/minpower/syn /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver mapped lib cons rtl mapped lib cons rtl
set_app_var target_library CORE65GPSVT_nom_1.00V_25C.db
CORE65GPSVT_nom_1.00V_25C.db
set_app_var link_library "* $target_library"
* CORE65GPSVT_nom_1.00V_25C.db
read_verilog "top.v"
Loading db file '/nfs/home/rrmina/Desktop/VCS/lib/CORE65GPSVT_nom_1.00V_25C.db'
Loading db file '/nfs/cad/synopsys/syn/I-2013.12/libraries/syn/gtech.db'
Loading db file '/nfs/cad/synopsys/syn/I-2013.12/libraries/syn/standard.sldb'
  Loading link library 'CORE65GPSVT'
  Loading link library 'gtech'
Loading verilog file '/nfs/home/rrmina/Desktop/VCS/rtl/top.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file rtl/mux_11bit.v
Opening include file rtl/mux_16bit.v
Opening include file rtl/mux_1bit.v
Opening include file rtl/learnCosts.v
Opening include file rtl/amISink.v
Opening include file rtl/amIDestination.v
Opening include file rtl/fixSinkList.v
Opening include file rtl/neighborSinkInOtherCluster.v
Opening include file rtl/findMyBest.v
Opening include file rtl/betterNeighborsInMyCluster.v
Opening include file rtl/randomGenerator.v
Opening include file rtl/winnerPolicy.v
Opening include file rtl/rngAddress.v
Opening include file rtl/selectMyAction.v
Opening include file rtl/reward.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nfs/home/rrmina/Desktop/VCS/rtl/top.v
Searching for ./mux_11bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/mux_11bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/mux_11bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/mux_11bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/mux_11bit.v
Searching for mapped/mux_11bit.v
Searching for lib/mux_11bit.v
Searching for cons/mux_11bit.v
Searching for rtl/mux_11bit.v
Opening include file rtl/mux_11bit.v
Searching for ./mux_16bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/mux_16bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/mux_16bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/mux_16bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/mux_16bit.v
Searching for mapped/mux_16bit.v
Searching for lib/mux_16bit.v
Searching for cons/mux_16bit.v
Searching for rtl/mux_16bit.v
Opening include file rtl/mux_16bit.v
Searching for ./mux_1bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/mux_1bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/mux_1bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/mux_1bit.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/mux_1bit.v
Searching for mapped/mux_1bit.v
Searching for lib/mux_1bit.v
Searching for cons/mux_1bit.v
Searching for rtl/mux_1bit.v
Opening include file rtl/mux_1bit.v
Searching for ./learnCosts.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/learnCosts.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/learnCosts.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/learnCosts.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/learnCosts.v
Searching for mapped/learnCosts.v
Searching for lib/learnCosts.v
Searching for cons/learnCosts.v
Searching for rtl/learnCosts.v
Opening include file rtl/learnCosts.v
Searching for ./amISink.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/amISink.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/amISink.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/amISink.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/amISink.v
Searching for mapped/amISink.v
Searching for lib/amISink.v
Searching for cons/amISink.v
Searching for rtl/amISink.v
Opening include file rtl/amISink.v
Searching for ./amIDestination.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/amIDestination.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/amIDestination.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/amIDestination.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/amIDestination.v
Searching for mapped/amIDestination.v
Searching for lib/amIDestination.v
Searching for cons/amIDestination.v
Searching for rtl/amIDestination.v
Opening include file rtl/amIDestination.v
Searching for ./fixSinkList.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/fixSinkList.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/fixSinkList.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/fixSinkList.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/fixSinkList.v
Searching for mapped/fixSinkList.v
Searching for lib/fixSinkList.v
Searching for cons/fixSinkList.v
Searching for rtl/fixSinkList.v
Opening include file rtl/fixSinkList.v
Searching for ./neighborSinkInOtherCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/neighborSinkInOtherCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/neighborSinkInOtherCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/neighborSinkInOtherCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/neighborSinkInOtherCluster.v
Searching for mapped/neighborSinkInOtherCluster.v
Searching for lib/neighborSinkInOtherCluster.v
Searching for cons/neighborSinkInOtherCluster.v
Searching for rtl/neighborSinkInOtherCluster.v
Opening include file rtl/neighborSinkInOtherCluster.v
Searching for ./findMyBest.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/findMyBest.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/findMyBest.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/findMyBest.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/findMyBest.v
Searching for mapped/findMyBest.v
Searching for lib/findMyBest.v
Searching for cons/findMyBest.v
Searching for rtl/findMyBest.v
Opening include file rtl/findMyBest.v
Searching for ./betterNeighborsInMyCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/betterNeighborsInMyCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/betterNeighborsInMyCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/betterNeighborsInMyCluster.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/betterNeighborsInMyCluster.v
Searching for mapped/betterNeighborsInMyCluster.v
Searching for lib/betterNeighborsInMyCluster.v
Searching for cons/betterNeighborsInMyCluster.v
Searching for rtl/betterNeighborsInMyCluster.v
Opening include file rtl/betterNeighborsInMyCluster.v
Searching for ./randomGenerator.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/randomGenerator.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/randomGenerator.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/randomGenerator.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/randomGenerator.v
Searching for mapped/randomGenerator.v
Searching for lib/randomGenerator.v
Searching for cons/randomGenerator.v
Searching for rtl/randomGenerator.v
Opening include file rtl/randomGenerator.v
Searching for ./winnerPolicy.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/winnerPolicy.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/winnerPolicy.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/winnerPolicy.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/winnerPolicy.v
Searching for mapped/winnerPolicy.v
Searching for lib/winnerPolicy.v
Searching for cons/winnerPolicy.v
Searching for rtl/winnerPolicy.v
Opening include file rtl/winnerPolicy.v
Searching for ./rngAddress.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/rngAddress.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/rngAddress.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/rngAddress.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/rngAddress.v
Searching for mapped/rngAddress.v
Searching for lib/rngAddress.v
Searching for cons/rngAddress.v
Searching for rtl/rngAddress.v
Opening include file rtl/rngAddress.v
Searching for ./selectMyAction.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/selectMyAction.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/selectMyAction.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/selectMyAction.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/selectMyAction.v
Searching for mapped/selectMyAction.v
Searching for lib/selectMyAction.v
Searching for cons/selectMyAction.v
Searching for rtl/selectMyAction.v
Opening include file rtl/selectMyAction.v
Searching for ./reward.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/libraries/syn/reward.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/minpower/syn/reward.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver/reward.v
Searching for /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver/reward.v
Searching for mapped/reward.v
Searching for lib/reward.v
Searching for cons/reward.v
Searching for rtl/reward.v
Opening include file rtl/reward.v

Statistics for case statements in always block at line 21 in file
        'rtl/mux_11bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 23 in file
        'rtl/mux_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 21 in file
        'rtl/learnCosts.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine learnCosts line 21 in file
                'rtl/learnCosts.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   neighborCount_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| sinkID_address_buf_reg | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
| sinkID_address_buf_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       found_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   knownSinkCount_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      done_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   address_count_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       reinit_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         k_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         n_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Statistics for case statements in always block at line 21 in file
        'rtl/amISink.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine amISink line 21 in file
                'rtl/amISink.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|       state_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| forAggregation_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_out_buf_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   address_count_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|     wr_en_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Statistics for case statements in always block at line 13 in file
        'rtl/amIDestination.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine amIDestination line 13 in file
                'rtl/amIDestination.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|      done_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| iamDestination_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
$display output: Append knownSink to sinkIDs

Statistics for case statements in always block at line 18 in file
        'rtl/fixSinkList.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fixSinkList line 18 in file
                'rtl/fixSinkList.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    worstHops_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    done_buf_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    wr_en_buf_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sinkIDCount_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| knownSinkCount_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        i_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        j_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  neighborCount_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  neighborCount_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  data_out_buf_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   knownSinks_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        k_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  address_count_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
$display output: ?,?,?,?,?
$display output: There are neighbor sinks in other clusters!,?,?,?,1

Statistics for case statements in always block at line 24 in file
        'rtl/neighborSinkInOtherCluster.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine neighborSinkInOtherCluster line 24 in file
                'rtl/neighborSinkInOtherCluster.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   address_count_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   neighborCount_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   knownSinkCount_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         j_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     clusterID_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         i_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     neighborID_reg     | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|     neighborID_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| forAggregation_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================
Warning:  rtl/findMyBest.v:68: signed to unsigned conversion occurs. (VER-318)
Warning:  rtl/findMyBest.v:83: signed to unsigned assignment occurs. (VER-318)
$display output: qValue: ????????????????
$display output: mybest: ????????????????
$display output: MY_BATTERY_STAT: ????????????????
$display output: k, kTemp, mybestTemp, mybest_buf, HCM: ?,????????????????????????????????,????????????????????????????????,????????????????,????????????????
$display output: mybest_buf: ????????????????

Statistics for case statements in always block at line 20 in file
        'rtl/findMyBest.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine findMyBest line 20 in file
                'rtl/findMyBest.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  address_count_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|  neighborCount_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    done_buf_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      kTemp_reg      | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
|   mybest_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        k_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        l_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  rtl/betterNeighborsInMyCluster.v:163: signed to unsigned conversion occurs. (VER-318)
Warning:  rtl/betterNeighborsInMyCluster.v:175: signed to unsigned assignment occurs. (VER-318)
Warning:  rtl/betterNeighborsInMyCluster.v:81: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
$display output: Neighbor does not belong in my cluster. ?
$display output: Low batteryStat: ????????????????, ?
$display output: MADE IT HERE1
$display output: MADE IT HERE2
$display output: betterneighborCount, betterneighbors: ?, ?
$display output: I have neighbor sink in my cluster: ?
$display output: besthop, bestvalue, bestneighborID: ?, ????????????????, ?

Statistics for case statements in always block at line 53 in file
        'rtl/betterNeighborsInMyCluster.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine betterNeighborsInMyCluster line 53 in file
                'rtl/betterNeighborsInMyCluster.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  BATTERY_THRESHOLD_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     neighborID_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    nextsinks_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|          i_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     batteryStat_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|          k_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|          j_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   knownSinkCount_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    neighborCount_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       fpTemp_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       fpTemp_reg        | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
| bestneighborID_buf_reg  | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
| bestneighborID_buf_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       qValue_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      done_buf_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    address_count_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_buf_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| betterneighborCount_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     besthop_buf_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    bestvalue_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine randomGenerator line 16 in file
                'rtl/randomGenerator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    done_buf_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   rng_out_buf_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
$display output: epsilon: ?
$display output: nexthop, one, two, three: ?,?,?,?

Statistics for case statements in always block at line 48 in file
        'rtl/winnerPolicy.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine winnerPolicy line 48 in file
                'rtl/winnerPolicy.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|          state_reg          | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        wr_en_buf_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       en_rng_buf_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         _right3_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          three_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       epsilon_buf_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        which_buf_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|           two_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           one_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    explore_constant_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| betterNeighborCount_buf_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       nexthop_buf_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  start_rngAddress_buf_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      address_count_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|  done_winnerPolicy_buf_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          _left_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_buf_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         _right_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Statistics for case statements in always block at line 12 in file
        'rtl/rngAddress.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine rngAddress line 12 in file
                'rtl/rngAddress.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|        state_reg         | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| done_rng_address_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   rng_address_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Statistics for case statements in always block at line 31 in file
        'rtl/selectMyAction.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine selectMyAction line 31 in file
                'rtl/selectMyAction.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|     action_buf_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     wr_en_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       state_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   address_count_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
| forAggregation_buf_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_out_buf_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      done_buf_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================
$display output: fsourceID: ?
$display output: fbatteryStat: ????????????????,?
$display output: fValue: ????????????????
$display output: fclusterID: ?
$display output: fdestinationID: ?

Statistics for case statements in always block at line 20 in file
        'rtl/reward.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine reward line 20 in file
                'rtl/reward.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    done_buf_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  data_out_buf_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  address_count_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 157 in file
        '/nfs/home/rrmina/Desktop/VCS/rtl/top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           169            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine top line 157 in file
                '/nfs/home/rrmina/Desktop/VCS/rtl/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mdi_4_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| MY_BATTERY_STAT_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   MY_NODE_ID_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  epsilon_step_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  MY_CLUSTER_ID_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| initial_epsilon_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     wren_4_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine top line 193 in file
                '/nfs/home/rrmina/Desktop/VCS/rtl/top.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   addr_select_reg   | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|    wr_select_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/nfs/home/rrmina/Desktop/VCS/rtl/mux_11bit.db:mux_11bit'
Loaded 16 designs.
Current design is 'mux_11bit'.
mux_11bit mux_16bit mux_1bit learnCosts amISink amIDestination fixSinkList neighborSinkInOtherCluster findMyBest betterNeighborsInMyCluster randomGenerator winnerPolicy rngAddress selectMyAction reward top
current_design top
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (16 designs)              /nfs/home/rrmina/Desktop/VCS/rtl/top.db, etc
  CORE65GPSVT (library)       /nfs/home/rrmina/Desktop/VCS/lib/CORE65GPSVT_nom_1.00V_25C.db

1
check_design > check_design.log
source timing.con
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 159 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reward'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'selectMyAction'
Information: The register 'address_count_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'winnerPolicy'
Information: The register '_left_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register '_left_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'rngAddress'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'randomGenerator'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'betterNeighborsInMyCluster'
Information: The register 'BATTERY_THRESHOLD_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'BATTERY_THRESHOLD_reg[15]' is a constant and will be removed. (OPT-1206)
  Processing 'findMyBest'
Information: The register 'kTemp_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'kTemp_reg[30]' is a constant and will be removed. (OPT-1206)
  Processing 'neighborSinkInOtherCluster'
Information: The register 'data_out_buf_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_out_buf_reg[15]' is a constant and will be removed. (OPT-1206)
  Processing 'fixSinkList'
  Processing 'amIDestination'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'amISink'
Information: The register 'address_count_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_count_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'learnCosts'
  Processing 'mux_1bit'
  Processing 'mux_16bit'
  Processing 'mux_11bit'
  Processing 'top'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'initial_epsilon_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mdi_4_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_BATTERY_STAT_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_NODE_ID_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'MY_CLUSTER_ID_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'epsilon_step_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'wren_4_reg' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'reward_DW01_add_0'
  Processing 'reward_DW01_add_1'
  Processing 'reward_DW01_add_2'
  Processing 'winnerPolicy_DW01_cmp6_0'
  Processing 'winnerPolicy_DW01_cmp2_0'
  Processing 'winnerPolicy_DW01_cmp2_1'
  Processing 'winnerPolicy_DW01_sub_0'
  Processing 'winnerPolicy_DW01_cmp2_2'
  Processing 'winnerPolicy_DW01_add_0'
  Processing 'winnerPolicy_DW01_cmp2_3'
  Processing 'rngAddress_DW01_sub_0'
  Processing 'rngAddress_DW01_cmp2_0'
  Processing 'betterNeighborsInMyCluster_DW01_add_0'
  Processing 'betterNeighborsInMyCluster_DW01_add_1'
  Processing 'betterNeighborsInMyCluster_DW01_cmp6_0'
  Processing 'betterNeighborsInMyCluster_DW01_add_2'
  Processing 'betterNeighborsInMyCluster_DW01_cmp2_0'
  Processing 'betterNeighborsInMyCluster_DW01_add_3'
  Processing 'betterNeighborsInMyCluster_DW01_cmp2_1'
  Processing 'betterNeighborsInMyCluster_DW01_inc_0'
  Processing 'betterNeighborsInMyCluster_DW01_inc_1'
  Processing 'betterNeighborsInMyCluster_DW01_add_4'
  Processing 'betterNeighborsInMyCluster_DW01_add_5'
  Processing 'betterNeighborsInMyCluster_DW01_add_6'
  Processing 'betterNeighborsInMyCluster_DW01_add_7'
  Processing 'betterNeighborsInMyCluster_DW01_add_8'
  Processing 'betterNeighborsInMyCluster_DW01_cmp2_2'
  Processing 'betterNeighborsInMyCluster_DW01_add_9'
  Processing 'betterNeighborsInMyCluster_DW01_cmp6_1'
  Processing 'betterNeighborsInMyCluster_DW01_inc_2'
  Processing 'betterNeighborsInMyCluster_DW01_cmp6_2'
  Processing 'betterNeighborsInMyCluster_DW01_inc_3'
  Processing 'betterNeighborsInMyCluster_DW01_cmp2_3'
  Processing 'betterNeighborsInMyCluster_DW01_cmp6_3'
  Processing 'findMyBest_DW01_add_0'
  Processing 'findMyBest_DW01_cmp2_0'
  Processing 'findMyBest_DW01_inc_0'
  Processing 'findMyBest_DW01_cmp6_0'
  Processing 'findMyBest_DW01_cmp2_1'
  Processing 'findMyBest_DW01_add_1'
  Processing 'findMyBest_DW01_inc_1'
  Processing 'neighborSinkInOtherCluster_DW01_cmp6_0'
  Processing 'neighborSinkInOtherCluster_DW01_add_0'
  Processing 'neighborSinkInOtherCluster_DW01_inc_0'
  Processing 'neighborSinkInOtherCluster_DW01_cmp6_1'
  Processing 'neighborSinkInOtherCluster_DW01_add_1'
  Processing 'neighborSinkInOtherCluster_DW01_inc_1'
  Processing 'neighborSinkInOtherCluster_DW01_cmp6_2'
  Processing 'neighborSinkInOtherCluster_DW01_cmp6_3'
  Processing 'neighborSinkInOtherCluster_DW01_add_2'
  Processing 'neighborSinkInOtherCluster_DW01_add_3'
  Processing 'fixSinkList_DW01_add_0'
  Processing 'fixSinkList_DW01_add_1'
  Processing 'fixSinkList_DW01_inc_0'
  Processing 'fixSinkList_DW01_add_2'
  Processing 'fixSinkList_DW01_add_3'
  Processing 'fixSinkList_DW01_add_4'
  Processing 'fixSinkList_DW01_add_5'
  Processing 'fixSinkList_DW01_add_6'
  Processing 'fixSinkList_DW01_add_7'
  Processing 'fixSinkList_DW01_add_8'
  Processing 'fixSinkList_DW01_cmp6_0'
  Processing 'fixSinkList_DW01_inc_1'
  Processing 'fixSinkList_DW01_cmp6_1'
  Processing 'fixSinkList_DW01_inc_2'
  Processing 'fixSinkList_DW01_add_9'
  Processing 'fixSinkList_DW01_cmp6_2'
  Processing 'fixSinkList_DW01_inc_3'
  Processing 'fixSinkList_DW01_cmp6_3'
  Processing 'fixSinkList_DW01_add_10'
  Processing 'amIDestination_DW01_cmp6_0'
  Processing 'learnCosts_DW01_inc_0'
  Processing 'learnCosts_DW01_add_0'
  Processing 'learnCosts_DW01_add_1'
  Processing 'learnCosts_DW01_add_2'
  Processing 'learnCosts_DW01_add_3'
  Processing 'learnCosts_DW01_add_4'
  Processing 'learnCosts_DW01_add_5'
  Processing 'learnCosts_DW01_cmp2_0'
  Processing 'learnCosts_DW01_add_6'
  Processing 'learnCosts_DW01_add_7'
  Processing 'learnCosts_DW01_add_8'
  Processing 'learnCosts_DW01_inc_1'
  Processing 'learnCosts_DW01_add_9'
  Processing 'learnCosts_DW01_cmp6_0'
  Processing 'learnCosts_DW01_add_10'
  Processing 'learnCosts_DW01_cmp6_1'
  Processing 'learnCosts_DW01_inc_2'
  Processing 'learnCosts_DW01_add_11'
  Processing 'learnCosts_DW01_add_12'
  Processing 'learnCosts_DW01_cmp6_2'
  Allocating blocks in 'DW02_mult_A_width4_B_width16'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width18' (cla)
  Processing 'DW01_add_width18'
  Building model 'DW02_mult_A_width4_B_width16' (csa)
  Processing 'DW02_mult_A_width4_B_width16'
  Allocating blocks in 'DW02_mult_A_width16_B_width16'
  Building model 'DW01_add_width30' (cla)
  Processing 'DW01_add_width30'
  Building model 'DW02_mult_A_width16_B_width16' (csa)
  Processing 'DW02_mult_A_width16_B_width16'
  Building model 'DW01_add_width16' (rpl)
  Processing 'DW01_add_width16'
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW01_inc_width16' (rpl)
  Processing 'DW01_inc_width16'
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
  Building model 'DW01_add_width32' (cla)
  Processing 'DW01_add_width32'
  Building model 'DW01_add_width11' (rpl)
  Processing 'DW01_add_width11'
  Building model 'DW01_add_width11' (cla)
  Processing 'DW01_add_width11'
  Building model 'DW01_dec_width10' (rpl)
  Processing 'DW01_dec_width10'
  Processing 'betterNeighborsInMyCluster_DW02_mult_0'
  Processing 'betterNeighborsInMyCluster_DW01_add_10'
  Processing 'betterNeighborsInMyCluster_DW02_mult_1'
  Processing 'betterNeighborsInMyCluster_DW01_add_11'
  Processing 'findMyBest_DW01_add_2'
  Processing 'findMyBest_DW02_mult_0'
  Processing 'findMyBest_DW01_add_3'
  Processing 'fixSinkList_DW01_add_11'
  Processing 'fixSinkList_DW01_inc_4'
  Processing 'findMyBest_DW02_mult_1'
  Processing 'findMyBest_DW01_add_4'
  Processing 'winnerPolicy_DW01_add_1'
  Processing 'winnerPolicy_DW02_mult_0'
  Processing 'winnerPolicy_DW01_add_2'
  Processing 'winnerPolicy_DW02_mult_1'
  Processing 'winnerPolicy_DW01_add_3'
  Processing 'betterNeighborsInMyCluster_DW01_add_12'
  Processing 'betterNeighborsInMyCluster_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   51329.2      0.00       0.0      97.7                          
    0:00:36   51329.2      0.00       0.0      97.7                          
    0:00:39   53639.0      0.00       0.0      59.7                          
    0:00:40   53639.0      0.00       0.0      59.7                          
    0:00:40   53639.0      0.00       0.0      59.7                          
    0:00:40   53639.0      0.00       0.0      59.7                          
    0:00:40   53639.0      0.00       0.0      59.7                          
    0:00:43   33260.8      0.00       0.0      56.1                          
    0:00:44   33180.7      0.00       0.0      56.1                          
    0:00:46   33180.7      0.00       0.0      56.1                          
    0:00:46   33180.7      0.00       0.0      56.1                          
    0:00:46   33180.7      0.00       0.0      56.1                          
    0:00:46   33175.5      0.00       0.0      56.1                          
    0:00:46   33175.5      0.00       0.0      56.1                          
    0:00:47   33194.2      0.00       0.0      37.1                          
    0:00:47   33202.5      0.00       0.0      31.1                          
    0:00:47   33206.7      0.00       0.0      28.1                          
    0:00:47   33206.7      0.00       0.0      28.1                          
    0:00:47   33206.7      0.00       0.0      28.1                          
    0:00:47   33206.7      0.00       0.0      28.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   33206.7      0.00       0.0      28.1                          
    0:00:47   33206.7      0.00       0.0      28.1                          
    0:00:48   33205.1      0.00       0.0      28.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48   33205.1      0.00       0.0      28.1                          
    0:00:48   33216.6      0.00       0.0      25.1 fmb1/mybest[0]           
    0:00:49   33256.6      0.00       0.0       0.1 wp1/mult_147/ab[0][9]    


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   33256.6      0.00       0.0       0.1                          
    0:00:51   33256.6      0.00       0.0       0.1                          
    0:00:52   32999.7      0.00       0.0       0.1                          
    0:00:52   32907.2      0.00       0.0       0.1                          
    0:00:52   32864.5      0.00       0.0       0.1                          
    0:00:52   32848.4      0.00       0.0       0.1                          
    0:00:52   32840.6      0.00       0.0       0.1                          
    0:00:52   32840.6      0.00       0.0       0.1                          
    0:00:54   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
    0:00:55   32836.4      0.00       0.0       0.1                          
Loading db file '/nfs/home/rrmina/Desktop/VCS/lib/CORE65GPSVT_nom_1.00V_25C.db'

  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'r1/clock': 1072 load(s), 1 driver(s)
1
report_constraint -all_violators > constraint_report.log
report_area > area_report.log
report_timing > timing_report.log
report_power -analysis_effort high > top_power2.log
write_sdf -version 1.0 mapped/top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/nfs/home/rrmina/Desktop/VCS/mapped/top.sdf'. (WT-3)
1
write -f verilog -hier -out mapped/top_mapped.v
Writing verilog file '/nfs/home/rrmina/Desktop/VCS/mapped/top_mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 14 nets to module findMyBest_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 17 nets to module findMyBest using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module betterNeighborsInMyCluster_DW02_mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module betterNeighborsInMyCluster using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module winnerPolicy using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 77 nets to module top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
gui_start
Current design is 'top'.
Current design is 'top'.
dc_shell> exitexit
Error: unknown command 'exitexit' (CMD-005)
dc_shell> 