%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/OOOAI333_circuit.tex
%%
%%  Purpose:        Circuit File for OOOAI333
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2019 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Circuit
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{18}{18}
            \usgate
            \gate[\inputs{3}]{or}{5}{3}{R}{}{}    % OR
            \gate[\inputs{3}]{or}{5}{9}{R}{}{}    % OR
            \gate[\inputs{3}]{or}{5}{15}{R}{}{}   % OR
            \gate[\inputs{3}]{nand}{12}{9}{R}{}{} % NAND
            \pin{1}{1}{L}{A}    % pin A
            \pin{1}{3}{L}{A1}   % pin A1
            \pin{1}{5}{L}{A2}   % pin A2
            \pin{1}{7}{L}{B}    % pin B
            \pin{1}{9}{L}{B1}   % pin B1
            \pin{1}{11}{L}{B2}  % pin B2
            \pin{1}{13}{L}{C}   % pin C
            \pin{1}{15}{L}{C1}  % pin C1
            \pin{1}{17}{L}{C2}  % pin C2
            \wire{9}{3}{9}{7}   % wire between OR and NAND
            \wire{9}{11}{9}{15} % wire between OR and NAND 
            \pin{17}{9}{R}{Y}   % pin Y
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
