INFO: [HLS 200-10] Running 'D:/Tools/XILINX/Vivado_HLS/2016.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Shana' on host 'shana-laptop' (Windows NT_amd64 version 6.2) on Fri Dec 23 15:23:34 +0800 2016
INFO: [HLS 200-10] In directory 'F:/vivado'
INFO: [HLS 200-10] Opening project 'F:/vivado/MP3'.
INFO: [HLS 200-10] Adding design file 'MP3/main.c' to the project
INFO: [HLS 200-10] Opening solution 'F:/vivado/MP3/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg676-2l'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MP3/main.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 92.953 ; gain = 43.172
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 92.969 ; gain = 43.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 93.938 ; gain = 44.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 93.938 ; gain = 44.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 114.441 ; gain = 64.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 114.441 ; gain = 64.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.097 seconds; current allocated memory: 70.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 70.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 70.986 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 114.441 ; gain = 64.660
INFO: [SYSC 207-301] Generating SystemC RTL for add.
INFO: [VHDL 208-304] Generating VHDL RTL for add.
INFO: [VLOG 209-307] Generating Verilog RTL for add.
INFO: [HLS 200-112] Total elapsed time: 5.861 seconds; peak allocated memory: 70.986 MB.
