# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'Save' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testdisp testdisp
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 0.9 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:14 PM, Monday, November 21, 2022
#  Simulation has been initialized
# VSIM: 10 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (167): $finish called.
# KERNEL: Time: 240 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#159_2@.
# KERNEL: stopped at time: 240 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:19 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (168): $finish called.
# KERNEL: Time: 240 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#160_2@.
# KERNEL: stopped at time: 240 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:24 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (168): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#160_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:30 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (168): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#160_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:30 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (169): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#161_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:31 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (170): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#162_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/DISPLAY.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: testdisp.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 25 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TP2_E3_ALU\ALU\src\wave.asdb
#  5:32 PM, Monday, November 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/TP2_E3_ALU/ALU/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 DISPLAY.v (170): $finish called.
# KERNEL: Time: 270 ns,  Iteration: 0,  Instance: /testdisp,  Process: @INITIAL#162_2@.
# KERNEL: stopped at time: 270 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 MAIN.v : (46, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 MAIN.v : (47, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 MAIN.v : (48, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 MAIN.v : (49, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 MAIN.v : (51, 8): Syntax error. Unexpected token: FSM[_IDENTIFIER].
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2570 MAIN.v : (45, 5): Undefined port: dispdig.
# Error: VCP2570 MAIN.v : (46, 5): Undefined port: D1.
# Error: VCP2570 MAIN.v : (47, 5): Undefined port: D2.
# Error: VCP2570 MAIN.v : (48, 5): Undefined port: D3.
# Error: VCP2570 MAIN.v : (49, 5): Undefined port: D4.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2590 MAIN.v : (54, 1): Undefined port dispidig in module DISPLAY.
# Warning: VCP2597 MAIN.v : (72, 1): Some unconnected ports remain at instance: my_main. Module MAIN has unconnected  port(s) : dispdig, D1, D2, D3, D4.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 MAIN.v : (72, 1): Some unconnected ports remain at instance: my_main. Module MAIN has unconnected  port(s) : dispdig, D1, D2, D3, D4.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (72, 103): Implicit net declaration, symbol dispdig has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 107): Implicit net declaration, symbol D1 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 111): Implicit net declaration, symbol D2 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 115): Implicit net declaration, symbol D3 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 119): Implicit net declaration, symbol D4 has not been declared in module test_main.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/MAIN.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module FSM found in current working library.
# Info: VCP2113 Module Save found in current working library.
# Info: VCP2113 Module ALU found in current working library.
# Info: VCP2113 Module DISPLAY found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 MAIN.v : (51, 129): Implicit net declaration, symbol state has not been declared in module MAIN.
# Info: VCP2876 MAIN.v : (72, 56): Implicit net declaration, symbol dispdig has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 60): Implicit net declaration, symbol D1 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 64): Implicit net declaration, symbol D2 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 68): Implicit net declaration, symbol D3 has not been declared in module test_main.
# Info: VCP2876 MAIN.v : (72, 72): Implicit net declaration, symbol D4 has not been declared in module test_main.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_main.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/FSM.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2590 FSM.v : (172, 1): Undefined port state in module FSM.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: text_FSM.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work ALU $dsn/src/FSM.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: text_FSM.
# $root top modules: ALUv2 test_ALU TestSave text_FSM test_main testdisp.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
