// Seed: 2796678702
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge 1);
  assign id_1 = id_5;
endprogram
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input supply0 id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_16, id_15
  );
endmodule
