--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Receiver_2.twx Receiver_2.ncd -o Receiver_2.twr
Receiver_2.pcf

Design file:              Receiver_2.ncd
Physical constraint file: Receiver_2.pcf
Device,package,speed:     xc6vcx75t,ff484,C,-2 (PRODUCTION 1.11 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    4.783(R)|      SLOW  |    1.010(R)|      SLOW  |Clk_BUFGP         |   0.000|
num_pads<0> |    7.677(R)|      SLOW  |   -0.295(R)|      SLOW  |Clk_BUFGP         |   0.000|
num_pads<1> |    9.068(R)|      SLOW  |   -0.201(R)|      FAST  |Clk_BUFGP         |   0.000|
num_pads<2> |    9.175(R)|      SLOW  |   -0.017(R)|      SLOW  |Clk_BUFGP         |   0.000|
num_pads<3> |    8.923(R)|      SLOW  |   -0.047(R)|      SLOW  |Clk_BUFGP         |   0.000|
num_pads<4> |    9.060(R)|      SLOW  |   -0.045(R)|      SLOW  |Clk_BUFGP         |   0.000|
x           |    0.121(R)|      FAST  |    1.655(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Valid       |         9.281(R)|      SLOW  |         3.390(R)|      FAST  |Clk_BUFGP         |   0.000|
y           |         7.369(R)|      SLOW  |         3.171(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |  123.118|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 08 20:50:53 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4892 MB



