
*** Running vivado
    with args -log Redesign_smartconnect_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Redesign_smartconnect_0_1.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 18 09:59:54 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Redesign_smartconnect_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/conv_engine_hls/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/9feb/tinyyolo_zcu102/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/11feb/tinyyolo_zcu102/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/13feb/tinyyolo_zcu102/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/16feb/tinyyolo_zcu102/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/16feb/tinyyolo_zcu102_v3/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User:hls:conv_engine:1.0'. The one found in IP location '/home/researchadmin/korino/arm/hls/16feb/tinyyolo_zcu102/solution1/impl/ip' will take precedence over the same IP in locations: 
   /home/researchadmin/korino/arm/hls/9feb/tinyyolo_zcu102/solution1/impl/ip
   /home/researchadmin/korino/arm/hls/11feb/tinyyolo_zcu102/solution1/impl/ip
   /home/researchadmin/korino/arm/hls/13feb/tinyyolo_zcu102/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:conv_engine:1.0'. The one found in IP location '/home/researchadmin/korino/arm/hls/16feb/tinyyolo_zcu102_v3/solution1/impl/ip' will take precedence over the same IP in location /home/researchadmin/korino/arm/hls/16feb/tinyyolo_zcu102/solution1/impl/ip/export
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Redesign_smartconnect_0_1
Command: synth_design -top Redesign_smartconnect_0_1 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2859902
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2643.512 ; gain = 122.559 ; free physical = 2210 ; free virtual = 49444
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Redesign_smartconnect_0_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/synth/Redesign_smartconnect_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1WC3PCW' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:664]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_one_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_0/synth/bd_6e66_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_one_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_0/synth/bd_6e66_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_6e66_psr_aclk_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_6e66_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_6e66_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_6e66_psr_aclk_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_6e66_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_6e66_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:696]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_6e66_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:696]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_6e66_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:696]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_6e66_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:696]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_6e66_psr_aclk_0' has 10 connections declared, but only 6 given [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:696]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1WC3PCW' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:664]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_44U7EJ' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:705]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_m00e_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_12/synth/bd_6e66_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_m00e_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_12/synth/bd_6e66_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_44U7EJ' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:705]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_m00s2a_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_11/synth/bd_6e66_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_m00s2a_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_11/synth/bd_6e66_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_s00a2s_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_5/synth/bd_6e66_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_s00a2s_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_5/synth/bd_6e66_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_13CI5MG' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:947]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_s00mmu_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_2/synth/bd_6e66_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_s00mmu_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_2/synth/bd_6e66_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_s00sic_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_4/synth/bd_6e66_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_s00sic_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_4/synth/bd_6e66_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_s00tr_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_3/synth/bd_6e66_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_s00tr_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_3/synth/bd_6e66_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_13CI5MG' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:947]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_16AWCMA' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:1527]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_sarn_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_6/synth/bd_6e66_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_sarn_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_6/synth/bd_6e66_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_sawn_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_8/synth/bd_6e66_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_sawn_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_8/synth/bd_6e66_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_sbn_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_10/synth/bd_6e66_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_sbn_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_10/synth/bd_6e66_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_srn_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_7/synth/bd_6e66_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_srn_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_7/synth/bd_6e66_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6e66_swn_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_9/synth/bd_6e66_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66_swn_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_9/synth/bd_6e66_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_16AWCMA' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:1527]
INFO: [Synth 8-6155] done synthesizing module 'bd_6e66' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Redesign_smartconnect_0_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/synth/Redesign_smartconnect_0_1.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1WC3PCW does not have driver. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/synth/bd_6e66.v:680]
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_17_si_handler__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_17_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_17_si_handler__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2796.449 ; gain = 275.496 ; free physical = 1535 ; free virtual = 48792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2796.449 ; gain = 275.496 ; free physical = 1523 ; free virtual = 48775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2796.449 ; gain = 275.496 ; free physical = 1523 ; free virtual = 48775
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2807.418 ; gain = 0.000 ; free physical = 1518 ; free virtual = 48765
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/bd_6e66_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/bd_6e66_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/bd_6e66_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/bd_6e66_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/bd_0/ip/ip_1/bd_6e66_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Redesign_smartconnect_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Redesign_smartconnect_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/Redesign/ip/Redesign_smartconnect_0_1/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.runs/Redesign_smartconnect_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.runs/Redesign_smartconnect_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.980 ; gain = 0.000 ; free physical = 1372 ; free virtual = 48620
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3049.918 ; gain = 5.938 ; free physical = 1372 ; free virtual = 48620
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3049.918 ; gain = 528.965 ; free physical = 1066 ; free virtual = 48334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3057.922 ; gain = 536.969 ; free physical = 1066 ; free virtual = 48334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/researchadmin/ConvBlock/ConvBlock.runs/Redesign_smartconnect_0_1_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3057.922 ; gain = 536.969 ; free physical = 1063 ; free virtual = 48330
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.922 ; gain = 536.969 ; free physical = 995 ; free virtual = 48270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              179 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 126   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 3     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 104   
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_6e66.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_6e66.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3057.922 ; gain = 536.969 ; free physical = 754 ; free virtual = 46938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3534.074 ; gain = 1013.121 ; free physical = 501 ; free virtual = 44861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3574.355 ; gain = 1053.402 ; free physical = 442 ; free virtual = 44686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3582.363 ; gain = 1061.410 ; free physical = 595 ; free virtual = 44774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    53|
|2     |LUT2  |   221|
|3     |LUT3  |   144|
|4     |LUT4  |   108|
|5     |LUT5  |    73|
|6     |LUT6  |   222|
|7     |SRL16 |     1|
|8     |FDCE  |    42|
|9     |FDR   |     4|
|10    |FDRE  |   680|
|11    |FDSE  |    15|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4151 ; free virtual = 48163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15283 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3719.176 ; gain = 944.754 ; free physical = 4137 ; free virtual = 48151
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3719.176 ; gain = 1198.223 ; free physical = 4137 ; free virtual = 48151
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3719.176 ; gain = 0.000 ; free physical = 4287 ; free virtual = 48304
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.176 ; gain = 0.000 ; free physical = 4118 ; free virtual = 48122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: f8c62d0c
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3719.176 ; gain = 2168.570 ; free physical = 4108 ; free virtual = 48113
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2627.345; main = 2627.345; forked = 185.686
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4177.211; main = 3701.375; forked = 908.117
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.383 ; gain = 0.000 ; free physical = 4098 ; free virtual = 48104
INFO: [Common 17-1381] The checkpoint '/home/researchadmin/ConvBlock/ConvBlock.runs/Redesign_smartconnect_0_1_synth_1/Redesign_smartconnect_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Redesign_smartconnect_0_1, cache-ID = c4736f130acedfbc
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.383 ; gain = 0.000 ; free physical = 4178 ; free virtual = 48196
INFO: [Common 17-1381] The checkpoint '/home/researchadmin/ConvBlock/ConvBlock.runs/Redesign_smartconnect_0_1_synth_1/Redesign_smartconnect_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Redesign_smartconnect_0_1_utilization_synth.rpt -pb Redesign_smartconnect_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 18 10:00:31 2026...
