lib_name: span_ion
cell_name: peak_detector_diode
pins: [ "VOUT", "VIN", "VDD", "VSS", "RST" ]
instances:
  XAMP<0>:
    lib_name: bag2_analog
    cell_name: amp_diff_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VN<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT0"
        num_bits: 1
      VINN:
        direction: input
        net_name: "net2"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VIN"
        num_bits: 1
  XAMP<1>:
    lib_name: bag2_analog
    cell_name: amp_diff_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VN<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VOUT"
        num_bits: 1
      VINP:
        direction: input
        net_name: "net3"
        num_bits: 1
  D1:
    lib_name: PRIMLIB
    cell_name: dn5
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VOUT0"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net2"
        num_bits: 1
  D0:
    lib_name: PRIMLIB
    cell_name: dn5
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VOUT0"
        num_bits: 1
  XRES_FB:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net2"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
  XRES_RC:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XCONSTGM<1>:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN<1>"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP<1>"
        num_bits: 1
  XCONSTGM<0>:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN<0>"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP<0>"
        num_bits: 1
  XRST:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "RST"
        num_bits: 1
