Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date              : Sun May  5 19:53:57 2024
| Host              : jubu running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design            : processor
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          
DPIR-2     Warning           Asynchronous driver check    18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (44)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  129          inf        0.000                      0                  129           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.553ns  (logic 2.206ns (48.461%)  route 2.347ns (51.539%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[26])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<26>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<26>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[29])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.444     4.358    alu/mul__0[29]
    SLICE_X68Y308        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.504 r  alu/acc[29]_i_1/O
                         net (fo=1, routed)           0.049     4.553    alu_out[29]
    SLICE_X68Y308        FDCE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.522ns  (logic 2.210ns (48.882%)  route 2.312ns (51.118%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[26])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<26>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<26>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[27])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<27>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[27]
                         net (fo=1, routed)           0.399     4.313    alu/mul__0[27]
    SLICE_X67Y309        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.463 r  alu/acc[27]_i_1/O
                         net (fo=1, routed)           0.059     4.522    alu_out[27]
    SLICE_X67Y309        FDCE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.493ns  (logic 2.206ns (49.108%)  route 2.287ns (50.892%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[16])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<16>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<16>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<16>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.384     4.298    alu/mul__0[16]
    SLICE_X66Y307        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.444 r  alu/acc[16]_i_1/O
                         net (fo=1, routed)           0.049     4.493    alu_out[16]
    SLICE_X66Y307        FDCE                                         r  acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.478ns  (logic 2.185ns (48.804%)  route 2.293ns (51.196%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[26])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<26>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<26>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[30])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.380     4.294    alu/mul__0[30]
    SLICE_X67Y309        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.419 r  alu/acc[30]_i_1/O
                         net (fo=1, routed)           0.059     4.478    alu_out[30]
    SLICE_X67Y309        FDCE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.474ns  (logic 2.183ns (48.803%)  route 2.291ns (51.197%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[21])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.389     4.303    alu/mul__0[21]
    SLICE_X66Y307        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.426 r  alu/acc[21]_i_1/O
                         net (fo=1, routed)           0.048     4.474    alu_out[21]
    SLICE_X66Y307        FDCE                                         r  acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.446ns  (logic 2.206ns (49.628%)  route 2.240ns (50.372%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[11])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<11>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<11>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.337     4.251    alu/mul__0[11]
    SLICE_X68Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.397 r  alu/acc[11]_i_1/O
                         net (fo=1, routed)           0.049     4.446    alu_out[11]
    SLICE_X68Y306        FDCE                                         r  acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 2.185ns (49.311%)  route 2.247ns (50.689%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[24])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<24>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<24>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<24>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.335     4.249    alu/mul__0[24]
    SLICE_X67Y309        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.374 r  alu/acc[24]_i_1/O
                         net (fo=1, routed)           0.058     4.432    alu_out[24]
    SLICE_X67Y309        FDCE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.425ns  (logic 2.150ns (48.598%)  route 2.275ns (51.402%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[19])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.373     4.287    alu/mul__0[19]
    SLICE_X66Y307        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.377 r  alu/acc[19]_i_1/O
                         net (fo=1, routed)           0.048     4.425    alu_out[19]
    SLICE_X66Y307        FDCE                                         r  acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 2.150ns (48.620%)  route 2.273ns (51.380%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[26])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<26>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<26>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[31])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<31>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[31]
                         net (fo=1, routed)           0.366     4.280    alu/mul__0[31]
    SLICE_X67Y309        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     4.370 r  alu/acc[31]_i_1/O
                         net (fo=1, routed)           0.053     4.423    alu_out[31]
    SLICE_X67Y309        FDCE                                         r  acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[5]
                            (input port)
  Destination:            acc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 2.183ns (49.455%)  route 2.232ns (50.545%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  mem_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[5]_inst/I
    A10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     0.546 f  mem_data_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.546    mem_data_in_IBUF[5]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.546 f  mem_data_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.854     2.400    alu/mul/A[5]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     2.592 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     2.592    alu/mul/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     2.668 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     2.668    alu/mul/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.505     3.173 f  alu/mul/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     3.173    alu/mul/DSP_MULTIPLIER.U<6>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.047     3.220 r  alu/mul/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     3.220    alu/mul/DSP_M_DATA.U_DATA<6>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.585     3.805 f  alu/mul/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     3.805    alu/mul/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     3.914 r  alu/mul/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.328     4.242    alu/mul__0[6]
    SLICE_X68Y305        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.365 r  alu/acc[6]_i_1/O
                         net (fo=1, routed)           0.050     4.415    alu_out[6]
    SLICE_X68Y305        FDCE                                         r  acc_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y305        FDCE                         0.000     0.000 r  acc_reg[0]/C
    SLICE_X69Y305        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[0]/Q
                         net (fo=5, routed)           0.030     0.069    alu/Q[0]
    SLICE_X69Y305        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.083 r  alu/acc[0]_i_1/O
                         net (fo=1, routed)           0.016     0.099    alu_out[0]
    SLICE_X69Y305        FDCE                                         r  acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y306        FDCE                         0.000     0.000 r  acc_reg[10]/C
    SLICE_X66Y306        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[10]/Q
                         net (fo=5, routed)           0.030     0.069    alu/Q[10]
    SLICE_X66Y306        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.083 r  alu/acc[10]_i_1/O
                         net (fo=1, routed)           0.016     0.099    alu_out[10]
    SLICE_X66Y306        FDCE                                         r  acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y307        FDCE                         0.000     0.000 r  acc_reg[16]/C
    SLICE_X66Y307        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[16]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[16]
    SLICE_X66Y307        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.083 r  alu/acc[16]_i_1/O
                         net (fo=1, routed)           0.016     0.099    alu_out[16]
    SLICE_X66Y307        FDCE                                         r  acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.054ns (54.345%)  route 0.045ns (45.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y307        FDCE                         0.000     0.000 r  acc_reg[18]/C
    SLICE_X66Y307        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[18]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[18]
    SLICE_X66Y307        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.084 r  alu/acc[18]_i_1/O
                         net (fo=1, routed)           0.015     0.099    alu_out[18]
    SLICE_X66Y307        FDCE                                         r  acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y307        FDCE                         0.000     0.000 r  acc_reg[23]/C
    SLICE_X68Y307        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[23]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[23]
    SLICE_X68Y307        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.083 r  alu/acc[23]_i_1/O
                         net (fo=1, routed)           0.016     0.099    alu_out[23]
    SLICE_X68Y307        FDCE                                         r  acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.054ns (53.272%)  route 0.047ns (46.728%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y307        FDCE                         0.000     0.000 r  acc_reg[22]/C
    SLICE_X68Y307        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[22]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[22]
    SLICE_X68Y307        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.084 r  alu/acc[22]_i_1/O
                         net (fo=1, routed)           0.017     0.101    alu_out[22]
    SLICE_X68Y307        FDCE                                         r  acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y307        FDCE                         0.000     0.000 r  acc_reg[17]/C
    SLICE_X66Y307        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[17]/Q
                         net (fo=4, routed)           0.031     0.070    alu/Q[17]
    SLICE_X66Y307        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.084 r  alu/acc[17]_i_1/O
                         net (fo=1, routed)           0.017     0.101    alu_out[17]
    SLICE_X66Y307        FDCE                                         r  acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y305        FDCE                         0.000     0.000 r  acc_reg[1]/C
    SLICE_X69Y305        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[1]/Q
                         net (fo=5, routed)           0.031     0.070    alu/Q[1]
    SLICE_X69Y305        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.084 r  alu/acc[1]_i_1/O
                         net (fo=1, routed)           0.017     0.101    alu_out[1]
    SLICE_X69Y305        FDCE                                         r  acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.052ns (51.139%)  route 0.050ns (48.861%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y309        FDCE                         0.000     0.000 r  acc_reg[30]/C
    SLICE_X67Y309        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  acc_reg[30]/Q
                         net (fo=4, routed)           0.029     0.067    alu/Q[30]
    SLICE_X67Y309        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.081 r  alu/acc[30]_i_1/O
                         net (fo=1, routed)           0.021     0.102    alu_out[30]
    SLICE_X67Y309        FDCE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.054ns (50.617%)  route 0.053ns (49.383%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y309        FDCE                         0.000     0.000 r  acc_reg[24]/C
    SLICE_X67Y309        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  acc_reg[24]/Q
                         net (fo=4, routed)           0.032     0.071    alu/Q[24]
    SLICE_X67Y309        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.086 r  alu/acc[24]_i_1/O
                         net (fo=1, routed)           0.021     0.107    alu_out[24]
    SLICE_X67Y309        FDCE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------





