OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: sg13g2_buf_2.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1620.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 25 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 25.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(32563, 28222), (73843, 92737)].
[INFO CTS-0024]  Normalized sink region: [(1.72291, 1.49323), (3.90704, 4.90672)].
[INFO CTS-0025]     Width:  2.1841.
[INFO CTS-0026]     Height: 3.4135.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 2.1841 X 1.7067
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 25.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 12:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 25
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 93.01 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 7.84

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_205_/CLK ^
   0.18
_207_/CLK ^
   0.18      0.00       0.01


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _205_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _206_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _205_/CLK (sg13g2_dfrbp_1)
     5    0.01    0.05    0.25    0.43 v _205_/Q (sg13g2_dfrbp_1)
                                         sck_old_d (net)
                  0.05    0.00    0.43 v _206_/D (sg13g2_dfrbp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _206_/CLK (sg13g2_dfrbp_1)
                          0.00    0.18   clock reconvergence pessimism
                         -0.01    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                       8     13     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                       8     12     -4 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
2.2986106872558594

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9167

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
-5.0

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts pre-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.6250

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.2715279161930084

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9051

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 2

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.4789

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
7.8411

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
1637.314679

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-04   2.52e-06   1.35e-08   1.28e-04  82.1%
Combinational          1.18e-05   1.62e-05   1.24e-08   2.80e-05  17.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-04   1.87e-05   2.59e-08   1.56e-04 100.0%
                          88.0%      12.0%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2134 u^2 23% utilization.

[INFO RSZ-0058] Using max wire length 15963um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 7.84

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_205_/CLK ^
   0.18
_207_/CLK ^
   0.18      0.00       0.01


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _205_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _206_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _205_/CLK (sg13g2_dfrbp_1)
     5    0.01    0.05    0.25    0.43 v _205_/Q (sg13g2_dfrbp_1)
                                         sck_old_d (net)
                  0.05    0.00    0.43 v _206_/D (sg13g2_dfrbp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _206_/CLK (sg13g2_dfrbp_1)
                          0.00    0.18   clock reconvergence pessimism
                         -0.01    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                       8     13     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                       8     12     -4 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
2.2986106872558594

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9167

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
-5.0

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts post-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.6250

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.2715279161930084

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9051

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 2

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.4789

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
7.8411

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
1637.314679

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-04   2.52e-06   1.35e-08   1.28e-04  82.1%
Combinational          1.18e-05   1.62e-05   1.24e-08   2.80e-05  17.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-04   1.87e-05   2.59e-08   1.56e-04 100.0%
                          88.0%      12.0%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2134 u^2 23% utilization.

[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement         25.6 u
average displacement        0.2 u
max displacement            7.6 u
original HPWL            2301.8 u
legalized HPWL           2364.7 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2364.7 u
legalized HPWL           2364.7 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.84

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_204_/CLK ^
   0.18
_207_/CLK ^
   0.18      0.00       0.01


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _205_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _206_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _205_/CLK (sg13g2_dfrbp_1)
     5    0.01    0.05    0.25    0.43 v _205_/Q (sg13g2_dfrbp_1)
                                         sck_old_d (net)
                  0.05    0.00    0.43 v _206_/D (sg13g2_dfrbp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _206_/CLK (sg13g2_dfrbp_1)
                          0.00    0.18   clock reconvergence pessimism
                         -0.01    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     2    0.01    0.03    0.06    0.06 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_2)
    13    0.04    0.09    0.12    0.18 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.18 ^ _224_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.24    0.42 ^ _224_/Q (sg13g2_dfrbp_1)
                                         net20 (net)
                  0.04    0.00    0.42 ^ output20/A (sg13g2_buf_1)
     1    0.00    0.01    0.05    0.48 ^ output20/X (sg13g2_buf_1)
                                         dout[6] (net)
                  0.01    0.00    0.48 ^ dout[6] (out)
                                  0.48   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                       8     13     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                       8     12     -4 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2987287044525146

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9168

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-5.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.6250

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2715465724468231

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9052

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 2

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4789

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.8411

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
1637.314679

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-04   2.53e-06   1.35e-08   1.28e-04  82.0%
Combinational          1.18e-05   1.62e-05   1.24e-08   2.81e-05  18.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-04   1.88e-05   2.59e-08   1.56e-04 100.0%
                          88.0%      12.0%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2134 u^2 23% utilization.

Elapsed time: 0:01.20[h:]min:sec. CPU time: user 1.20 sys 0.00 (99%). Peak memory: 97156KB.
