#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 11 15:50:42 2024
# Process ID: 10568
# Current directory: V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.runs/synth_1/top_level.vds
# Journal file: V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:45]
INFO: [Synth 8-3491] module 'PWM_Based_Tone_Generator' declared at 'V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/PWM_Based_Tone_Generator.vhd:36' bound to instance 'PWM' of component 'PWM_Based_Tone_Generator' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:121]
INFO: [Synth 8-638] synthesizing module 'PWM_Based_Tone_Generator' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/PWM_Based_Tone_Generator.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'PWM_Based_Tone_Generator' (1#1) [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/PWM_Based_Tone_Generator.vhd:61]
	Parameter PERIOD bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/clock_enable.vhd:10' bound to instance 'CLK_E' of component 'clock_enable' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:146]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/clock_enable.vhd:19]
	Parameter PERIOD bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/clock_enable.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at 'V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/debounce.vhd:34' bound to instance 'DEB' of component 'debounce' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:153]
INFO: [Synth 8-638] synthesizing module 'debounce' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/debounce.vhd:44]
INFO: [Synth 8-226] default block is never used [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/debounce.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/debounce.vhd:44]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'simple_counter' declared at 'V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/simple_counter.vhd:8' bound to instance 'SIMP_C' of component 'simple_counter' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:163]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/simple_counter.vhd:19]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (4#1) [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/imports/new/simple_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/top_level.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/constrs_1/new/nexys_a7_50t.xdc]
Finished Parsing XDC File [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/constrs_1/new/nexys_a7_50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/constrs_1/new/nexys_a7_50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'tone_out_reg' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/PWM_Based_Tone_Generator.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'countrst_reg' [V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.srcs/sources_1/new/PWM_Based_Tone_Generator.vhd:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                              001 |                               00
             pre_pressed |                              010 |                               01
                 pressed |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	  29 Input    1 Bit        Muxes := 1     
	  43 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 999.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |     6|
|7     |LUT5   |    12|
|8     |LUT6   |    27|
|9     |FDRE   |    31|
|10    |LDC    |     1|
|11    |LDP    |     1|
|12    |IBUF   |    17|
|13    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1005.598 ; gain = 6.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.598 ; gain = 6.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1005.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1014.820 ; gain = 15.234
INFO: [Common 17-1381] The checkpoint 'V:/MOLAK/Projekt/projekt/Projekt/PWM_Based_Tone_Generator/PWM_Based_Tone_Generator.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 15:51:20 2024...
