# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Apr 12 03:21:19 2016
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: quangthanh-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/specctra.did
# Current time = Tue Apr 12 03:21:19 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro
# Master Unit set up as: MIL 10000
# PCB Limits xlo=11707.0000 ylo=10297.0000 xhi=14413.0000 yhi=12123.0000
# Total 17 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 9, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 26, Images Processed 36, Padstacks Processed 12
# Nets Processed 25, Net Terminals 83
# PCB Area=4083600.000  EIC=7  Area/EIC=583371.429  SMDs=13
# Total Pin Count: 109
# Signal Connections Created 59
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 34546.2060 Horizontal 17398.0590 Vertical 17148.1470
# Routed Length 6551.1570 Horizontal 4330.6570 Vertical 2220.5000
# Ratio Actual / Manhattan   0.1896
# Unconnected Length 34546.2060 Horizontal 16430.1640 Vertical 18116.0420
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaax05752.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.003937 (direction x) (offset 0.000000)
grid wire 0.003937 (direction y) (offset 0.000000)
grid via 0.003937 (direction x) (offset 0.000000)
grid via 0.003937 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Apr 12 03:21:23 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 34546.2060 Horizontal 17398.0590 Vertical 17148.1470
# Routed Length 6551.1570 Horizontal 4330.6570 Vertical 2220.5000
# Ratio Actual / Manhattan   0.1896
# Unconnected Length 34546.2060 Horizontal 16430.1640 Vertical 18116.0420
# Attempts 2 Successes 2 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected    3.39
# Manhattan Length 34546.2060 Horizontal 17398.0590 Vertical 17148.1470
# Routed Length 7171.1570 Horizontal 4950.6570 Vertical 2220.5000
# Ratio Actual / Manhattan   0.2076
# Unconnected Length 33926.2060 Horizontal 15810.1640 Vertical 18116.0420
# Smart Route: Bus successful, 2 of 2 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Apr 12 03:21:23 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected    3.39
# Manhattan Length 34546.2060 Horizontal 17398.0590 Vertical 17148.1470
# Routed Length 7171.1570 Horizontal 4950.6570 Vertical 2220.5000
# Ratio Actual / Manhattan   0.2076
# Unconnected Length 33926.2060 Horizontal 15810.1640 Vertical 18116.0420
# Start Route Pass 1 of 25
# Routing 57 wires.
# Total Conflicts: 46 (Cross: 46, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 57 Successes 57 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 72 wires.
# Total Conflicts: 33 (Cross: 33, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 67 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.2826
# End Pass 2 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 28 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 76 wires.
# Total Conflicts: 26 (Cross: 26, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 70 Successes 70 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.2121
# End Pass 3 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 25 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 76 wires.
# Total Conflicts: 25 (Cross: 25, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 74 Successes 74 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.0385
# End Pass 4 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 82 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 25 (Cross: 25, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 76 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.0000
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 13 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 32 wires.
# Total Conflicts: 11 (Cross: 11, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 30 Successes 30 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 6 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 17 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 26 wires.
# Total Conflicts: 9 (Cross: 8, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 20 Successes 20 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 20 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 9 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 19 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 15 wires.
# Total Conflicts: 7 (Cross: 5, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 17 wires.
# Total Conflicts: 8 (Cross: 8, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 15 wires.
# Total Conflicts: 6 (Cross: 4, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 17 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 16 Successes 16 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 16 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 17 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 16 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 13 wires.
# Total Conflicts: 20 (Cross: 17, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 27 wires.
# Total Conflicts: 12 (Cross: 10, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 25 Successes 25 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 14 wires.
# Total Conflicts: 14 (Cross: 13, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 26 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 7 (Cross: 7, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 25 Successes 25 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 12 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 15 wires.
# Total Conflicts: 11 (Cross: 8, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 13 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 15 wires.
# Total Conflicts: 10 (Cross: 8, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 13 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:08
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37721.5854 Horizontal 19406.5117 Vertical 18315.0737
# Routed Length 51726.4382 Horizontal 23711.6591 Vertical 28014.7791
# Ratio Actual / Manhattan   1.3713
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 03:21:31 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37721.5854 Horizontal 19406.5117 Vertical 18315.0737
# Routed Length 51726.4382 Horizontal 23711.6591 Vertical 28014.7791
# Ratio Actual / Manhattan   1.3713
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 81 wires.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 70 Failures 7 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 87 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 69 Failures 7 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37808.5300 Horizontal 19412.9698 Vertical 18395.5602
# Routed Length 51524.2138 Horizontal 23625.8334 Vertical 27898.3804
# Ratio Actual / Manhattan   1.3628
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 50 route passes.
# Current time = Tue Apr 12 03:21:32 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37808.5300 Horizontal 19412.9698 Vertical 18395.5602
# Routed Length 51524.2138 Horizontal 23625.8334 Vertical 27898.3804
# Ratio Actual / Manhattan   1.3628
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 13 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 50
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37398.8927 Horizontal 19218.4629 Vertical 18180.4298
# Routed Length 51388.9735 Horizontal 23609.1999 Vertical 27779.7736
# Ratio Actual / Manhattan   1.3741
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Tue Apr 12 03:21:33 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 25, at vias 0 Total Vias 0
# Percent Connected   88.14
# Manhattan Length 37398.8927 Horizontal 19218.4629 Vertical 18180.4298
# Routed Length 51388.9735 Horizontal 23609.1999 Vertical 27779.7736
# Ratio Actual / Manhattan   1.3741
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 14 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 7 (Cross: 7, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 14 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36278.8753 Horizontal 18460.7778 Vertical 17818.0975
# Routed Length 51978.1387 Horizontal 24827.8189 Vertical 27150.3198
# Ratio Actual / Manhattan   1.4327
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Apr 12 03:21:35 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36278.8753 Horizontal 18460.7778 Vertical 17818.0975
# Routed Length 51978.1387 Horizontal 24827.8189 Vertical 27150.3198
# Ratio Actual / Manhattan   1.4327
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 8 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 6 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 5 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36341.0829 Horizontal 18460.1070 Vertical 17880.9759
# Routed Length 51617.1873 Horizontal 24516.8818 Vertical 27100.3055
# Ratio Actual / Manhattan   1.4204
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Apr 12 03:21:36 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36341.0829 Horizontal 18460.1070 Vertical 17880.9759
# Routed Length 51617.1873 Horizontal 24516.8818 Vertical 27100.3055
# Ratio Actual / Manhattan   1.4204
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 13 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 6 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36009.2356 Horizontal 18266.2135 Vertical 17743.0221
# Routed Length 51460.2870 Horizontal 24373.9172 Vertical 27086.3698
# Ratio Actual / Manhattan   1.4291
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Apr 12 03:21:38 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36009.2356 Horizontal 18266.2135 Vertical 17743.0221
# Routed Length 51460.2870 Horizontal 24373.9172 Vertical 27086.3698
# Ratio Actual / Manhattan   1.4291
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 13 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 6 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 11 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 35999.2352 Horizontal 18260.3698 Vertical 17738.8654
# Routed Length 51444.9202 Horizontal 24368.5500 Vertical 27076.3702
# Ratio Actual / Manhattan   1.4291
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Apr 12 03:21:40 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 35999.2352 Horizontal 18260.3698 Vertical 17738.8654
# Routed Length 51444.9202 Horizontal 24368.5500 Vertical 27076.3702
# Ratio Actual / Manhattan   1.4291
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 7 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 12 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 6 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 11 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 49|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 50|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 52|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36093.5926 Horizontal 18315.5076 Vertical 17778.0850
# Routed Length 51710.1922 Horizontal 24448.0326 Vertical 27262.1596
# Ratio Actual / Manhattan   1.4327
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Apr 12 03:21:42 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 0 Total Vias 0
# Percent Connected   94.92
# Manhattan Length 36093.5926 Horizontal 18315.5076 Vertical 17778.0850
# Routed Length 51710.1922 Horizontal 24448.0326 Vertical 27262.1596
# Ratio Actual / Manhattan   1.4327
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 7 Successes 6 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 1 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 49|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 50|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 52|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36017.2495 Horizontal 18270.8965 Vertical 17746.3530
# Routed Length 47445.6744 Horizontal 21726.5719 Vertical 25719.1025
# Ratio Actual / Manhattan   1.3173
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# Current time = Tue Apr 12 03:21:44 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36017.2495 Horizontal 18270.8965 Vertical 17746.3530
# Routed Length 47445.6744 Horizontal 21726.5719 Vertical 25719.1025
# Ratio Actual / Manhattan   1.3173
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# Start Route Pass 1 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 1 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 49|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 50|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 52|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36017.2495 Horizontal 18270.8965 Vertical 17746.3530
# Routed Length 47445.6744 Horizontal 21726.5719 Vertical 25719.1025
# Ratio Actual / Manhattan   1.3173
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 03:21:46 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36017.2495 Horizontal 18270.8965 Vertical 17746.3530
# Routed Length 47445.6744 Horizontal 21726.5719 Vertical 25719.1025
# Ratio Actual / Manhattan   1.3173
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# Start Clean Pass 1 of 2
# Routing 79 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 83 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 79 Successes 78 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 49|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 50|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 52|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36166.5523 Horizontal 18306.5508 Vertical 17860.0015
# Routed Length 47294.0640 Horizontal 21690.7544 Vertical 25603.3096
# Ratio Actual / Manhattan   1.3077
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# Smart Route: Executing 2 clean passes.
# Current time = Tue Apr 12 03:21:47 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36166.5523 Horizontal 18306.5508 Vertical 17860.0015
# Routed Length 47294.0640 Horizontal 21690.7544 Vertical 25603.3096
# Ratio Actual / Manhattan   1.3077
# Unconnected Length 1042.4061 Horizontal 818.5058 Vertical 223.9003
# Start Clean Pass 1 of 2
# Routing 79 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 83 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0039 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0039 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   57|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    46|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    26|     0|   0|    0|    0|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  4|    25|     0|   0|    0|    0|    0|   0|  3|  0:00:00|  0:00:00|
# Route    |  5|    25|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    11|     0|   0|    0|    0|    0|   0| 56|  0:00:00|  0:00:00|
# Route    |  7|     9|     0|   0|    0|    0|    0|   0| 18|  0:00:00|  0:00:00|
# Route    |  8|     8|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     5|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     8|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     4|     2|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 14|     9|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 15|     4|     0|   0|    0|    0|    0|   0| 55|  0:00:00|  0:00:00|
# Route    | 16|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|    17|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|    10|     2|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Route    | 19|    13|     1|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     7|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     5|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    | 22|     8|     3|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     5|     0|   0|    0|    0|    0|   0| 54|  0:00:00|  0:00:00|
# Route    | 24|     8|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 25|     6|     0|   0|    0|    0|    0|   0| 40|  0:00:00|  0:00:00|
# Clean    | 26|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     6|     0|   7|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     5|     0|   0|    0|    0|    0|   0| 16|  0:00:00|  0:00:00|
# Route    | 29|     6|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     7|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     2|     0|   0|    0|    0|    0|   0| 71|  0:00:00|  0:00:00|
# Route    | 32|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 37|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 39|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 42|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 44|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 47|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 48|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 49|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    | 50|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 52|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 55|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 25 Connections 59 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 0 Total Vias 0
# Percent Connected   98.31
# Manhattan Length 36015.0450 Horizontal 18203.3845 Vertical 17811.6605
# Routed Length 47350.5102 Horizontal 21770.6701 Vertical 25579.8401
# Ratio Actual / Manhattan   1.3147
# Unconnected Length 877.4410 Horizontal 860.0000 Vertical  17.4410
# Smart Route: Smart_route finished, completion rate: 98.31.
write routes (changed_only) (reset_changed) C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaay05752.tmp
# Routing Written to File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaay05752.tmp
quit
