Reading OpenROAD database at '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/41-openroad-repairantennas/1-openroad-diodeinsertion/i2c_master_controller.odb'…
Reading library file at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/41c5n1rfapbw2k2daig2yag6mbsifckg-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   i2c_master_controller
Die area:                 ( 0 0 ) ( 80675 91395 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     348
Number of terminals:      32
Number of snets:          2
Number of nets:           249

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 117.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7697.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1217.
[INFO DRT-0033] via shape region query size = 130.
[INFO DRT-0033] met2 shape region query size = 88.
[INFO DRT-0033] via2 shape region query size = 104.
[INFO DRT-0033] met3 shape region query size = 98.
[INFO DRT-0033] via3 shape region query size = 104.
[INFO DRT-0033] met4 shape region query size = 30.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 400 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 111 unique inst patterns.
[INFO DRT-0084]   Complete 163 groups.
#scanned instances     = 348
#unique  instances     = 117
#stdCellGenAp          = 3098
#stdCellValidPlanarAp  = 35
#stdCellValidViaAp     = 2346
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 753
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:02, memory = 138.46 (MB), peak = 137.61 (MB)

[INFO DRT-0157] Number of guides:     1651

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 585.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 448.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 233.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 818 vertical wires in 1 frboxes and 468 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 65 vertical wires in 1 frboxes and 139 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.09 (MB), peak = 142.40 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.12 (MB), peak = 142.40 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 151.16 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:01, memory = 167.71 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:01, memory = 167.71 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:01, memory = 178.04 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3
Metal Spacing       14      1      3
Recheck             11      1      0
Short               24      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 523.57 (MB), peak = 522.43 (MB)
Total wire length = 4185 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2170 um.
Total wire length on LAYER met2 = 1921 um.
Total wire length on LAYER met3 = 92 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1504.
Up-via summary (total 1504):

-----------------------
 FR_MASTERSLICE       0
            li1     737
           met1     743
           met2      24
           met3       0
           met4       0
-----------------------
                   1504


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 523.57 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 523.77 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:01, memory = 536.88 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0      4      1      4
Short                0     16      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 536.88 (MB), peak = 550.81 (MB)
Total wire length = 4188 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2164 um.
Total wire length on LAYER met2 = 1943 um.
Total wire length on LAYER met3 = 80 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1514.
Up-via summary (total 1514):

-----------------------
 FR_MASTERSLICE       0
            li1     736
           met1     758
           met2      20
           met3       0
           met4       0
-----------------------
                   1514


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:00, memory = 536.88 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:00, memory = 543.33 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:01, memory = 545.45 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 545.45 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 545.46 (MB), peak = 566.46 (MB)
Total wire length = 4209 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2174 um.
Total wire length on LAYER met2 = 1950 um.
Total wire length on LAYER met3 = 84 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1513.
Up-via summary (total 1513):

-----------------------
 FR_MASTERSLICE       0
            li1     736
           met1     755
           met2      22
           met3       0
           met4       0
-----------------------
                   1513


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 545.46 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 545.46 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 546.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 546.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 546.96 (MB), peak = 566.46 (MB)
Total wire length = 4200 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2067 um.
Total wire length on LAYER met2 = 1961 um.
Total wire length on LAYER met3 = 171 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1523.
Up-via summary (total 1523):

-----------------------
 FR_MASTERSLICE       0
            li1     736
           met1     752
           met2      35
           met3       0
           met4       0
-----------------------
                   1523


[INFO DRT-0198] Complete detail routing.
Total wire length = 4200 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2067 um.
Total wire length on LAYER met2 = 1961 um.
Total wire length on LAYER met3 = 171 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1523.
Up-via summary (total 1523):

-----------------------
 FR_MASTERSLICE       0
            li1     736
           met1     752
           met2      35
           met3       0
           met4       0
-----------------------
                   1523


[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 546.96 (MB), peak = 566.46 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              4      82.58
  Timing Repair Buffer                     44     222.71
  Inverter                                 30     112.61
  Sequential cell                          45     998.46
  Multi-Input combinational cell          108     919.63
  Total                                   348    2607.50
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.odb'…
Writing netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.nl.v'…
Writing powered netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.pnl.v'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.def'…
Writing timing constraints to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/43-openroad-detailedrouting/i2c_master_controller.sdc'…
