// Seed: 4238339868
module module_0 ();
  assign id_1 = id_1 && 1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0();
  assign id_1 = 1;
  wire id_6;
  always @(posedge 1, posedge id_5) begin
    id_3 <= 1'b0;
  end
endmodule
module module_3 (
    input wand  id_0,
    input logic id_1,
    input uwire id_2,
    input wire  id_3
);
  initial begin
    $display(('b0), 1 == id_1);
    id_5 <= id_1;
  end
  module_0();
endmodule
