TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TopLevel_I2CMasterHAL.v

TOPLEVEL=TopLevel_I2CMasterHAL
MODULE=I2CMasterHALTester

include ../../../common/Makefile.sim
