$date
	Sun Sep 24 17:03:06 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gcd_circuit_test $end
$var wire 32 ! out [31:0] $end
$var wire 1 " x_lt_y $end
$var wire 1 # x_ne_y $end
$var reg 32 $ X [31:0] $end
$var reg 32 % Y [31:0] $end
$var reg 1 & clock $end
$var reg 1 ' output_en $end
$var reg 1 ( reset $end
$var reg 1 ) x_en $end
$var reg 1 * x_sel $end
$var reg 1 + y_en $end
$var reg 1 , y_sel $end
$scope module circuit $end
$var wire 32 - X [31:0] $end
$var wire 32 . Y [31:0] $end
$var wire 1 / clock $end
$var wire 32 0 out [31:0] $end
$var wire 1 1 output_en $end
$var wire 1 2 reset $end
$var wire 32 3 w1 [31:0] $end
$var wire 32 4 w2 [31:0] $end
$var wire 32 5 w3 [31:0] $end
$var wire 32 6 w4 [31:0] $end
$var wire 32 7 w5 [31:0] $end
$var wire 32 8 w6 [31:0] $end
$var wire 1 9 x_en $end
$var wire 1 " x_lt_y $end
$var wire 1 # x_ne_y $end
$var wire 1 : x_sel $end
$var wire 1 ; y_en $end
$var wire 1 < y_sel $end
$scope module mx $end
$var wire 32 = A [31:0] $end
$var wire 32 > B [31:0] $end
$var wire 32 ? out [31:0] $end
$var wire 1 : sel $end
$var wire 32 @ temp1 [31:0] $end
$var wire 32 A temp2 [31:0] $end
$upscope $end
$scope module my $end
$var wire 32 B A [31:0] $end
$var wire 32 C B [31:0] $end
$var wire 32 D out [31:0] $end
$var wire 1 < sel $end
$var wire 32 E temp1 [31:0] $end
$var wire 32 F temp2 [31:0] $end
$upscope $end
$scope module rx $end
$var wire 1 / clk $end
$var wire 32 G d [31:0] $end
$var wire 1 9 enable $end
$var wire 1 2 reset $end
$var reg 32 H q [31:0] $end
$upscope $end
$scope module ry $end
$var wire 1 / clk $end
$var wire 32 I d [31:0] $end
$var wire 1 ; enable $end
$var wire 1 2 reset $end
$var reg 32 J q [31:0] $end
$upscope $end
$scope module ro $end
$var wire 1 / clk $end
$var wire 32 K d [31:0] $end
$var wire 1 1 enable $end
$var wire 1 2 reset $end
$var reg 32 L q [31:0] $end
$upscope $end
$scope module sl $end
$var wire 32 M A [31:0] $end
$var wire 32 N B [31:0] $end
$var wire 32 O out [31:0] $end
$upscope $end
$scope module sr $end
$var wire 32 P A [31:0] $end
$var wire 32 Q B [31:0] $end
$var wire 32 R out [31:0] $end
$upscope $end
$scope module c $end
$var wire 32 S A [31:0] $end
$var wire 32 T B [31:0] $end
$var wire 1 " lt $end
$var wire 1 # ne $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
0;
0:
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
12
01
b0 0
0/
b0 .
b0 -
0,
0+
0*
0)
1(
0'
0&
b0 %
b0 $
0#
0"
b0 !
$end
#1
0(
02
1&
1/
#2
0&
0/
#3
1&
1/
#4
0&
0/
#5
1&
1/
#6
b1110 4
b1110 D
b1110 I
b100011 3
b100011 ?
b100011 G
b1110 E
b100011 @
0&
0/
1+
1;
1)
19
b1110 %
b1110 .
b1110 B
b100011 $
b100011 -
b100011 =
#7
b1110 J
b1110 6
b1110 N
b1110 P
b1110 T
b100011 H
b10101 7
b10101 >
b10101 O
b11111111111111111111111111101011 8
b11111111111111111111111111101011 C
b11111111111111111111111111101011 R
1#
b100011 5
b100011 K
b100011 M
b100011 Q
b100011 S
1&
1/
#8
0&
0/
0+
0;
0)
09
#9
1&
1/
#10
0&
0/
1'
11
#11
b100011 L
b100011 !
b100011 0
1&
1/
#12
0&
0/
0'
01
#13
1&
1/
#14
b10101 3
b10101 ?
b10101 G
b0 @
b10101 A
0&
0/
1*
1:
1)
19
#15
b111 3
b111 ?
b111 G
b111 A
b10101 H
b111 7
b111 >
b111 O
b11111111111111111111111111111001 8
b11111111111111111111111111111001 C
b11111111111111111111111111111001 R
b10101 5
b10101 K
b10101 M
b10101 Q
b10101 S
1&
1/
#16
b100011 3
b100011 ?
b100011 G
b100011 @
b0 A
0&
0/
0*
0:
0)
09
#17
1&
1/
#18
0&
0/
1'
11
#19
b10101 L
b10101 !
b10101 0
1&
1/
#20
0&
0/
0'
01
#21
1&
1/
#22
b111 3
b111 ?
b111 G
b0 @
b111 A
0&
0/
1*
1:
1)
19
#23
b11111111111111111111111111111001 3
b11111111111111111111111111111001 ?
b11111111111111111111111111111001 G
b11111111111111111111111111111001 A
b111 H
b11111111111111111111111111111001 7
b11111111111111111111111111111001 >
b11111111111111111111111111111001 O
b111 8
b111 C
b111 R
1"
b111 5
b111 K
b111 M
b111 Q
b111 S
1&
1/
#24
b100011 3
b100011 ?
b100011 G
b100011 @
b0 A
0&
0/
0*
0:
0)
09
#25
1&
1/
#26
0&
0/
1'
11
#27
b111 L
b111 !
b111 0
1&
1/
#28
0&
0/
0'
01
#29
1&
1/
#30
b11111111111111111111111111111001 3
b11111111111111111111111111111001 ?
b11111111111111111111111111111001 G
b0 @
b11111111111111111111111111111001 A
0&
0/
1*
1:
1)
19
#31
b11111111111111111111111111101011 3
b11111111111111111111111111101011 ?
b11111111111111111111111111101011 G
b11111111111111111111111111101011 A
b11111111111111111111111111111001 H
b11111111111111111111111111101011 7
b11111111111111111111111111101011 >
b11111111111111111111111111101011 O
b10101 8
b10101 C
b10101 R
0"
b11111111111111111111111111111001 5
b11111111111111111111111111111001 K
b11111111111111111111111111111001 M
b11111111111111111111111111111001 Q
b11111111111111111111111111111001 S
1&
1/
#32
b100011 3
b100011 ?
b100011 G
b100011 @
b0 A
0&
0/
0*
0:
0)
09
#33
1&
1/
#34
0&
0/
1'
11
#35
b11111111111111111111111111111001 L
b11111111111111111111111111111001 !
b11111111111111111111111111111001 0
1&
1/
#36
0&
0/
0'
01
#37
1&
1/
#38
b11111111111111111111111111101011 3
b11111111111111111111111111101011 ?
b11111111111111111111111111101011 G
b0 @
b11111111111111111111111111101011 A
0&
0/
1*
1:
1)
19
#39
b11111111111111111111111111011101 3
b11111111111111111111111111011101 ?
b11111111111111111111111111011101 G
b11111111111111111111111111011101 A
b11111111111111111111111111101011 H
b11111111111111111111111111011101 7
b11111111111111111111111111011101 >
b11111111111111111111111111011101 O
b100011 8
b100011 C
b100011 R
b11111111111111111111111111101011 5
b11111111111111111111111111101011 K
b11111111111111111111111111101011 M
b11111111111111111111111111101011 Q
b11111111111111111111111111101011 S
1&
1/
#40
b100011 3
b100011 ?
b100011 G
b100011 @
b0 A
0&
0/
0*
0:
0)
09
#41
1&
1/
#42
0&
0/
1'
11
#43
b11111111111111111111111111101011 L
b11111111111111111111111111101011 !
b11111111111111111111111111101011 0
1&
1/
#44
0&
0/
0'
01
#45
1&
1/
#46
0&
0/
#47
1&
1/
#48
0&
0/
