

================================================================
== Vivado HLS Report for 'krnl_read'
================================================================
* Date:           Thu Nov 16 23:15:45 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        krnl_read
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|       137|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     336|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|     866|    1196|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     141|
|Register         |        0|      -|     552|     162|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|    1418|    1835|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |krnl_read_control_s_axi_U  |krnl_read_control_s_axi  |        0|      0|  354|  616|
    |krnl_read_gmem_m_axi_U     |krnl_read_gmem_m_axi     |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  866| 1196|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |arg_a_i_0_sum_fu_210_p2    |     +    |      0|  0|  70|          63|          63|
    |arg_b_i_0_sum_fu_225_p2    |     +    |      0|  0|  70|          63|          63|
    |p_reg2mem_0_i_i_fu_200_p2  |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_01001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state137_io       |    and   |      0|  0|   8|           1|           1|
    |ap_block_state138_io       |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1162          |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1166          |    and   |      0|  0|   8|           1|           1|
    |ap_condition_883           |    and   |      0|  0|   8|           1|           1|
    |ap_condition_897           |    and   |      0|  0|   8|           1|           1|
    |icmp4_fu_266_p2            |   icmp   |      0|  0|  18|          25|           1|
    |icmp_fu_250_p2             |   icmp   |      0|  0|  18|          25|           1|
    |tmp_3_fu_195_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 336|         252|         176|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter68          |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY       |   9|          2|    1|          2|
    |ap_sig_ioackin_pipe_a_TREADY      |   9|          2|    1|          2|
    |ap_sig_ioackin_pipe_b_TREADY      |   9|          2|    1|          2|
    |gmem_ARADDR                       |  15|          3|   64|        192|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |i_0_reg2mem9_0_i_i_phi_fu_156_p4  |   9|          2|   31|         62|
    |i_0_reg2mem9_0_i_i_reg_152        |   9|          2|   31|         62|
    |pipe_a_TDATA_blk_n                |   9|          2|    1|          2|
    |pipe_b_TDATA_blk_n                |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 141|         30|  136|        339|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_pipe_a_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_pipe_b_TREADY  |   1|   0|    1|          0|
    |ap_rst_n_inv                  |   1|   0|    1|          0|
    |arg_n_elements_reg_282        |  32|   0|   32|          0|
    |gmem_addr_1_reg_302           |  63|   0|   64|          1|
    |gmem_addr_reg_296             |  63|   0|   64|          1|
    |i_0_reg2mem9_0_i_i_reg_152    |  31|   0|   31|          0|
    |icmp4_reg_312                 |   1|   0|    1|          0|
    |icmp_reg_308                  |   1|   0|    1|          0|
    |p_reg2mem_0_i_i_reg_291       |  31|   0|   31|          0|
    |tmp_1_cast_reg_277            |  62|   0|   63|          1|
    |tmp_3_reg_287                 |   1|   0|    1|          0|
    |tmp_cast_reg_272              |  62|   0|   63|          1|
    |icmp4_reg_312                 |  64|  81|    1|          0|
    |icmp_reg_308                  |  64|  81|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 552| 162|  430|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |   krnl_read  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   krnl_read  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   krnl_read  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|pipe_a_TDATA           | out |   32|    axis    |    pipe_a    |    pointer   |
|pipe_a_TVALID          | out |    1|    axis    |    pipe_a    |    pointer   |
|pipe_a_TREADY          |  in |    1|    axis    |    pipe_a    |    pointer   |
|pipe_a_count           |  in |   32|   ap_none  | pipe_a_count |    scalar    |
|pipe_b_TDATA           | out |   32|    axis    |    pipe_b    |    pointer   |
|pipe_b_TVALID          | out |    1|    axis    |    pipe_b    |    pointer   |
|pipe_b_TREADY          |  in |    1|    axis    |    pipe_b    |    pointer   |
|pipe_b_count           |  in |   32|   ap_none  | pipe_b_count |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

