/*
 * Copyright (c) 2019 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

#if defined(CONFIG_SOC_OPENISA_RV32M1_RISCV32)

#define DT_START_UP_ENTRY_OFFSET  0x80

#endif /* CONFIG_SOC_OPENISA_RV32M1_RISCV32 */

/* End of SoC Level DTS fixup file */
