<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_peripheral</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pi_accel</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="pi_accel" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="pi_accel_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_t</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gpio_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>pi_led_sw_uart_i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jan 01 02:46:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec3d8310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec3d8310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_pi_led_sw_ua_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jan 01 02:46:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec3d8310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>pi_led_sw_uart_i2s</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jan 01 02:46:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3b78261c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_pi_led_sw_ua_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jan 01 02:46:34 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3b78261c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jan 01 02:57:25 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ec3d8310</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_cts</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_rts</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_wclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pi_led_sw_uart_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxnexys_pi_led_sw_ua_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pi_led_sw_uart_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxnexys_pi_led_sw_ua_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_pi_led_sw_ua_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnexys_pi_led_sw_uart_i2s_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxnexys_pi_led_sw_ua_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxnexys_pi_led_sw_uart_i2s_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@215b5dc1_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd07fa6_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc8ad40_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20dfe426_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6859d89c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6396fd19_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f15b59f_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca28faa_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fbc0d0_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54986756_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44893531_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b4a84fc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@511b855f_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@606cdbdf_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6263ad_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74bc0141_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75ead93e_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a17b47a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79e3a3ec_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f1f4de_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e99ffdd_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@296cd34a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bfb3c3_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bd87378_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3792fb73_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19d611a7_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ecc573_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c766e4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52419366_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44251127_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b3078d8_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6517f098_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27710bc5_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384d53f2_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@793f1ffc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da1016f_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2017f13e_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a347ce_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@416e0309_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24a6f3d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d375a53_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d0eb59d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3be21293_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660b69f0_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a642a43_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58626095_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7164aa60_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a128f89_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a49268_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cbeefa4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@206f6446_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f2e04e_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@518b3144_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b1201c4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2146d516_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@444d968a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c79546c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ef0aca5_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302708ef_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9c49db_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be7d35e_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f42b70_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24280216_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12924c6_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c0a58b9_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@562c4e9_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e180109_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575b9c58_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e12805a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b023780_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6d5e20_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368682b3_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27daec3d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16eb4624_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1822a855_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@414a27fd_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac3d71_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7932d79d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31510a66_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6337e9d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@198546d7_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1674f960_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6049d18d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fc7e390_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b80670_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a7687d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d1dc4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b928b3_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cc95c2_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d473c4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cfd4598_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dea1024_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57635c84_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20de4d1f_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e2c8b35_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d99f6d1_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128fb278_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69cbae40_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f92d1ab_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2ead7c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1c56fe_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c006237_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f091a10_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22623d4f_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e193f63_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12de8901_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d7117b4_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f093010_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@adbd85d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2cbb2b_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a1c1486_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc84995_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e868d6c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b8b639_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c9ec7d2_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19daf7d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b3c4ed_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a3db94b_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d947ebc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620abfcd_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32dd8deb_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1882cc8a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b49e552_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f27848d_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b810958_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2faed64e_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd4fd7c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e8a0787_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15685708_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ce82dd_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5017051b_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cd25bb8_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca434bc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5942abdf_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60949a9c_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794626bc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28081375_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448dad8a_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ca1dc_ARCHIVE_LOCATION">v:/ip/zxnexys_pi_led_sw_uart_i2s</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_PERIPHERAL.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7f66f28f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ec872400"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8aed622f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="24b86631"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
