
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1028153949                       # Number of ticks simulated
final_tick                               398756505204                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198937                       # Simulator instruction rate (inst/s)
host_op_rate                                   262518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35332                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347544                       # Number of bytes of host memory used
host_seconds                                 29099.45                       # Real time elapsed on the host
sim_insts                                  5788956857                       # Number of instructions simulated
sim_ops                                    7639122950                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        64384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        63488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        21504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        21888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               293248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15616                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       148352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            148352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          496                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          171                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2291                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1159                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1159                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3361364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10457578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1867425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15188387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1618435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62620972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1618435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61749508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1867425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16184347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1618435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     20915156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1618435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61625013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1618435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     21288641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               285217987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3361364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1867425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1618435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1618435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1867425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1618435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1618435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1618435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15188387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         144289676                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              144289676                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         144289676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3361364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10457578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1867425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15188387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1618435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62620972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1618435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61749508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1867425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16184347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1618435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     20915156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1618435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61625013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1618435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     21288641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              429507663                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224543                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       186829                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21790                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84637                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80014                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23764                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1943529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231488                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224543                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103778                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61553                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         56245                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           121992                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20703                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2295422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.039947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2039331     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15561      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19653      0.86%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31399      1.37%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12642      0.55%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16926      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19547      0.85%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9108      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2295422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091070                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.499468                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1932137                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        69033                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254797                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          109                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34124                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504678                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1934546                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5330                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        57974                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252480                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5747                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494484                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           675                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4070                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2087569                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6945790                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6945790                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          368717                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20823                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16064                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388404                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1794                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       413319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2295422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.604858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.326942                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1708511     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266202     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110270      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61577      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82995      3.62%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25974      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25279      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13505      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1109      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2295422                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9685     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1353     11.01%     89.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1254     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169366     84.22%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18828      1.36%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127964      9.22%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72076      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388404                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563110                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12292                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008853                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5086316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1652344                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1400696                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          940                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29826                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1565                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4073                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          489                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458200                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141534                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72472                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12651                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24775                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363298                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125389                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25106                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197421                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192441                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552928                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350512                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350480                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           808843                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172793                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547729                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372260                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226087                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21764                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2256082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365564                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1734048     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265002     11.75%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95914      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47617      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43771      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18468      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18184      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8728      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24350      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2256082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24350                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3689911                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955742                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465586                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465586                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405583                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405583                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131146                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1888838                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389979                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          200756                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       164448                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21471                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82724                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           76738                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20408                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1925940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1148041                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             200756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        97146                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               251097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61484                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53631                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           120242                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2270337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.619105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.974457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2019240     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           26450      1.17%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30952      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17163      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19539      0.86%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11081      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7587      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19950      0.88%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          118375      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2270337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081423                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465624                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1910302                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        69820                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           249035                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1853                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39323                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32587                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1401230                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39323                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1913551                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13857                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47374                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           247675                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8553                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1399682                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1939                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1947595                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6516276                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6516276                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1633535                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          314029                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24840                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       134037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15807                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1396419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1311805                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1846                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       191778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       444052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2270337                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577802                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1719093     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       221242      9.74%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       118853      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82207      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        72483      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        37192      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8887      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6018      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4362      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2270337                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1365     45.05%     56.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1322     43.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1098786     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20468      1.56%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       120989      9.22%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71403      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1311805                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532043                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3030                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002310                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4898823                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1588592                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1288219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1314835                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3343                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25930                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39323                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9811                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1014                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1396781                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       134037                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71929                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24267                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1291019                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       113271                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              184652                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          179589                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71381                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.523613                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1288293                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1288219                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           767061                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2011030                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.522477                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381427                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       958937                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1176511                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       220247                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21447                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2231014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527344                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.346406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1750571     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       222915      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93402      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        55729      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38784      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25143      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13318      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10370      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20782      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2231014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       958937                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1176511                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                178034                       # Number of memory references committed
system.switch_cpus1.commit.loads               108105                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            168319                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1060740                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23940                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20782                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3606990                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2832869                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 195261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             958937                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1176511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       958937                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.571178                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.571178                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.388927                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.388927                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5822442                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1791087                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1305682                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          193060                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       157508                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20498                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        78939                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           73423                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19272                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          894                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1872748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1142990                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             193060                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        92695                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               234519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63975                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         58651                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           117053                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2208665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.996681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1974146     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12419      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19641      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           29579      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12299      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           14373      0.65%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           15318      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10794      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          120096      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2208665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078301                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463575                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1849744                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        82302                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           232870                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1317                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         42431                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        31282                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1386075                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         42431                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1854421                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          37865                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        30442                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           229646                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13857                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1382899                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          597                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2396                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         7093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          978                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1893858                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6446280                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6446280                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1560583                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          333275                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          298                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            41226                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       139692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3809                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14866                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1378045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1286484                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1879                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       211754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       487068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2208665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582471                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267785                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1661405     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       221369     10.02%     85.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       122681      5.55%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        80886      3.66%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73533      3.33%     97.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        22980      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16327      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5771      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3713      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2208665                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            373     11.71%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1312     41.18%     52.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1501     47.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1059808     82.38%     82.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23654      1.84%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       127172      9.89%     94.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        75708      5.88%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1286484                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.521774                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3186                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002477                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4786698                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1590157                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1262684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1289670                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5947                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        29274                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4844                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1016                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         42431                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27979                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1569                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1378343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       139692                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77132                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          156                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23645                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1267372                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       120196                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19112                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              195769                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171791                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             75573                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.514022                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1262788                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1262684                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           747786                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1897408                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512121                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       934902                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1140047                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       239417                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20866                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2166234                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.526281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1704358     78.68%     78.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       219947     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91133      4.21%     93.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        46848      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        34802      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20002      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12385      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10310      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26449      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2166234                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       934902                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1140047                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                182706                       # Number of memory references committed
system.switch_cpus2.commit.loads               110418                       # Number of loads committed
system.switch_cpus2.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            158296                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1030715                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22228                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26449                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3519249                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2801367                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 256933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             934902                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1140047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       934902                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.637280                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.637280                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.379179                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.379179                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5751607                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1727056                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1312446                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          193038                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       157549                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20422                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79274                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           73461                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19184                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          896                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1873012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1142874                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             193038                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        92645                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               234637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63686                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         58564                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           116991                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2208743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.629190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.996516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1974106     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12402      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19699      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           29790      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12357      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           14408      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           15054      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10659      0.48%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120268      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2208743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078293                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463528                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1850148                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        82081                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           233014                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1285                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42214                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31224                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1385960                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42214                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1854792                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          37006                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        31378                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229771                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13579                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1382768                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          517                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2347                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         7016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          826                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1893111                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6446140                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6446140                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1562189                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          330922                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          302                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            40890                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        77246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3804                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14872                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1377903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1285963                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1840                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       210877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       487802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2208743                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.267278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1661552     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       221487     10.03%     85.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       122527      5.55%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        80769      3.66%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73833      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        22818      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16317      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5729      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3711      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2208743                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            363     11.41%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1322     41.56%     52.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1496     47.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1059375     82.38%     82.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23671      1.84%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       126960      9.87%     94.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        75815      5.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1285963                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.521562                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002474                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4785690                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1589145                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1262648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1289144                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5958                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29153                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4882                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1024                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42214                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27220                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1582                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1378205                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139681                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        77246                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          160                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23632                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1267325                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120244                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18638                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              195908                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          171768                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             75664                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.514003                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1262734                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1262648                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           747245                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1897142                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.512106                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.393879                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       935827                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1141211                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       238046                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20791                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2166529                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.526746                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377758                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1704331     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       220000     10.15%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91260      4.21%     93.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        46880      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        34931      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19891      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12337      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10342      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        26557      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2166529                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       935827                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1141211                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                182892                       # Number of memory references committed
system.switch_cpus3.commit.loads               110528                       # Number of loads committed
system.switch_cpus3.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            158465                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1031760                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22253                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        26557                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3519229                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2800736                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 256855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             935827                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1141211                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       935827                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.634673                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.634673                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.379554                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.379554                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5751616                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1726382                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1312441                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          200634                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       164345                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21457                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82665                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           76686                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20391                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          946                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1924464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1147325                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             200634                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97077                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               250927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61441                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         54495                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           120154                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2269526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.618918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.974195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2018599     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           26425      1.16%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30934      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17156      0.76%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19526      0.86%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11071      0.49%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7575      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19940      0.88%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          118300      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2269526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081373                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465333                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1908850                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        70660                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           248866                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1851                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39295                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32570                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1400308                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1876                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39295                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1912098                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13780                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        48294                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           247506                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8549                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1398742                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1946335                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6511791                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6511791                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1632475                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          313855                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24810                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       133934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15789                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1395466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1310897                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       191660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       443860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2269526                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577608                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269894                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1718681     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       221071      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       118773      5.23%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        82138      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        72436      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        37172      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8881      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6016      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4358      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2269526                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            342     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1365     45.09%     56.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1320     43.61%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1098050     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20456      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       120895      9.22%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        71337      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1310897                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.531675                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3027                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4896194                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1587521                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1287323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1313924                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3344                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25912                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39295                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9743                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1010                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1395828                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       133934                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71863                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24252                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1290125                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       113185                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20772                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              184500                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          179477                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             71315                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.523250                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1287398                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1287323                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           766541                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2009636                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.522114                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381433                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       958330                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1175722                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       220104                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21434                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2230231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527175                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1750117     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       222757      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93335      4.18%     92.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        55699      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38758      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25128      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13304      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10362      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20771      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2230231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       958330                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1175722                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                177886                       # Number of memory references committed
system.switch_cpus4.commit.loads               108019                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            168216                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1060017                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23921                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20771                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3605286                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2830956                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 196072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             958330                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1175722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       958330                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.572807                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.572807                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.388681                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.388681                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5818300                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1789887                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1304825                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192529                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       169170                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17639                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       117611                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          114550                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12681                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          593                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1968145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1091008                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192529                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       127231                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               240562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57285                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         26871                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           121219                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2275131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.545225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.813668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2034569     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           33698      1.48%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20144      0.89%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           33153      1.46%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12458      0.55%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           30273      1.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5446      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9980      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           95410      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2275131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078086                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.442492                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1953041                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        42696                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           239885                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          312                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39193                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20471                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1236147                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39193                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1955062                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          22303                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        14503                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           237994                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6072                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1233677                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1084                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1636119                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5616473                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5616473                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1289037                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          347056                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            16329                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       207394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        39156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          389                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8850                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1224859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1134115                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1168                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       244907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       519306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2275131                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.498483                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.124540                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1782522     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       161430      7.10%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       154354      6.78%     92.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        92651      4.07%     96.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        52958      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14167      0.62%     99.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16312      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          411      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          326      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2275131                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2267     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           847     22.24%     81.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          695     18.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       899207     79.29%     79.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9713      0.86%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       186452     16.44%     96.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        38655      3.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1134115                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.459976                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3809                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003359                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4548338                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1469948                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1101795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1137924                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        47491                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1414                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39193                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          16395                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          794                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1225031                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       207394                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        39156                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10408                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18733                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1116529                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       182983                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17586                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              221629                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167513                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             38646                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.452843                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1102277                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1101795                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           663567                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1510947                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.446867                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.439173                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       856735                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       977389                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       247666                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        17365                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2235938                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.437127                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.296804                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1864802     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       150613      6.74%     90.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91449      4.09%     94.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        30101      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        46995      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10246      0.46%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6775      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5941      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        29016      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2235938                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       856735                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        977389                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                197638                       # Number of memory references committed
system.switch_cpus5.commit.loads               159896                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            148655                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           858106                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        29016                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3431977                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2489351                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 190467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             856735                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               977389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       856735                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.877900                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.877900                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347476                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347476                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5161786                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1452480                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1283462                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          193268                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       157779                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20546                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        78460                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           73359                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           19208                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          886                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1872893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1142793                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             193268                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        92567                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               234527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64167                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         59807                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           117041                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2210125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.628873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.996226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1975598     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12320      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19702      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           29586      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12393      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           14537      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           15122      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10518      0.48%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120349      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2210125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078386                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463495                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1849848                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        83521                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           232858                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1316                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42581                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31220                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1385995                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42581                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1854513                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          40635                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        29049                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           229616                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13728                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1382733                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          577                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2384                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         7010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          903                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1892529                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6445404                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6445404                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1558946                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          333549                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          297                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            41330                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       139937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        77144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3827                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14824                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1377789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1284730                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1849                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       212424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       493118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2210125                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581293                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266840                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1663528     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221282     10.01%     85.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122467      5.54%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80574      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73614      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        22802      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16382      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5774      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3702      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2210125                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            370     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1307     41.32%     53.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1486     46.98%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1058422     82.38%     82.38% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23638      1.84%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       126891      9.88%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        75637      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1284730                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.521062                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3163                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002462                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4784594                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1590570                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1261193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1287893                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5985                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29609                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4914                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1024                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42581                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          30753                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1631                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1378086                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       139937                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        77144                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          155                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23823                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1265911                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120197                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        18816                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              195709                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          171650                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             75512                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.513430                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1261287                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1261193                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           746716                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1895240                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.511516                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.393995                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       933971                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1138913                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       240299                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20906                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2167544                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525439                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376472                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1706338     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219550     10.13%     88.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        90942      4.20%     93.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        46883      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        34886      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19807      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12284      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10285      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26569      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2167544                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       933971                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1138913                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182558                       # Number of memory references committed
system.switch_cpus6.commit.loads               110328                       # Number of loads committed
system.switch_cpus6.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            158130                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1029700                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        22206                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26569                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3520187                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2801031                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 255473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             933971                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1138913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       933971                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.639909                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.639909                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.378801                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.378801                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5745175                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1724427                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1312176                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2465598                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          192354                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       169021                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        17628                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       117546                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          114407                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12707                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          597                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1967723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1090353                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             192354                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       127114                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               240434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57295                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         27578                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           121174                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        17135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2275309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.545018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.813651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2034875     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           33734      1.48%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20137      0.89%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33086      1.45%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12328      0.54%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           30295      1.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5387      0.24%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10026      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           95441      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2275309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078015                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.442227                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1952533                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        43494                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           239768                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          296                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39214                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        20461                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1235759                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39214                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1954589                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          22776                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        14803                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           237810                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6113                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1233249                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1016                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1635521                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5615004                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5615004                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1288423                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          347068                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            16525                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       207297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        39137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          357                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8868                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1224460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1133651                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1171                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       245042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       519940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2275309                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.498240                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.124194                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1782772     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       161595      7.10%     85.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       154243      6.78%     92.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        92409      4.06%     96.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        53124      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        14228      0.63%     99.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16192      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          413      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          333      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2275309                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2271     59.51%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           848     22.22%     81.73% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          697     18.27%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       898940     79.30%     79.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9711      0.86%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     80.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       186288     16.43%     96.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        38624      3.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1133651                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.459787                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3816                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003366                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4547598                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1469685                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1101255                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1137467                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1009                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        47548                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1395                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39214                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          16914                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          798                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1224632                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           58                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       207297                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        39137                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        18678                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1115891                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       182683                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17760                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              221300                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          167382                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             38617                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.452584                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1101716                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1101255                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           663324                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1511037                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.446648                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.438986                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       856215                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       976869                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       247790                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        17354                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2236095                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.436864                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.296236                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1865030     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       150663      6.74%     90.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91380      4.09%     94.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        30164      1.35%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        46898      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        10281      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6761      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5953      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28965      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2236095                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       856215                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        976869                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                197482                       # Number of memory references committed
system.switch_cpus7.commit.loads               159740                       # Number of loads committed
system.switch_cpus7.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            148569                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           857672                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28965                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3431789                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2488585                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 190289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             856215                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               976869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       856215                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.879648                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.879648                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347265                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347265                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5158523                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1451950                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1282575                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           172                       # number of misc regfile writes
system.l2.replacements                           2290                       # number of replacements
system.l2.tagsinuse                      32748.233624                       # Cycle average of tags in use
system.l2.total_refs                           770024                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35036                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.978080                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2396.270741                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.282739                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     40.148603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.618336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     62.130399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.547389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    212.613589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.548621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    209.905417                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.617776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     64.597184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.307111                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     92.375718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.547523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    214.215371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.305440                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     94.620103                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2133.061008                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3274.295132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4173.367293                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4160.368172                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3302.510201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4030.890438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4176.732971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4001.356347                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.073128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.006488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.006406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001971                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002819                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.006537                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002888                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.065096                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099924                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127361                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.126964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.100785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.123013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.127464                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.122112                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999397                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          256                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          363                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          539                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          355                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          319                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          539                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          316                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3235                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2115                       # number of Writeback hits
system.l2.Writeback_hits::total                  2115                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          363                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          316                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3238                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          259                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          363                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          539                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          546                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          355                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          319                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          539                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          316                       # number of overall hits
system.l2.overall_hits::total                    3238                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          443                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          168                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          446                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          171                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2134                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 157                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          171                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2291                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           84                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          503                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          496                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          130                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          168                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          495                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          171                       # number of overall misses
system.l2.overall_misses::total                  2291                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4269326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     12785122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2180599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18508136                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1901086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     67437540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1909314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     66924301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2321275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     19648322                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1854906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     25248385                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1853672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     67026282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1954976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     25910061                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       321733303                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      8301340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      7932086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      7373152                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23606578                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4269326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12785122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2180599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18508136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1901086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     75738880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1909314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     74856387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2321275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     19648322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1854906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     25248385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1853672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     74399434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1954976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     25910061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        345339881                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4269326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12785122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2180599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18508136                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1901086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     75738880                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1909314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     74856387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2321275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     19648322                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1854906                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     25248385                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1853672                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     74399434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1954976                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     25910061                       # number of overall miss cycles
system.l2.overall_miss_latency::total       345339881                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5369                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2115                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2115                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               160                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         1042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         1042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          487                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5529                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         1042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         1042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          487                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5529                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.247059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.251546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.453901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.447927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.268041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.344969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.452792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.351129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.397467                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981250                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.244898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.482726                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.476008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.268041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.344969                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.478723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.351129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.414361                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.244898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.482726                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.476008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.268041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.344969                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.478723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.351129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.414361                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158123.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152203.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145373.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151706.032787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 146237.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150530.223214                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 146870.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151070.656885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154751.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151140.938462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 142685.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150288.005952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 142590.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150283.143498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150382.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151520.824561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150765.371603                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 150933.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       149662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 150472.489796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150360.369427                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158123.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152203.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145373.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151706.032787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 146237.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150574.314115                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 146870.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150920.135081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154751.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151140.938462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 142685.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150288.005952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 142590.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150301.886869                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150382.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151520.824561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150737.617198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158123.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152203.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145373.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151706.032787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 146237.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150574.314115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 146870.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150920.135081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154751.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151140.938462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 142685.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150288.005952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 142590.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150301.886869                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150382.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151520.824561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150737.617198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1159                       # number of writebacks
system.l2.writebacks::total                      1159                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2134                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            157                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2291                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2698797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7893974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1308467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11403974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1144441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     41349179                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1151820                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41136487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1447528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     12075817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1100893                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     15461900                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1097261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     41066971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1196742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     15946271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    197480522                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      5098378                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      4845922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4517755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14462055                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2698797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7893974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1308467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11403974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1144441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     46447557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1151820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     45982409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1447528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     12075817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1100893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     15461900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1097261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     45584726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1196742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     15946271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    211942577                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2698797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7893974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1308467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11403974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1144441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     46447557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1151820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     45982409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1447528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     12075817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1100893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     15461900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1097261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     45584726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1196742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     15946271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    211942577                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.251546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.453901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.447927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.268041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.344969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.452792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.351129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.397467                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981250                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.244898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.482726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.476008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.268041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.344969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.478723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.351129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.414361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.244898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.482726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.476008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.268041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.344969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.478723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.351129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.414361                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99955.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93975.880952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87231.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93475.196721                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88033.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92297.274554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88601.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92858.887133                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96501.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92890.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 84684.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92035.119048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 84404.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92078.410314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92057.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93253.046784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92540.075914                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 92697.781818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 91432.490566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 92199.081633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        92115                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99955.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93975.880952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87231.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93475.196721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88033.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92341.067594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88601.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92706.469758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96501.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92890.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 84684.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92035.119048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 84404.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92090.355556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92057.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93253.046784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92510.945875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99955.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93975.880952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87231.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93475.196721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88033.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92341.067594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88601.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92706.469758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96501.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92890.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 84684.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92035.119048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 84404.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92090.355556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92057.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93253.046784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92510.945875                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.105161                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750129921                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.208678                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.105161                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758181                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       121954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         121954                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       121954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          121954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       121954                       # number of overall hits
system.cpu0.icache.overall_hits::total         121954                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6260084                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6260084                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6260084                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6260084                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6260084                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6260084                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       121992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       121992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       121992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       121992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       121992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       121992                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164739.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164739.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164739.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164739.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164739.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164739.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4826912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4826912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4826912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4826912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4826912                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4826912                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166445.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166445.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166445.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166445.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166445.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166445.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893437                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181792.048414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.130803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.869197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96414                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166958                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166958                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166958                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166958                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          842                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          854                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           854                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          854                       # number of overall misses
system.cpu0.dcache.overall_misses::total          854                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     83555352                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     83555352                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     84548435                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     84548435                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     84548435                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     84548435                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167812                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167812                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167812                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008658                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005089                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005089                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005089                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005089                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99234.384798                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99234.384798                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82756.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82756.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99002.851288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99002.851288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99002.851288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99002.851288                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu0.dcache.writebacks::total               75                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          502                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          511                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     30637304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     30637304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208783                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208783                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30846087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30846087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30846087                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30846087                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90109.717647                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90109.717647                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69594.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69594.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89930.282799                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89930.282799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89930.282799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89930.282799                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.617471                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747247500                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503516.096579                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.617471                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023425                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795861                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       120223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         120223                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       120223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          120223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       120223                       # number of overall hits
system.cpu1.icache.overall_hits::total         120223                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2987036                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2987036                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2987036                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2987036                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2987036                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2987036                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       120242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       120242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       120242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120242                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157212.421053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157212.421053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157212.421053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157212.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157212.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157212.421053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2324579                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2324579                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2324579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2324579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2324579                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2324579                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154971.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154971.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154971.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154971.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154971.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154971.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   485                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117749473                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              158906.171390                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   160.173996                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    95.826004                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.625680                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.374320                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82901                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82901                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        69526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         69526                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152427                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152427                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1678                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1746                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1746                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    190990980                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    190990980                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7499105                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7499105                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    198490085                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    198490085                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    198490085                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    198490085                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        69594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       154173                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       154173                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       154173                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       154173                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019839                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000977                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011325                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011325                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113820.607867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113820.607867                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 110280.955882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110280.955882                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113682.752005                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113682.752005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113682.752005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113682.752005                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          184                       # number of writebacks
system.cpu1.dcache.writebacks::total              184                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          485                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     44129796                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     44129796                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     44129796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     44129796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     44129796                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     44129796                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90989.270103                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90989.270103                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90989.270103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90989.270103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90989.270103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90989.270103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.546653                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750409487                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1494839.615538                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.546653                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020107                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803761                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       117037                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         117037                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       117037                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          117037                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       117037                       # number of overall hits
system.cpu2.icache.overall_hits::total         117037                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2324267                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2324267                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2324267                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2324267                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2324267                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2324267                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       117053                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       117053                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       117053                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       117053                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       117053                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       117053                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 145266.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 145266.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 145266.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 145266.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 145266.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 145266.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2009701                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2009701                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2009701                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2009701                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2009701                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2009701                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154592.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154592.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154592.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154592.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154592.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154592.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1042                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125071603                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1298                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              96357.167180                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   183.493352                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    72.506648                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.716771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.283229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        88338                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          88338                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71503                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71503                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          142                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159841                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159841                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159841                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159841                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2315                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2315                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          406                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2721                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2721                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2721                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2721                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    293832839                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    293832839                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     72975640                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     72975640                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    366808479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    366808479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    366808479                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    366808479                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        90653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        90653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       162562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       162562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       162562                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       162562                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025537                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025537                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005646                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005646                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016738                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016738                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016738                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016738                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 126925.632397                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 126925.632397                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 179742.955665                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 179742.955665                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134806.497244                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134806.497244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134806.497244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134806.497244                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu2.dcache.writebacks::total              520                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1328                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1328                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          351                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          351                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1679                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1679                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1679                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1679                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          987                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           55                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1042                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1042                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    109000748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    109000748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8807049                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8807049                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    117807797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    117807797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    117807797                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    117807797                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.010888                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010888                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000765                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000765                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006410                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006410                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006410                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006410                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110436.421479                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110436.421479                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 160128.163636                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 160128.163636                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 113059.306142                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113059.306142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 113059.306142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113059.306142                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               501.547867                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750409426                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1494839.494024                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.547867                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          489                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020109                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.783654                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.803763                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       116976                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         116976                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       116976                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          116976                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       116976                       # number of overall hits
system.cpu3.icache.overall_hits::total         116976                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2267442                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2267442                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2267442                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2267442                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2267442                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2267442                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       116991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       116991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       116991                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       116991                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       116991                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       116991                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000128                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000128                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151162.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151162.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151162.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151162.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151162.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151162.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2035219                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2035219                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2035219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2035219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2035219                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2035219                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156555.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156555.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156555.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156555.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156555.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156555.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  1042                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               125071679                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1298                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              96357.225732                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   183.648229                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    72.351771                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.717376                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.282624                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88337                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71579                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          142                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       159916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          159916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       159916                       # number of overall hits
system.cpu3.dcache.overall_hits::total         159916                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2323                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2323                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2729                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2729                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2729                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2729                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    298695317                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    298695317                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     71919430                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     71919430                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    370614747                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    370614747                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    370614747                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    370614747                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       162645                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       162645                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       162645                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       162645                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.025623                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.025623                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005640                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005640                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016779                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016779                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016779                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016779                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128581.712010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128581.712010                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 177141.453202                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 177141.453202                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135806.063393                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135806.063393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135806.063393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135806.063393                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          525                       # number of writebacks
system.cpu3.dcache.writebacks::total              525                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1334                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1334                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          353                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          353                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1687                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1687                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          989                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          989                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1042                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1042                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1042                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1042                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    109038915                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    109038915                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8474540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8474540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    117513455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    117513455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    117513455                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    117513455                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.010909                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010909                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006407                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006407                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006407                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006407                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110251.683519                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110251.683519                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 159896.981132                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 159896.981132                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 112776.828215                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112776.828215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 112776.828215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112776.828215                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.616892                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747247412                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503515.919517                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.616892                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023425                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795860                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120135                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120135                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120135                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120135                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120135                       # number of overall hits
system.cpu4.icache.overall_hits::total         120135                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3136855                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3136855                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3136855                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3136855                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3136855                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3136855                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120154                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120154                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120154                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120154                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165097.631579                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165097.631579                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165097.631579                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165097.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165097.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165097.631579                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2481112                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2481112                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2481112                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2481112                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2481112                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2481112                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 165407.466667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 165407.466667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 165407.466667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 165407.466667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 165407.466667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 165407.466667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   485                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117749336                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              158905.986505                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.148875                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.851125                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.625582                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.374418                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82826                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82826                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        69464                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         69464                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          160                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       152290                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          152290                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       152290                       # number of overall hits
system.cpu4.dcache.overall_hits::total         152290                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1678                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1746                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1746                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    192108391                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    192108391                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6195001                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6195001                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    198303392                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    198303392                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    198303392                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    198303392                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84504                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84504                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        69532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        69532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       154036                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       154036                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       154036                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       154036                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019857                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019857                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000978                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000978                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011335                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011335                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011335                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011335                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114486.526222                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114486.526222                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 91102.955882                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 91102.955882                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113575.825888                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113575.825888                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113575.825888                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113575.825888                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu4.dcache.writebacks::total              186                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1193                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1261                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1261                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          485                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          485                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     44817688                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     44817688                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     44817688                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     44817688                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     44817688                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     44817688                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003149                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003149                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003149                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003149                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92407.604124                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92407.604124                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92407.604124                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92407.604124                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92407.604124                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92407.604124                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.306375                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643368241                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1193633.100186                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.306375                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019722                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862670                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       121205                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         121205                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       121205                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          121205                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       121205                       # number of overall hits
system.cpu5.icache.overall_hits::total         121205                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2177772                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2177772                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2177772                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2177772                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2177772                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2177772                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       121219                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       121219                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       121219                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       121219                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       121219                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       121219                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000115                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155555.142857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155555.142857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155555.142857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155555.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155555.142857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155555.142857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      1964806                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1964806                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      1964806                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1964806                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      1964806                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1964806                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 151138.923077                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 151138.923077                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 151138.923077                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 151138.923077                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 151138.923077                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 151138.923077                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   487                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150642403                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   743                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              202748.860027                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   144.435001                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   111.564999                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.564199                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.435801                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       164727                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         164727                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        37568                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       202295                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          202295                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       202295                       # number of overall hits
system.cpu5.dcache.overall_hits::total         202295                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1692                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1692                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1692                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1692                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1692                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1692                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    178570038                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    178570038                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    178570038                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    178570038                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    178570038                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    178570038                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       166419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       166419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       203987                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       203987                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       203987                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       203987                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010167                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010167                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008295                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008295                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008295                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008295                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 105537.847518                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 105537.847518                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 105537.847518                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 105537.847518                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 105537.847518                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 105537.847518                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           52                       # number of writebacks
system.cpu5.dcache.writebacks::total               52                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1205                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1205                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1205                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1205                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1205                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1205                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          487                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          487                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          487                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     48192018                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     48192018                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     48192018                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     48192018                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     48192018                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     48192018                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002387                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002387                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002387                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002387                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 98956.915811                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 98956.915811                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 98956.915811                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 98956.915811                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 98956.915811                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 98956.915811                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.546787                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750409476                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494839.593625                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.546787                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020107                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803761                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       117026                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         117026                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       117026                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          117026                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       117026                       # number of overall hits
system.cpu6.icache.overall_hits::total         117026                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2163781                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2163781                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2163781                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2163781                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2163781                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2163781                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       117041                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       117041                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       117041                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       117041                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       117041                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       117041                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 144252.066667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 144252.066667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 144252.066667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 144252.066667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 144252.066667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 144252.066667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      1961790                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1961790                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      1961790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1961790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      1961790                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1961790                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 150906.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 150906.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 150906.923077                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 150906.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 150906.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 150906.923077                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1034                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125071514                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1290                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              96954.662016                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   183.698021                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    72.301979                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.717570                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.282430                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        88272                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          88272                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71480                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71480                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          144                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          142                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       159752                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          159752                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       159752                       # number of overall hits
system.cpu6.dcache.overall_hits::total         159752                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2363                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2363                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          371                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2734                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2734                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2734                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2734                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    301276399                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    301276399                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     66152442                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     66152442                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    367428841                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    367428841                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    367428841                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    367428841                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71851                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71851                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       162486                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       162486                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       162486                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       162486                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026072                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026072                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005163                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005163                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016826                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016826                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016826                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016826                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 127497.418113                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 127497.418113                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 178308.469003                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 178308.469003                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 134392.407096                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 134392.407096                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 134392.407096                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 134392.407096                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          518                       # number of writebacks
system.cpu6.dcache.writebacks::total              518                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1378                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1378                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          322                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          322                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1700                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1700                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1700                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1700                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          985                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           49                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1034                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1034                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1034                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    108511646                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    108511646                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7817239                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7817239                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    116328885                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    116328885                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    116328885                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    116328885                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010868                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010868                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006364                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006364                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006364                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006364                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110164.107614                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 110164.107614                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 159535.489796                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 159535.489796                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 112503.757253                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 112503.757253                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 112503.757253                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 112503.757253                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               538.304702                       # Cycle average of tags in use
system.cpu7.icache.total_refs               643368196                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1193633.016698                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.304702                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019719                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.862668                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       121160                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         121160                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       121160                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          121160                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       121160                       # number of overall hits
system.cpu7.icache.overall_hits::total         121160                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2305545                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2305545                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2305545                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2305545                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2305545                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2305545                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       121174                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       121174                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       121174                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       121174                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       121174                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       121174                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000116                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000116                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 164681.785714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 164681.785714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 164681.785714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 164681.785714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 164681.785714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 164681.785714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2063076                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2063076                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2063076                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2063076                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2063076                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2063076                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158698.153846                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158698.153846                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158698.153846                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158698.153846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158698.153846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158698.153846                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   487                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               150642217                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   743                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              202748.609690                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   144.397899                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   111.602101                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.564054                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.435946                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       164541                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         164541                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        37568                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           86                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           86                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       202109                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          202109                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       202109                       # number of overall hits
system.cpu7.dcache.overall_hits::total         202109                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1696                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1696                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1696                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1696                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1696                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1696                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    181351220                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    181351220                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    181351220                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    181351220                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    181351220                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    181351220                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       166237                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       166237                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       203805                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       203805                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       203805                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       203805                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010202                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010202                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008322                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008322                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008322                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008322                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 106928.785377                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 106928.785377                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 106928.785377                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 106928.785377                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 106928.785377                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 106928.785377                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           55                       # number of writebacks
system.cpu7.dcache.writebacks::total               55                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1209                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1209                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1209                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1209                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1209                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1209                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          487                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          487                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          487                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     48737947                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     48737947                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     48737947                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     48737947                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     48737947                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     48737947                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100077.919918                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100077.919918                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100077.919918                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100077.919918                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100077.919918                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100077.919918                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
