{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:18:33 2018 " "Info: Processing started: Fri Apr 20 19:18:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RippleAdder -c RippleAdder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RippleAdder -c RippleAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fullAdder_architecture " "Info: Found design unit 1: fullAdder-fullAdder_architecture" {  } { { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RippleAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RippleAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleAdder " "Info: Found entity 1: RippleAdder" {  } { { "RippleAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/RippleAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bitAdder " "Info: Found entity 1: 2bitAdder" {  } { { "2bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/2bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitadder " "Info: Found entity 1: 4bitadder" {  } { { "4bitadder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/4bitadder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Info: Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitAdder " "Info: Found entity 1: 32bitAdder" {  } { { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux F:/CS/vhdl coursework/ripple adder/mux.vhd " "Warning: Entity \"mux\" obtained from \"F:/CS/vhdl coursework/ripple adder/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_architecture " "Info: Found design unit 1: mux-mux_architecture" {  } { { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitCSA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32bitCSA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitCSA " "Info: Found entity 1: 32bitCSA" {  } { { "32bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitCSA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitCSA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitCSA " "Info: Found entity 1: 8bitCSA" {  } { { "8bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 8bitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit-mux8bit_architecture " "Info: Found design unit 1: mux8bit-mux8bit_architecture" {  } { { "8bitmux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/8bitmux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit " "Info: Found entity 1: mux8bit" {  } { { "8bitmux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/8bitmux.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "32bitCSA " "Info: Elaborating entity \"32bitCSA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder 8bitAdder:inst " "Info: Elaborating entity \"8bitAdder\" for hierarchy \"8bitAdder:inst\"" {  } { { "32bitCSA.bdf" "inst" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { { 208 320 448 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitadder 8bitAdder:inst\|4bitadder:inst5 " "Info: Elaborating entity \"4bitadder\" for hierarchy \"8bitAdder:inst\|4bitadder:inst5\"" {  } { { "8bitAdder.bdf" "inst5" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitAdder.bdf" { { 184 488 616 280 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bitAdder 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6 " "Info: Elaborating entity \"2bitAdder\" for hierarchy \"8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\"" {  } { { "4bitadder.bdf" "inst6" { Schematic "F:/CS/vhdl coursework/ripple adder/4bitadder.bdf" { { 192 440 568 288 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1 " "Info: Elaborating entity \"fullAdder\" for hierarchy \"8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\"" {  } { { "2bitAdder.bdf" "inst1" { Schematic "F:/CS/vhdl coursework/ripple adder/2bitAdder.bdf" { { 240 464 560 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitCSA 8bitCSA:inst8 " "Info: Elaborating entity \"8bitCSA\" for hierarchy \"8bitCSA:inst8\"" {  } { { "32bitCSA.bdf" "inst8" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { { 144 920 1048 240 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux 8bitCSA:inst8\|mux:inst13 " "Info: Elaborating entity \"mux\" for hierarchy \"8bitCSA:inst8\|mux:inst13\"" {  } { { "8bitCSA.bdf" "inst13" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitCSA.bdf" { { 288 544 640 384 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bit 8bitCSA:inst8\|mux8bit:inst12 " "Info: Elaborating entity \"mux8bit\" for hierarchy \"8bitCSA:inst8\|mux8bit:inst12\"" {  } { { "8bitCSA.bdf" "inst12" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitCSA.bdf" { { 136 536 656 232 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Info: Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Info: Implemented 110 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:18:47 2018 " "Info: Processing ended: Fri Apr 20 19:18:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
