

================================================================
== Vivado HLS Report for 'subconv_1x1_16_p'
================================================================
* Date:           Sat Dec 15 03:40:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1063729|  1063729|  1063729|  1063729|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1063728|  1063728|     44322|          -|          -|    24|    no    |
        | + Loop 1.1          |    44320|    44320|      2770|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     2768|     2768|       173|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      168|      168|         7|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:55
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_12, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_12 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:3  %co_12 = add i5 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:4  br i1 %exitcond4, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_217 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:3  %tmp_217 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:4  %p_shl3_cast = zext i8 %tmp_217 to i11

ST_2: tmp_218 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:5  %tmp_218 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_219 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:6  %tmp_219 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:7  %p_shl_cast = zext i9 %tmp_219 to i10

ST_2: tmp_220 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:8  %tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader61.preheader:9  %p_shl1_cast = zext i6 %tmp_220 to i10

ST_2: tmp_221 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader61.preheader:10  %tmp_221 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader61.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_33 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61.preheader:12  br label %.preheader61

ST_2: StgValue_34 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:67
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader61:0  %h = phi i5 [ %h_12, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond5 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_68 (29)  [1/1] 0.00ns
.preheader61:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_38 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61:3  br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:0  %tmp_cast = zext i5 %h to i10

ST_3: tmp_222 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:1  %tmp_222 = add i10 %tmp_cast, %tmp_221

ST_3: p_shl4_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:2  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_222, i4 0)

ST_3: tmp_223 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:3  %tmp_223 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_222, i1 false)

ST_3: p_shl5_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:4  %p_shl5_cast = zext i11 %tmp_223 to i14

ST_3: tmp_224 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:5  %tmp_224 = add i14 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_46 (143)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_12, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond6 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_69 (42)  [1/1] 0.00ns
.preheader:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_50 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader:3  br i1 %exitcond6, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_164_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_164_cast = zext i5 %w to i14

ST_4: tmp_225 (46)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_225 = add i14 %tmp_224, %tmp_164_cast

ST_4: tmp_252_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_252_cast = zext i14 %tmp_225 to i64

ST_4: output_V_addr (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_252_cast

ST_4: StgValue_55 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:59
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_12 (140)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:56
:0  %h_12 = add i5 %h, 1

ST_4: StgValue_57 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:56
:1  br label %.preheader61


 <State 5>: 7.57ns
ST_5: p_Val2_s (51)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (52)  [1/1] 0.00ns
:1  %ci = phi i5 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_6, %_ifconv ]

ST_5: exitcond (53)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:59
:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_70 (54)  [1/1] 0.00ns
:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_6 (55)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:59
:4  %ci_6 = add i5 %ci, 1

ST_5: StgValue_63 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_169_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:0  %tmp_169_cast = zext i5 %ci to i11

ST_5: tmp_226 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:1  %tmp_226 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

ST_5: p_shl8_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:2  %p_shl8_cast = zext i9 %tmp_226 to i10

ST_5: tmp_227 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:3  %tmp_227 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_5: p_shl9_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:4  %p_shl9_cast = zext i6 %tmp_227 to i10

ST_5: tmp_229 (63)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:5  %tmp_229 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_230 (64)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:6  %tmp_230 = add i10 %tmp_cast, %tmp_229

ST_5: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:7  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_230, i4 0)

ST_5: tmp_231 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:8  %tmp_231 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_230, i1 false)

ST_5: p_shl7_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:9  %p_shl7_cast = zext i11 %tmp_231 to i14

ST_5: tmp_232 (68)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:10  %tmp_232 = add i14 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_233 (69)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:11  %tmp_233 = add i14 %tmp_164_cast, %tmp_232

ST_5: tmp_234 (72)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:14  %tmp_234 = add i11 %tmp_169_cast, %tmp_218

ST_5: tmp_261_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:15  %tmp_261_cast = sext i11 %tmp_234 to i64

ST_5: weight_V_addr (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:16  %weight_V_addr = getelementptr [576 x i8]* %weight_V, i64 0, i64 %tmp_261_cast

ST_5: weight_V_load (75)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_79 (118)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

ST_5: w_12 (137)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:57
_ifconv1:20  %w_12 = add i5 1, %w


 <State 6>: 3.25ns
ST_6: tmp_260_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:12  %tmp_260_cast = zext i14 %tmp_233 to i64

ST_6: input_V_addr (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:13  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_260_cast

ST_6: weight_V_load (75)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (77)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1


 <State 7>: 3.25ns
ST_7: input_V_load (77)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:20  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_82 (79)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:21  %p_Val2_82 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_236 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:27  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_170 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:22  %tmp_170 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_224_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:23  %tmp_224_cast = sext i14 %tmp_170 to i16

ST_9: p_Val2_83 (82)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:24  %p_Val2_83 = add i16 %tmp_224_cast, %p_Val2_82

ST_9: signbit (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 15)

ST_9: p_Val2_84 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:26  %p_Val2_84 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_83, i32 6, i32 13)

ST_9: tmp_171 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:28  %tmp_171 = zext i1 %tmp_236 to i8

ST_9: tmp_237 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node carry)
_ifconv:29  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 13)

ST_9: p_Val2_85 (88)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:30  %p_Val2_85 = add i8 %p_Val2_84, %tmp_171

ST_9: newsignbit (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85, i32 7)

ST_9: tmp_172 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node carry)
_ifconv:32  %tmp_172 = xor i1 %newsignbit, true

ST_9: carry (91)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:33  %carry = and i1 %tmp_237, %tmp_172

ST_9: tmp_174 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:35  %tmp_174 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_83, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_239 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 14)

ST_10: Range1_all_ones (94)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_174, -1

ST_10: Range1_all_zeros (95)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_174, 0

ST_10: deleted_zeros (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_173 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:39  %tmp_173 = xor i1 %tmp_239, true

ST_10: p_41_i_i (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_173

ST_10: deleted_ones (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (100)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i3 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_175 (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:45  %tmp_175 = xor i1 %signbit, true

ST_10: overflow (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:46  %overflow = and i1 %brmerge_i_i3, %tmp_175

ST_10: brmerge40_demorgan_i (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node underflow)
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:50  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_175

ST_11: underflow_not (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_90_mux (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:54  %p_Val2_90_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_85

ST_11: p_Val2_s_71 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:55  %p_Val2_s_71 = select i1 %underflow, i8 -128, i8 %p_Val2_85

ST_11: sum_V (114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_90_mux, i8 %p_Val2_s_71

ST_11: StgValue_125 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:57  br label %1


 <State 12>: 4.64ns
ST_12: tmp_165 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:0  %tmp_165 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_79 (118)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

ST_12: tmp_166 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:2  %tmp_166 = sext i8 %p_Val2_79 to i9

ST_12: p_Val2_80 (120)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:3  %p_Val2_80 = add i9 %tmp_166, %tmp_165

ST_12: isneg (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_80, i32 8)

ST_12: result_V (122)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:5  %result_V = add i8 %p_Val2_79, %p_Val2_s

ST_12: newsignbit_12 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:6  %newsignbit_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_167 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_167 = xor i1 %newsignbit_12, true

ST_13: underflow_12 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_12 = and i1 %isneg, %tmp_167

ST_13: brmerge_i_i (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_12

ST_13: isneg_not (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_12, %isneg_not

ST_13: result_V_mux (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:62 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_12, i8 -128, i8 %result_V

ST_13: result_1 (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:62 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_228 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:15  %tmp_228 = trunc i8 %result_1 to i7

ST_13: tmp_168 (133)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:16  %tmp_168 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:17  %p_s = select i1 %tmp_168, i7 %tmp_228, i7 0

ST_14: p_cast (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_145 (136)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:19  store i8 %p_cast, i8* %output_V_addr, align 1

ST_14: StgValue_146 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:55) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:55) [7]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:55) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:56) [27]  (0 ns)
	'add' operation ('tmp_222', acceleartor_hls_padding/components.cpp:63) [33]  (2.32 ns)
	'add' operation ('tmp_224', acceleartor_hls_padding/components.cpp:63) [37]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:57) [40]  (0 ns)
	'icmp' operation ('exitcond6', acceleartor_hls_padding/components.cpp:57) [41]  (3.31 ns)

 <State 5>: 7.57ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:59) [52]  (0 ns)
	'add' operation ('tmp_229', acceleartor_hls_padding/components.cpp:60) [63]  (1.86 ns)
	'add' operation ('tmp_230', acceleartor_hls_padding/components.cpp:60) [64]  (1.86 ns)
	'add' operation ('tmp_232', acceleartor_hls_padding/components.cpp:60) [68]  (1.92 ns)
	'add' operation ('tmp_233', acceleartor_hls_padding/components.cpp:60) [69]  (1.92 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:60) [71]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:60) on array 'input_V' [77]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:60) on array 'input_V' [77]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:60) [79]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:60) [82]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:60) [88]  (2.32 ns)
	'xor' operation ('tmp_172', acceleartor_hls_padding/components.cpp:60) [90]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:60) [91]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:60) [94]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:60) [100]  (2.07 ns)
	'or' operation ('tmp2_demorgan', acceleartor_hls_padding/components.cpp:60) [106]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:60) [107]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:60) [108]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:60) [109]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_90_mux', acceleartor_hls_padding/components.cpp:60) [112]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:60) [114]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:62) on array 'bias_V' [118]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:62) [120]  (2.32 ns)

 <State 13>: 7.05ns
The critical path consists of the following:
	'xor' operation ('tmp_167', acceleartor_hls_padding/components.cpp:62) [124]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:62) [125]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:62) [130]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:62) [131]  (2.07 ns)
	'icmp' operation ('tmp_168', acceleartor_hls_padding/components.cpp:63) [133]  (2.91 ns)

 <State 14>: 5.32ns
The critical path consists of the following:
	'select' operation ('p_s', acceleartor_hls_padding/components.cpp:63) [134]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:63) of variable 'p_cast', acceleartor_hls_padding/components.cpp:63 on array 'output_V' [136]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
