m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/workary/xiaobo/per/simulation/modelsim
vclk_gen
Z1 !s110 1617263256
!i10b 1
!s100 Cn9ANBfKLE^>Blji0oA[]2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Icin`AMS4_ljGGP1aOfYTd3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1617263160
8C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v
FC:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v
!i122 8
L0 2 23
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1617263256.000000
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v|C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/stl
Z8 tCvgOpt 0
vfifo_64_fe
Z9 !s110 1617263255
!i10b 1
!s100 EU1<oU_lG?:<E2^992ziT1
R2
IOob84k42E6I5fYW8;==D^0
R3
R0
w1617166243
8C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v
FC:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v
!i122 3
L0 40 52
R4
r1
!s85 0
31
Z10 !s108 1617263255.000000
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v|
!i113 1
R6
R7
R8
vfifoip
R9
!i10b 1
!s100 AQ<hLYmQDX1zE2;E0;jn>1
R2
IQOM[I41I_V1ZczkaF3hl72
R3
R0
w1617111905
8C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v
FC:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v
!i122 1
L0 40 50
R4
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v|
!i113 1
R6
R7
R8
vout_fifo
R1
!i10b 1
!s100 QKlLWUHzN3UVGz]DDDlYb3
R2
IR>^F`BK`?Z?9TGZFLG5Ub2
R3
R0
w1617176456
8C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v
FC:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v
!i122 9
L0 2 38
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v|C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v|
!i113 1
R6
R7
R8
vpllip
R9
!i10b 1
!s100 3TYlPI6aFn]:h9_0F;Q]e1
R2
IBo3BecgEjLHUO3:2N<;X[1
R3
R0
w1617113187
8C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v
FC:/intelFPGA_lite/workary/xiaobo/stl/pllip.v
!i122 2
L0 40 124
R4
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v|
!i113 1
R6
R7
R8
vpllip_altpll
R1
!i10b 1
!s100 hWS]WjWnafUma9hc[?<B]3
R2
I35=7iJ_L<giMK6c=Z73SD2
R3
R0
w1617171175
8C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v
FC:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v
!i122 5
L0 31 79
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/per/db|C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/per/db
R8
vram_control
R1
!i10b 1
!s100 gP7m]:IEZfS2o=ioe:F]?0
R2
IgfVJ;;UNjJ3X5HW]OB2L41
R3
R0
w1617175902
8C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v
FC:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v
!i122 6
L0 5 111
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v|C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v|
!i113 1
R6
R7
R8
vramip
R9
!i10b 1
!s100 _MgIZ`A>9kNJeQ792c0]_2
R2
I2a4M1YbB06PE<]UW0a?7V2
R3
R0
w1617106937
8C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v
FC:/intelFPGA_lite/workary/xiaobo/stl/ramip.v
!i122 0
L0 40 73
R4
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v|
!i113 1
R6
R7
R8
vsirv_gnrl_dffl
R1
!i10b 1
!s100 h6SM`MQ8MoGFOm4[DL;AX1
R2
I8jXg9k9:bjZB49TP7U^XE0
R3
R0
Z11 w1617177606
Z12 8C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v
Z13 FC:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v
!i122 4
L0 72 24
R4
r1
!s85 0
31
R5
Z14 !s107 C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v|
Z15 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/gen|C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v|
!i113 1
R6
Z16 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/gen
R8
vsirv_gnrl_dfflr
R1
!i10b 1
!s100 ::ko<JlYknliXRO^LBa<f2
R2
Ikg<_EUME?YWOFdR]=0Wd:1
R3
R0
R11
R12
R13
!i122 4
L0 37 28
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R16
R8
vsirv_gnrl_dfflrs
R1
!i10b 1
!s100 ba3gIK:84T2;naWn53I7;2
R2
Ig[0U[?hNW4E@^?8E@4HB[2
R3
R0
R11
R12
R13
!i122 4
L0 2 27
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R16
R8
vsirv_gnrl_dffr
R1
!i10b 1
!s100 7W_`dG?zUO:cam:LeWA_H2
R2
IEhgTAeOF9dadMclVB2@dI2
R3
R0
R11
R12
R13
!i122 4
L0 136 24
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R16
R8
vsirv_gnrl_dffrs
R1
!i10b 1
!s100 aR1o^:4iCXY@3g?S<U2ah3
R2
ITN7=NDgm_MNbJJ8hfKJ[62
R3
R0
R11
R12
R13
!i122 4
L0 104 24
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R16
R8
vsirv_gnrl_ltch
R1
!i10b 1
!s100 4TVh<c3m36b99XlZ_Hn5:1
R2
IjaD>23GWN4]`oH@E3SSDF1
R3
R0
R11
R12
R13
!i122 4
L0 167 25
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R16
R8
vtestbench
R1
!i10b 1
!s100 jg>JeeZ1SnZ93ES1YPI?E1
R2
IF0V>NnD6K0Rh47LRmXG6A2
R3
R0
w1617179400
8C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v
FC:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v
!i122 10
L0 3 51
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/per/../sim|C:/intelFPGA_lite/workary/xiaobo/per/../sim/testbench.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/xiaobo/per/../sim
R8
vtop_xiaobo
R1
!i10b 1
!s100 Oa9ea]:?]YBo[j]TDRd]I0
R2
I^2nP`cP_8S5ETl]dbl<`E1
R3
R0
w1617263243
8C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v
FC:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v
!i122 7
L0 2 84
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v|C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/workary/xiaobo/stl|C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v|
!i113 1
R6
R7
R8
