{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436564685807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436564685807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 18:44:45 2015 " "Processing started: Fri Jul 10 18:44:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436564685807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436564685807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsPipe_line -c mipsPipe_line " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsPipe_line -c mipsPipe_line" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436564685807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436564686507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41/mux41_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41/mux41_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_MIPS-behavioral " "Found design unit 1: mux41_MIPS-behavioral" {  } { { "Mux41/mux41_MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41_MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687097 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_MIPS " "Found entity 1: mux41_MIPS" {  } { { "Mux41/mux41_MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file textmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmips-SYN " "Found design unit 1: textmips-SYN" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""} { "Info" "ISGN_ENTITY_NAME" "1 textMIPS " "Found entity 1: textMIPS" {  } { { "textMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamips-SYN " "Found design unit 1: datamips-SYN" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMIPS " "Found entity 1: dataMIPS" {  } { { "dataMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipspipe_line.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipspipe_line.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsPipe_line-mipsPipe_line_op " "Found design unit 1: mipsPipe_line-mipsPipe_line_op" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsPipe_line " "Found entity 1: mipsPipe_line" {  } { { "mipsPipe_line.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips/ulamips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ulamips/ulamips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-behavioral " "Found design unit 1: ulaMIPS-behavioral" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "UlaMIPS/ulaMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagewb/stagewb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagewb/stagewb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageWB-behavioral " "Found design unit 1: stageWB-behavioral" {  } { { "stageWB/stageWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageWB " "Found entity 1: stageWB" {  } { { "stageWB/stageWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagemem/stagemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagemem/stagemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageMEM-behavioral " "Found design unit 1: stageMEM-behavioral" {  } { { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageMEM " "Found entity 1: stageMEM" {  } { { "stageMEM/stageMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagef/stagef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagef/stagef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageF-behavioral " "Found design unit 1: stageF-behavioral" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687770 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageF " "Found entity 1: stageF" {  } { { "stageF/stageF.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageex/stageex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageex/stageex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageEX-behavioral " "Found design unit 1: stageEX-behavioral" {  } { { "stageEX/stageEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687780 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageEX " "Found entity 1: stageEX" {  } { { "stageEX/stageEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageex/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageex/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavioral " "Found design unit 1: mux21-behavioral" {  } { { "stageEX/mux21.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "stageEX/mux21.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staged/staged.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staged/staged.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageD-behavioral " "Found design unit 1: stageD-behavioral" {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageD " "Found entity 1: stageD" {  } { { "stageD/stageD.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Somador " "Found design unit 1: somador-Somador" {  } { { "Somador/somador.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Somador/somador.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb/regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb/regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMEMWB-behavioral " "Found design unit 1: regMEMWB-behavioral" {  } { { "regMEMWB/regMEMWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMEMWB " "Found entity 1: regMEMWB" {  } { { "regMEMWB/regMEMWB.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid/regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid/regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-reg_ifid " "Found design unit 1: RegIFID-reg_ifid" {  } { { "RegIFID/RegIFID.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687810 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID/RegIFID.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex/regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex/regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-reg_idex " "Found design unit 1: RegIDEX-reg_idex" {  } { { "RegIDEX/RegIDEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX/RegIDEX.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem/regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem/regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEXMEM-behavioral " "Found design unit 1: regEXMEM-behavioral" {  } { { "regEXMEM/regEXMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEXMEM " "Found entity 1: regEXMEM" {  } { { "regEXMEM/regEXMEM.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-PC_Op " "Found design unit 1: pc-PC_Op" {  } { { "PC/pc.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21/mux21mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21/mux21mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21MIPS-behavioral " "Found design unit 1: mux21MIPS-behavioral" {  } { { "Mux21/mux21MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21MIPS " "Found entity 1: mux21MIPS" {  } { { "Mux21/mux21MIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemips/controlemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlemips/controlemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleMIPS-controleMIPS_op " "Found design unit 1: controleMIPS-controleMIPS_op" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleMIPS " "Found entity 1: controleMIPS" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564687830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips/bregmips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bregmips/bregmips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavioral " "Found design unit 1: bregMIPS-behavioral" {  } { { "bregMIPS/bregMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564688160 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS/bregMIPS.vhdl" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436564688160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436564688160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controleMIPS " "Elaborating entity \"controleMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436564690427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(140) " "VHDL Process Statement warning at controleMIPS.vhd(140): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(141) " "VHDL Process Statement warning at controleMIPS.vhd(141): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(141) " "VHDL Process Statement warning at controleMIPS.vhd(141): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(142) " "VHDL Process Statement warning at controleMIPS.vhd(142): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equalD controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"equalD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchEQDsig controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"BranchEQDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BranchNEDsig controleMIPS.vhd(143) " "VHDL Process Statement warning at controleMIPS.vhd(143): signal \"BranchNEDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpDsig controleMIPS.vhd(144) " "VHDL Process Statement warning at controleMIPS.vhd(144): signal \"JumpDsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDstD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"RegDstD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWriteD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"RegWriteD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoRegD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"MemtoRegD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWriteD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"MemWriteD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"ALUsrcD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BranchEQDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"BranchEQDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BranchNEDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"BranchNEDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpDsig controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"JumpDsig\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControlD controleMIPS.vhd(37) " "VHDL Process Statement warning at controleMIPS.vhd(37): inferring latch(es) for signal or variable \"ALUControlD\", which holds its previous value in one or more paths through the process" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[0\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[1\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[2\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controleMIPS.vhd(37) " "Inferred latch for \"ALUControlD\[3\]\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpDsig controleMIPS.vhd(37) " "Inferred latch for \"JumpDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchNEDsig controleMIPS.vhd(37) " "Inferred latch for \"BranchNEDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchEQDsig controleMIPS.vhd(37) " "Inferred latch for \"BranchEQDsig\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcD controleMIPS.vhd(37) " "Inferred latch for \"ALUsrcD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controleMIPS.vhd(37) " "Inferred latch for \"MemWriteD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controleMIPS.vhd(37) " "Inferred latch for \"MemtoRegD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controleMIPS.vhd(37) " "Inferred latch for \"RegWriteD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDstD controleMIPS.vhd(37) " "Inferred latch for \"RegDstD\" at controleMIPS.vhd(37)" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436564690587 "|controleMIPS"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegWriteD\$latch " "Latch RegWriteD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoRegD\$latch " "Latch MemtoRegD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[0\]\$latch " "Latch ALUControlD\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[4\] " "Ports D and ENA on the latch are fed by the same signal Funct\[4\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[1\]\$latch " "Latch ALUControlD\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[2\]\$latch " "Latch ALUControlD\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[1\] " "Ports D and ENA on the latch are fed by the same signal Op\[1\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControlD\[3\]\$latch " "Latch ALUControlD\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[4\] " "Ports D and ENA on the latch are fed by the same signal Funct\[4\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUsrcD\$latch " "Latch ALUsrcD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDstD\$latch " "Latch RegDstD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[1\] " "Ports D and ENA on the latch are fed by the same signal Op\[1\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BranchNEDsig " "Latch BranchNEDsig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BranchEQDsig " "Latch BranchEQDsig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436564693357 ""}  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436564693357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWriteD GND " "Pin \"MemWriteD\" is stuck at GND" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436564693437 "|controleMIPS|MemWriteD"} { "Warning" "WMLS_MLS_STUCK_PIN" "JumpD GND " "Pin \"JumpD\" is stuck at GND" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436564693437 "|controleMIPS|JumpD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCsrcD\[1\] GND " "Pin \"PCsrcD\[1\]\" is stuck at GND" {  } { { "controleMIPS/controleMIPS.vhd" "" { Text "C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436564693437 "|controleMIPS|PCsrcD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1436564693437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436564695135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436564695135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436564696016 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436564696016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436564696016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436564696016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436564696036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 18:44:56 2015 " "Processing ended: Fri Jul 10 18:44:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436564696036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436564696036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436564696036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436564696036 ""}
