Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date             : Wed Mar 12 08:40:33 2014
| Host             : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command          : report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb
| Design           : zynq_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.495 |
| Dynamic (W)              | 1.349 |
| Device Static (W)        | 0.145 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.8  |
| Junction Temperature (C) | 42.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        1 |       --- |             --- |
| Slice Logic             |    <0.001 |     4585 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     2036 |     53200 |            3.83 |
|   Register              |    <0.001 |     1607 |    106400 |            1.51 |
|   CARRY4                |    <0.001 |       60 |     13300 |            0.45 |
|   F7/F8 Muxes           |    <0.001 |      221 |     53200 |            0.42 |
|   LUT as Shift Register |    <0.001 |       71 |     17400 |            0.41 |
|   Others                |     0.000 |      194 |       --- |             --- |
| Signals                 |     0.001 |     3461 |       --- |             --- |
| DSPs                    |    <0.001 |       12 |       220 |            5.45 |
| PS7                     |     1.343 |        1 |       --- |             --- |
| Static Power            |     0.145 |          |           |                 |
| Total                   |     1.495 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.006 |      0.014 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.419 |       0.391 |      0.028 |
| Vccpaux   |       1.800 |     0.067 |       0.057 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------+-----------------+
| Clock      | Domain                                                       | Constraint (ns) |
+------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0 | zynq_system_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                      | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| zynq_system_wrapper                                                                                                                                       |     1.349 |
|   zynq_system_i                                                                                                                                           |     1.349 |
|     proc_sys_reset                                                                                                                                        |    <0.001 |
|       U0                                                                                                                                                  |    <0.001 |
|     processing_system7_0                                                                                                                                  |     1.343 |
|       U0                                                                                                                                                  |     1.343 |
|     processing_system7_0_axi_periph                                                                                                                       |     0.002 |
|       s00_couplers/auto_pc                                                                                                                                |     0.002 |
|     vivado_activity_thread_0                                                                                                                              |     0.004 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1/vivado_activity_thread_ap_faddfsub_3_full_dsp_u/U0/i_synth |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/vivado_activity_thread_ap_fcmp_1_no_dsp_u/U0/i_synth                     |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U4/vivado_activity_thread_ap_fexp_7_full_dsp_u/U0/i_synth         |    <0.001 |
|         EXP_OP.OP/i_calculate_e2A                                                                                                                         |    <0.001 |
|         EXP_OP.OP/i_calculate_e2zmzm1                                                                                                                     |    <0.001 |
|       inst/vivado_activity_thread_U/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u/U0/i_synth           |     0.002 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


