Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 11 07:32:15 2021
| Host         : DarkstarXII running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HoloRiscV_control_sets_placed.rpt
| Design       : HoloRiscV
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             430 |          130 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1043 |          578 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------+-------------------------+------------------+----------------+--------------+
| Clock Signal |            Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------+-------------------------+------------------+----------------+--------------+
|  ja_sck_OBUF | dump/tx_i_1_n_0                     |                         |                1 |              1 |         1.00 |
|  ja_sck_OBUF | dump/bit                            |                         |                1 |              1 |         1.00 |
| ~core_clk    | core_dec/rd[4]_i_1_n_0              |                         |                1 |              5 |         5.00 |
| ~core_clk    | core_dec/rs2[4]_i_1_n_0             |                         |                1 |              5 |         5.00 |
|  ja_sck_OBUF | dump/bit                            | dump/bit[5]_i_1_n_0     |                1 |              5 |         5.00 |
|  ja_sck_OBUF |                                     |                         |                3 |              6 |         2.00 |
|  ja_sck_OBUF | dump/pause                          | dump/pause[6]_i_1_n_0   |                2 |              6 |         3.00 |
| ~core_clk    | core_dec/f7[6]_i_1_n_0              |                         |                1 |              7 |         7.00 |
| ~core_clk    | core_dec/opcode[6]_i_1_n_0          |                         |                1 |              7 |         7.00 |
|  core_clk    | core_dec/cycle_reg[0]               | core_dec/cycle_reg[0]_1 |                2 |              8 |         4.00 |
| ~core_clk    |                                     |                         |                3 |              8 |         2.67 |
| ~core_clk    | core_dec/f3[2]_i_1_n_0              |                         |                2 |              8 |         4.00 |
|  ja_sck_OBUF | dump/send                           | dump/send[42]_i_1_n_0   |                1 |              8 |         8.00 |
| ~core_clk    | core_dec/imm[20]_i_1_n_0            |                         |                2 |              9 |         4.50 |
| ~core_clk    | core_dec/imm[31]_i_1_n_0            |                         |                4 |             11 |         2.75 |
| ~core_clk    | core_dec/imm[11]_i_1_n_0            |                         |                2 |             11 |         5.50 |
|  core_clk    |                                     |                         |               11 |             18 |         1.64 |
| ~core_clk    | core_dec/extended[20]_i_1_n_0       |                         |                7 |             21 |         3.00 |
|  core_clk    | core_dec/cycle_reg[1]               | core_dec/cycle_reg[1]_1 |                4 |             24 |         6.00 |
|  core_clk    | core_dec/cycle_reg[0]               |                         |                7 |             24 |         3.43 |
|  core_clk    | core_dec/execute_active_reg         |                         |               12 |             31 |         2.58 |
|  core_clk    | core_dec/rd_reg[0]_7[0]             | p_0_in                  |               22 |             32 |         1.45 |
|  core_clk    | core_dec/rd_reg[0]_9[0]             | p_0_in                  |               19 |             32 |         1.68 |
|  core_clk    | core_dec/rd_reg[3]_0[0]             | p_0_in                  |               22 |             32 |         1.45 |
|  core_clk    | core_dec/rd_reg[0]_12[0]            | p_0_in                  |               12 |             32 |         2.67 |
|  core_clk    | core_dec/writeback_active_reg_0[0]  | p_0_in                  |               16 |             32 |         2.00 |
|  core_clk    | core_dec/writeback_active_reg_5[0]  | p_0_in                  |               23 |             32 |         1.39 |
|  core_clk    | core_dec/writeback_active_reg_3[0]  | p_0_in                  |               13 |             32 |         2.46 |
|  core_clk    | core_dec/writeback_active_reg_1[0]  | p_0_in                  |               17 |             32 |         1.88 |
|  core_clk    | core_dec/writeback_active_reg_6[0]  | p_0_in                  |               20 |             32 |         1.60 |
|  core_clk    | core_dec/execute_active_reg_0[0]    |                         |                8 |             32 |         4.00 |
|  core_clk    | core_dec/writeback_active_reg_8[0]  | p_0_in                  |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[3]_2[0]             | p_0_in                  |               13 |             32 |         2.46 |
|  core_clk    | core_dec/writeback_active_reg[0]    | p_0_in                  |               19 |             32 |         1.68 |
|  core_clk    | core_dec/writeback_active_reg_10[0] | p_0_in                  |               17 |             32 |         1.88 |
|  core_clk    | core_dec/writeback_active_reg_2[0]  | p_0_in                  |               19 |             32 |         1.68 |
|  core_clk    | core_dec/rd_reg[3]_1[0]             | p_0_in                  |               20 |             32 |         1.60 |
|  core_clk    | core_dec/writeback_active_reg_4[0]  | p_0_in                  |               15 |             32 |         2.13 |
|  core_clk    | core_dec/writeback_active_reg_7[0]  | p_0_in                  |               19 |             32 |         1.68 |
|  core_clk    | dump/E[0]                           |                         |               13 |             32 |         2.46 |
|  core_clk    | fetch_active9_out                   |                         |                5 |             32 |         6.40 |
|  core_clk    | pc[31]_i_1_n_0                      |                         |                9 |             32 |         3.56 |
|  core_clk    | core_dec/memory_active_reg          |                         |                9 |             32 |         3.56 |
|  core_clk    | core_dec/E[0]                       |                         |               18 |             32 |         1.78 |
|  core_clk    | core_dec/rd_reg[0]_1[0]             | p_0_in                  |               15 |             32 |         2.13 |
|  core_clk    | core_dec/rd_reg[0]_8[0]             | p_0_in                  |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[0]_11[0]            | p_0_in                  |               15 |             32 |         2.13 |
|  core_clk    | core_dec/rd_reg[0]_14[0]            | p_0_in                  |               19 |             32 |         1.68 |
|  core_clk    | core_dec/rd_reg[0]_10[0]            | p_0_in                  |               20 |             32 |         1.60 |
|  core_clk    | core_dec/rd_reg[0]_15[0]            | p_0_in                  |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[0]_2[0]             | p_0_in                  |               29 |             32 |         1.10 |
|  core_clk    | core_dec/writeback_active_reg_9[0]  | p_0_in                  |               16 |             32 |         2.00 |
|  core_clk    | core_dec/rd_reg[0]_0[0]             | p_0_in                  |               17 |             32 |         1.88 |
|  core_clk    | core_dec/rd_reg[0]_3[0]             | p_0_in                  |               14 |             32 |         2.29 |
|  core_clk    | core_dec/rd_reg[0]_4[0]             | p_0_in                  |               23 |             32 |         1.39 |
|  core_clk    | core_dec/rd_reg[0]_5[0]             | p_0_in                  |               21 |             32 |         1.52 |
|  core_clk    | core_dec/rd_reg[0]_6[0]             | p_0_in                  |               20 |             32 |         1.60 |
|  core_clk    | core_dec/rd_reg[0]_13[0]            | p_0_in                  |               25 |             32 |         1.28 |
|  ja_sck_OBUF | dump/send                           |                         |                5 |             33 |         6.60 |
|  core_clk    | core_ex/E[0]                        |                         |               21 |             64 |         3.05 |
+--------------+-------------------------------------+-------------------------+------------------+----------------+--------------+


