// Seed: 4260738039
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_3 or 1 or id_1 or posedge 1) begin : LABEL_0
    if (1) id_3 <= 1'h0;
  end
  assign id_6 = 1'h0;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_2,
      id_6,
      id_2
  );
  wire id_8;
endmodule
