// Seed: 1553220392
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wire id_6
    , id_9,
    output wire id_7
);
  assign id_7 = (id_1) - id_5;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    output wand id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    input wor id_18,
    output wand id_19,
    input wor id_20,
    output supply0 id_21,
    input wor id_22,
    input uwire id_23,
    input wand id_24
    , id_31,
    output tri id_25,
    input wand id_26,
    output tri1 id_27,
    input tri1 id_28,
    input tri id_29
);
  wire id_32;
  module_0(
      id_6, id_23, id_28, id_6, id_9, id_5, id_27, id_19
  );
endmodule
