# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Architecture
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv failed with 13 errors.
# Compile of shifter.sv failed with 1 errors.
# 11 compiles, 2 failed with 14 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv failed with 13 errors.
# Compile of shifter.sv failed with 1 errors.
# 11 compiles, 2 failed with 14 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of shifter.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of branch_unit.sv was successful.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of shifter.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of execute.sv failed with 3 errors.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 21 errors.
# 11 compiles, 1 failed with 21 errors.
# Compile of memory.sv failed with 4 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 2 errors.
# 11 compiles, 1 failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 2 errors.
# 11 compiles, 1 failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv failed with 2 errors.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv failed with 2 errors.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 2 failed with 4 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv failed with 2 errors.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 1 failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv failed with 1 errors.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of fetchTB.sv was successful.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.fetchTB -voptargs=+acc
# vsim work.fetchTB -voptargs="+acc" 
# Start time: 04:29:26 on Mar 18,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /filespace/v/vkvemuri/ECE554/temp/ALU.sv(9): Module 'Shifter' is not defined.
#  For instance 'iShift' at path 'fetchTB.iExecute.iALU'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 04:29:27 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 25
vsim -voptargs=+acc work.fetchTB
# vsim -voptargs="+acc" work.fetchTB 
# Start time: 04:29:55 on Mar 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /filespace/v/vkvemuri/ECE554/temp/ALU.sv(9): Module 'Shifter' is not defined.
#  For instance 'iShift' at path 'fetchTB.iExecute.iALU'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 04:29:56 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.fetchTB
# vsim -voptargs="+acc" work.fetchTB 
# Start time: 04:30:21 on Mar 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(50): (vopt-7063) Failed to find 'ifetch' in hierarchical name 'ifetch.PC_in'.
#         Region: fetchTB
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 04:30:22 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of fetch.sv was successful.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.fetchTB
# vsim -voptargs="+acc" work.fetchTB 
# Start time: 04:31:34 on Mar 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(50): (vopt-7063) Failed to find 'ifetch' in hierarchical name 'ifetch.temp_PC'.
#         Region: fetchTB
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 04:31:35 on Mar 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
# Optimization canceled
vsim -voptargs=+acc work.fetchTB
# vsim -voptargs="+acc" work.fetchTB 
# Start time: 04:32:48 on Mar 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'alu_op'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/execute.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iExecute File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'ALU_op'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/ALU.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iExecute/iALU File: /filespace/v/vkvemuri/ECE554/temp/execute.sv Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'out'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/ALU.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iExecute/iALU File: /filespace/v/vkvemuri/ECE554/temp/execute.sv Line: 31
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
run -all
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# instruction = xxxxxxxx ,PC = 0000002c
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 115 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
add wave -position insertpoint sim:/fetchTB/iExecute/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
run -all
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# instruction = xxxxxxxx ,PC = 0000002c
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 115 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
add wave -position insertpoint sim:/fetchTB/iDecode/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
add wave -position insertpoint sim:/fetchTB/iFetch/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
run -all
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# instruction = xxxxxxxx ,PC = 0000002c
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 115 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# instruction = 00004237 ,PC = 00000004
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 15 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
add wave -position insertpoint sim:/fetchTB/iDecode/iRF/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're0'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 're1'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/rf.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iDecode/iRF File: /filespace/v/vkvemuri/ECE554/temp/decode.sv Line: 59
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 005020a3 ,PC = 0000000c
# instruction = 00102f03 ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 005020a3 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint sim:/fetchTB/iWB/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 005020a3 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 3 of file "test.hex". (Max is 8.)    : /filespace/v/vkvemuri/ECE554/temp/fetch.sv(13)
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = xxxxxxxx ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -continue
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 00502123 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 00502123 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 00502123 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 00502123 ,PC = 0000000c
# instruction = xxxxxxxx ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 00004237 ,PC = 00000004
# instruction = 00a20293 ,PC = 00000008
# instruction = 005020a3 ,PC = 0000000c
# instruction = 00102f03 ,PC = 00000010
# instruction = xxxxxxxx ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 3e800093 ,PC = 00000004
# instruction = 7d008113 ,PC = 00000008
# instruction = c1810193 ,PC = 0000000c
# instruction = 83018213 ,PC = 00000010
# instruction = 3e820293 ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 3e800093 ,PC = 00000004
# instruction = 7d008113 ,PC = 00000008
# instruction = c1810193 ,PC = 0000000c
# instruction = 83018213 ,PC = 00000010
# instruction = 3e820293 ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 3e800093 ,PC = 00000004
# instruction = 7d008113 ,PC = 00000008
# instruction = c1810193 ,PC = 0000000c
# instruction = 83018213 ,PC = 00000010
# instruction = 3e820293 ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv failed with 1 errors.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of fetch.sv was successful.
# Compile of rf.v was successful.
# Compile of fetchTB.sv was successful.
# Compile of decode.sv was successful.
# Compile of control_unit.sv was successful.
# Compile of extension_unit.sv was successful.
# Compile of branch_unit.sv was successful.
# Compile of execute.sv was successful.
# Compile of wb.sv was successful.
# Compile of ALU.sv was successful.
# Compile of memory.sv was successful.
# 11 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fetchTB(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.control_unit(fast)
# Loading work.extension_unit(fast)
# Loading work.rf(fast)
# Loading work.branch_unit(fast)
# Loading work.execute(fast)
# Loading work.ALU(fast)
# Loading work.memory(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'flush'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PC_en'. The port definition is at: /filespace/v/vkvemuri/ECE554/temp/fetch.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /fetchTB/iFetch File: /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv Line: 12
run -all
# instruction = 3e800093 ,PC = 00000004
# instruction = 7d008113 ,PC = 00000008
# instruction = c1810193 ,PC = 0000000c
# instruction = 83018213 ,PC = 00000010
# instruction = 3e820293 ,PC = 00000014
# instruction = xxxxxxxx ,PC = 00000018
# instruction = xxxxxxxx ,PC = 0000001c
# instruction = xxxxxxxx ,PC = 00000020
# instruction = xxxxxxxx ,PC = 00000024
# instruction = xxxxxxxx ,PC = 00000028
# ** Note: $stop    : /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv(54)
#    Time: 110 ns  Iteration: 1  Instance: /fetchTB
# Break in Module fetchTB at /filespace/v/vkvemuri/ECE554/temp/fetchTB.sv line 54
# End time: 06:33:15 on Mar 18,2024, Elapsed time: 2:00:27
# Errors: 0, Warnings: 4
