Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 16 23:47:00 2022
| Host         : LAPTOP-V96FT5LO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Numberle_timing_summary_routed.rpt -pb Numberle_timing_summary_routed.pb -rpx Numberle_timing_summary_routed.rpx -warn_on_violation
| Design       : Numberle
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTN[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: BTN[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 5.536ns (52.148%)  route 5.080ns (47.852%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.818     3.295    SW_IBUF[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.154     3.449 r  seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.279     3.728    seg_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I4_O)        0.327     4.055 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.983     7.038    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.615 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.615    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 5.514ns (53.361%)  route 4.820ns (46.639%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.495     2.972    SW_IBUF[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.150     3.122 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.821     3.943    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.326     4.269 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504     6.773    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.334 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.334    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 5.283ns (52.222%)  route 4.834ns (47.778%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           1.598     3.077    SW_IBUF[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.124     3.201 r  seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.306     3.507    seg_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.124     3.631 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.930     6.561    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.117 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.117    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 5.479ns (55.160%)  route 4.454ns (44.840%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.495     2.972    SW_IBUF[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     3.096 f  seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.279     3.376    seg_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I0_O)        0.119     3.495 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.680     6.174    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.933 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.933    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 5.457ns (56.271%)  route 4.240ns (43.729%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           1.598     3.077    SW_IBUF[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.152     3.229 r  seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.581     3.811    seg_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.332     4.143 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061     6.204    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.697 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.697    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.353ns (45.918%)  route 5.126ns (54.082%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  current_state_reg/Q
                         net (fo=9, routed)           0.570     1.026    anode_OBUF[7]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.150     1.176 r  anode_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.556     5.732    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.747     9.479 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.479    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.267ns (56.052%)  route 4.129ns (43.948%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           1.671     3.157    SW_IBUF[2]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.281 f  seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.154     3.435    seg_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     3.559 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.304     5.863    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.396 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.396    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 5.263ns (56.413%)  route 4.066ns (43.587%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.818     3.295    SW_IBUF[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.124     3.419 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.433     3.853    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.124     3.977 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.815     5.792    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.329 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.329    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 4.009ns (57.928%)  route 2.912ns (42.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  current_state_reg/Q
                         net (fo=9, routed)           2.912     3.368    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.921 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.921    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.580ns (33.147%)  route 1.170ns (66.853%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  random_temp_reg[1]/Q
                         net (fo=9, routed)           0.827     1.283    p_0_in
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     1.407 r  temp_i_1/O
                         net (fo=1, routed)           0.343     1.750    temp_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  temp_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  temp_reg/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_reg/Q
                         net (fo=1, routed)           0.121     0.262    p_1_in[0]
    SLICE_X0Y88          FDRE                                         r  random_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.598%)  route 0.206ns (59.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  random_temp_reg[0]/Q
                         net (fo=8, routed)           0.206     0.347    random_temp_reg_n_0_[0]
    SLICE_X0Y88          FDRE                                         r  random_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.391%)  route 0.217ns (60.609%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  random_temp_reg[1]/Q
                         net (fo=9, routed)           0.217     0.358    p_0_in
    SLICE_X0Y88          FDRE                                         r  random_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.183ns (43.944%)  route 0.233ns (56.056%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  current_state_reg/Q
                         net (fo=9, routed)           0.233     0.374    anode_OBUF[7]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.042     0.416 r  anode_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.416    anode_OBUF[6]
    SLICE_X0Y90          FDRE                                         r  current_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.602%)  route 0.352ns (65.398%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  random_temp_reg[2]/Q
                         net (fo=8, routed)           0.236     0.377    random_temp_reg_n_0_[2]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  temp_i_1/O
                         net (fo=1, routed)           0.116     0.538    temp_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.380ns (68.093%)  route 0.647ns (31.907%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg/Q
                         net (fo=9, routed)           0.148     0.289    anode_OBUF[7]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.045     0.334 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.499     0.833    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.027 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.027    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.424ns (69.896%)  route 0.613ns (30.104%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  random_temp_reg[1]/Q
                         net (fo=9, routed)           0.236     0.377    p_0_in
    SLICE_X0Y90          LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.377     0.799    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.038 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.038    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.420ns (65.050%)  route 0.763ns (34.950%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg/Q
                         net (fo=9, routed)           0.147     0.288    anode_OBUF[7]
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.617     0.949    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.184 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.184    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.395ns (61.811%)  route 0.862ns (38.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  current_state_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg/Q
                         net (fo=9, routed)           0.862     1.003    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.257 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.257    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.447ns (61.195%)  route 0.918ns (38.805%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  random_temp_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  random_temp_reg[0]/Q
                         net (fo=8, routed)           0.208     0.349    random_temp_reg_n_0_[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.045     0.394 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.710     1.104    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.365 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.365    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





