#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  9 14:04:01 2019
# Process ID: 17100
# Current directory: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1
# Command line: vivado.exe -log RS232top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RS232top.tcl
# Log file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/RS232top.vds
# Journal file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RS232top.tcl -notrace
Command: synth_design -top RS232top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.789 ; gain = 103.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:26]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:34]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/.Xil/Vivado-17100-Engineer/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_gen' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/.Xil/Vivado-17100-Engineer/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TX_RS232' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:38' bound to instance 'Transmitter' of component 'TX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'TX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
WARNING: [Synth 8-614] signal 'Start' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:132]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:132]
WARNING: [Synth 8-614] signal 's_TX_dataCount' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:132]
WARNING: [Synth 8-614] signal 's_pulse_width' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:176]
WARNING: [Synth 8-614] signal 'Start' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'TX_RS232' (1#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
INFO: [Synth 8-3491] module 'RX_RS232' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:36' bound to instance 'Receiver' of component 'RX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RX_RS232' (2#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:33' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
WARNING: [Synth 8-614] signal 'register_aux' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/.Xil/Vivado-17100-Engineer/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/.Xil/Vivado-17100-Engineer/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.293 ; gain = 159.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.293 ; gain = 159.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.293 ; gain = 159.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_1/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Finished Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_1/fifo/fifo_in_context.xdc] for cell 'Internal_memory'
Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.691 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 903.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen/Clk_Gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen/Clk_Gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Internal_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_TX_current_state_reg' in module 'TX_RS232'
INFO: [Synth 8-5544] ROM "s_TX_dataCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_TX_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_TX_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_RX_current_state_reg' in module 'RX_RS232'
INFO: [Synth 8-5544] ROM "s_RX_dataCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_RX_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_RX_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_s_TX_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_s_TX_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               send_data |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_TX_current_state_reg' using encoding 'sequential' in module 'TX_RS232'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_s_TX_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 's_TX_aux_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
                 rcvdata |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_RX_current_state_reg' using encoding 'sequential' in module 'RX_RS232'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module TX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module RX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out1' to pin 'Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 903.762 ; gain = 537.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Transmitter/FSM_sequential_s_TX_current_state_reg[1]) is unused and will be removed from module RS232top.
WARNING: [Synth 8-3332] Sequential element (Transmitter/FSM_sequential_s_TX_current_state_reg[0]) is unused and will be removed from module RS232top.
WARNING: [Synth 8-3332] Sequential element (Transmitter/FSM_sequential_s_TX_next_state_reg[1]) is unused and will be removed from module RS232top.
WARNING: [Synth 8-3332] Sequential element (Transmitter/FSM_sequential_s_TX_next_state_reg[0]) is unused and will be removed from module RS232top.
WARNING: [Synth 8-3332] Sequential element (Transmitter/s_TX_aux_reg) is unused and will be removed from module RS232top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Clk_Gen_bbox_0 |     1|
|2     |fifo_bbox_1    |     1|
|3     |LUT1           |     1|
|4     |LUT2           |    10|
|5     |LUT3           |     1|
|6     |LUT4           |    10|
|7     |LUT5           |     9|
|8     |LUT6           |     8|
|9     |MUXF7          |     1|
|10    |FDCE           |    24|
|11    |FDPE           |     1|
|12    |IBUF           |     3|
|13    |OBUF           |    13|
+------+---------------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |    93|
|2     |  Receiver |RX_RS232      |    48|
|3     |  Shift    |ShiftRegister |    16|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 920.082 ; gain = 175.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 920.082 ; gain = 553.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 923.988 ; gain = 568.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.runs/synth_1/RS232top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RS232top_utilization_synth.rpt -pb RS232top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 14:04:45 2019...
