Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Feb 27 10:36:14 2017
| Host             : THTBa running 64-bit major release  (build 9200)
| Command          : 
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 68.990 (Junction temp exceeded!) |
| Dynamic (W)              | 68.193                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.274 |     5233 |       --- |             --- |
|   LUT as Logic           |    10.927 |     1888 |     63400 |            2.98 |
|   LUT as Distributed RAM |     3.287 |      512 |     19000 |            2.69 |
|   F7/F8 Muxes            |     0.484 |      773 |     63400 |            1.22 |
|   Register               |     0.349 |     1765 |    126800 |            1.39 |
|   CARRY4                 |     0.213 |       79 |     15850 |            0.50 |
|   BUFG                   |     0.015 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |       35 |       --- |             --- |
| Signals                  |    24.126 |     3388 |       --- |             --- |
| I/O                      |    28.793 |       21 |       210 |           10.00 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    68.990 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    39.982 |      39.420 |      0.563 |
| Vccaux    |       1.800 |     1.147 |       1.054 |      0.093 |
| Vcco33    |       3.300 |     8.148 |       8.144 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| main                               |    68.193 |
|   PC_c                             |     0.012 |
|   d1                               |     0.187 |
|   digital_reg                      |     0.642 |
|   dis                              |     0.403 |
|     df0                            |     0.403 |
|   ex_mem                           |     9.632 |
|     _PC                            |     0.387 |
|     alu_result                     |     8.184 |
|     instruct                       |     0.725 |
|     pc_changed                     |     0.018 |
|     pcp4_Current                   |     0.132 |
|     r2                             |     0.168 |
|     sig                            |     0.018 |
|   id_ex                            |    10.853 |
|     d_flip3                        |     0.017 |
|     instruction                    |     2.421 |
|     pc                             |     0.109 |
|     r1                             |     0.039 |
|     r2                             |     0.101 |
|     sig                            |     8.166 |
|   if_id                            |     0.612 |
|     Instrct                        |     0.592 |
|     Pp4                            |     0.020 |
|   mem_wb                           |     8.268 |
|     alu                            |     0.141 |
|     btsel                          |     0.039 |
|     instruction                    |     1.996 |
|     pc                             |     0.110 |
|     rd                             |     0.335 |
|     sig                            |     5.647 |
|   npc                              |     0.163 |
|   pc_count                         |     2.639 |
|   ram                              |     4.674 |
|     ram_content_reg_0_255_0_0      |     0.033 |
|     ram_content_reg_0_255_10_10    |     0.031 |
|     ram_content_reg_0_255_11_11    |     0.032 |
|     ram_content_reg_0_255_12_12    |     0.031 |
|     ram_content_reg_0_255_13_13    |     0.031 |
|     ram_content_reg_0_255_14_14    |     0.031 |
|     ram_content_reg_0_255_15_15    |     0.032 |
|     ram_content_reg_0_255_16_16    |     0.035 |
|     ram_content_reg_0_255_17_17    |     0.031 |
|     ram_content_reg_0_255_18_18    |     0.030 |
|     ram_content_reg_0_255_19_19    |     0.030 |
|     ram_content_reg_0_255_1_1      |     0.033 |
|     ram_content_reg_0_255_20_20    |     0.036 |
|     ram_content_reg_0_255_21_21    |     0.032 |
|     ram_content_reg_0_255_22_22    |     0.033 |
|     ram_content_reg_0_255_23_23    |     0.032 |
|     ram_content_reg_0_255_24_24    |     0.031 |
|     ram_content_reg_0_255_25_25    |     0.034 |
|     ram_content_reg_0_255_26_26    |     0.033 |
|     ram_content_reg_0_255_27_27    |     0.033 |
|     ram_content_reg_0_255_28_28    |     0.030 |
|     ram_content_reg_0_255_29_29    |     0.032 |
|     ram_content_reg_0_255_2_2      |     0.034 |
|     ram_content_reg_0_255_30_30    |     0.034 |
|     ram_content_reg_0_255_31_31    |     0.033 |
|     ram_content_reg_0_255_3_3      |     0.033 |
|     ram_content_reg_0_255_4_4      |     0.035 |
|     ram_content_reg_0_255_5_5      |     0.030 |
|     ram_content_reg_0_255_6_6      |     0.035 |
|     ram_content_reg_0_255_7_7      |     0.030 |
|     ram_content_reg_0_255_8_8      |     0.034 |
|     ram_content_reg_0_255_9_9      |     0.031 |
|     ram_content_reg_256_511_0_0    |     0.034 |
|     ram_content_reg_256_511_10_10  |     0.035 |
|     ram_content_reg_256_511_11_11  |     0.037 |
|     ram_content_reg_256_511_12_12  |     0.035 |
|     ram_content_reg_256_511_13_13  |     0.033 |
|     ram_content_reg_256_511_14_14  |     0.034 |
|     ram_content_reg_256_511_15_15  |     0.033 |
|     ram_content_reg_256_511_16_16  |     0.034 |
|     ram_content_reg_256_511_17_17  |     0.035 |
|     ram_content_reg_256_511_18_18  |     0.032 |
|     ram_content_reg_256_511_19_19  |     0.032 |
|     ram_content_reg_256_511_1_1    |     0.036 |
|     ram_content_reg_256_511_20_20  |     0.032 |
|     ram_content_reg_256_511_21_21  |     0.033 |
|     ram_content_reg_256_511_22_22  |     0.036 |
|     ram_content_reg_256_511_23_23  |     0.033 |
|     ram_content_reg_256_511_24_24  |     0.031 |
|     ram_content_reg_256_511_25_25  |     0.032 |
|     ram_content_reg_256_511_26_26  |     0.030 |
|     ram_content_reg_256_511_27_27  |     0.031 |
|     ram_content_reg_256_511_28_28  |     0.032 |
|     ram_content_reg_256_511_29_29  |     0.033 |
|     ram_content_reg_256_511_2_2    |     0.035 |
|     ram_content_reg_256_511_30_30  |     0.030 |
|     ram_content_reg_256_511_31_31  |     0.033 |
|     ram_content_reg_256_511_3_3    |     0.033 |
|     ram_content_reg_256_511_4_4    |     0.032 |
|     ram_content_reg_256_511_5_5    |     0.032 |
|     ram_content_reg_256_511_6_6    |     0.036 |
|     ram_content_reg_256_511_7_7    |     0.034 |
|     ram_content_reg_256_511_8_8    |     0.035 |
|     ram_content_reg_256_511_9_9    |     0.032 |
|     ram_content_reg_512_767_0_0    |     0.032 |
|     ram_content_reg_512_767_10_10  |     0.039 |
|     ram_content_reg_512_767_11_11  |     0.037 |
|     ram_content_reg_512_767_12_12  |     0.035 |
|     ram_content_reg_512_767_13_13  |     0.034 |
|     ram_content_reg_512_767_14_14  |     0.034 |
|     ram_content_reg_512_767_15_15  |     0.033 |
|     ram_content_reg_512_767_16_16  |     0.035 |
|     ram_content_reg_512_767_17_17  |     0.035 |
|     ram_content_reg_512_767_18_18  |     0.032 |
|     ram_content_reg_512_767_19_19  |     0.032 |
|     ram_content_reg_512_767_1_1    |     0.033 |
|     ram_content_reg_512_767_20_20  |     0.033 |
|     ram_content_reg_512_767_21_21  |     0.032 |
|     ram_content_reg_512_767_22_22  |     0.034 |
|     ram_content_reg_512_767_23_23  |     0.034 |
|     ram_content_reg_512_767_24_24  |     0.034 |
|     ram_content_reg_512_767_25_25  |     0.031 |
|     ram_content_reg_512_767_26_26  |     0.033 |
|     ram_content_reg_512_767_27_27  |     0.033 |
|     ram_content_reg_512_767_28_28  |     0.032 |
|     ram_content_reg_512_767_29_29  |     0.032 |
|     ram_content_reg_512_767_2_2    |     0.034 |
|     ram_content_reg_512_767_30_30  |     0.033 |
|     ram_content_reg_512_767_31_31  |     0.032 |
|     ram_content_reg_512_767_3_3    |     0.033 |
|     ram_content_reg_512_767_4_4    |     0.030 |
|     ram_content_reg_512_767_5_5    |     0.032 |
|     ram_content_reg_512_767_6_6    |     0.034 |
|     ram_content_reg_512_767_7_7    |     0.033 |
|     ram_content_reg_512_767_8_8    |     0.035 |
|     ram_content_reg_512_767_9_9    |     0.033 |
|     ram_content_reg_768_1023_0_0   |     0.035 |
|     ram_content_reg_768_1023_10_10 |     0.037 |
|     ram_content_reg_768_1023_11_11 |     0.039 |
|     ram_content_reg_768_1023_12_12 |     0.035 |
|     ram_content_reg_768_1023_13_13 |     0.037 |
|     ram_content_reg_768_1023_14_14 |     0.033 |
|     ram_content_reg_768_1023_15_15 |     0.032 |
|     ram_content_reg_768_1023_16_16 |     0.036 |
|     ram_content_reg_768_1023_17_17 |     0.038 |
|     ram_content_reg_768_1023_18_18 |     0.033 |
|     ram_content_reg_768_1023_19_19 |     0.033 |
|     ram_content_reg_768_1023_1_1   |     0.033 |
|     ram_content_reg_768_1023_20_20 |     0.032 |
|     ram_content_reg_768_1023_21_21 |     0.033 |
|     ram_content_reg_768_1023_22_22 |     0.033 |
|     ram_content_reg_768_1023_23_23 |     0.035 |
|     ram_content_reg_768_1023_24_24 |     0.030 |
|     ram_content_reg_768_1023_25_25 |     0.033 |
|     ram_content_reg_768_1023_26_26 |     0.032 |
|     ram_content_reg_768_1023_27_27 |     0.032 |
|     ram_content_reg_768_1023_28_28 |     0.031 |
|     ram_content_reg_768_1023_29_29 |     0.032 |
|     ram_content_reg_768_1023_2_2   |     0.036 |
|     ram_content_reg_768_1023_30_30 |     0.032 |
|     ram_content_reg_768_1023_31_31 |     0.034 |
|     ram_content_reg_768_1023_3_3   |     0.033 |
|     ram_content_reg_768_1023_4_4   |     0.033 |
|     ram_content_reg_768_1023_5_5   |     0.034 |
|     ram_content_reg_768_1023_6_6   |     0.035 |
|     ram_content_reg_768_1023_7_7   |     0.032 |
|     ram_content_reg_768_1023_8_8   |     0.034 |
|     ram_content_reg_768_1023_9_9   |     0.031 |
|   rfile                            |     0.828 |
|   sp                               |     0.002 |
+------------------------------------+-----------+


