module top_module (
    input clk,
    input reset,
    input enable,
    output [3:0] Q,
    output c_enable,
    output c_load,
    output [3:0] c_d
); //
    assign c_enable=enable;
    wire [3:0]count;
    assign c_load=(reset || (enable && count==4'd12))?1'b1:1'b0;
    assign c_d=(reset || (enable && count==4'd12))?4'd1:4'd0;
    
    count4 the_counter (clk, c_enable, c_load, c_d ,count/*, ... */ );
	assign Q=count;
endmodule
