Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Mar 23 21:18:24 2018
| Host         : Taher490 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file VGA_timing_summary_routed.rpt -warn_on_violation -rpx VGA_timing_summary_routed.rpx
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: C1/clock_1_map/temp2_reg/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: C1/clock_1_map/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.804      -30.020                     12                  113        0.236        0.000                      0                  113        4.500        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.804      -30.020                     12                  113        0.236        0.000                      0                  113        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -3.804ns,  Total Violation      -30.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.804ns  (required time - arrival time)
  Source:                 C1/clock_1_map/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clock_1_map/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.854ns  (logic 7.201ns (51.978%)  route 6.653ns (48.022%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.558     5.079    C1/clock_1_map/CLOCK_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  C1/clock_1_map/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  C1/clock_1_map/count_reg[3]/Q
                         net (fo=26, routed)          0.675     6.272    C1/clock_1_map/count_reg[3]
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.396 r  C1/clock_1_map/temp_i_187/O
                         net (fo=2, routed)           0.639     7.036    C1/clock_1_map/temp_i_187_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.434 r  C1/clock_1_map/temp2_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.434    C1/clock_1_map/temp2_reg_i_231_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  C1/clock_1_map/temp2_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000     7.548    C1/clock_1_map/temp2_reg_i_236_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  C1/clock_1_map/temp2_reg_i_201/CO[3]
                         net (fo=1, routed)           0.000     7.662    C1/clock_1_map/temp2_reg_i_201_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  C1/clock_1_map/temp2_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.776    C1/clock_1_map/temp2_reg_i_172_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  C1/clock_1_map/temp2_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.890    C1/clock_1_map/temp2_reg_i_113_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.224 r  C1/clock_1_map/temp2_reg_i_86/O[1]
                         net (fo=3, routed)           0.460     8.684    C1/clock_1_map/temp2_reg_i_86_n_6
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.303     8.987 f  C1/clock_1_map/temp2_i_92/O
                         net (fo=2, routed)           0.439     9.426    C1/clock_1_map/temp2_i_92_n_0
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.550 r  C1/clock_1_map/temp2_i_55/O
                         net (fo=2, routed)           0.479    10.030    C1/clock_1_map/temp2_i_55_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.154 r  C1/clock_1_map/temp2_i_59/O
                         net (fo=1, routed)           0.000    10.154    C1/clock_1_map/temp2_i_59_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.686 r  C1/clock_1_map/temp2_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.686    C1/clock_1_map/temp2_reg_i_40_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.908 r  C1/clock_1_map/temp2_reg_i_47/O[0]
                         net (fo=10, routed)          0.823    11.731    C1_n_48
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.299    12.030 r  temp2_i_48/O
                         net (fo=1, routed)           0.000    12.030    temp2_i_48_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.431 r  temp2_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.431    temp2_reg_i_39_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.653 r  temp2_reg_i_97/O[0]
                         net (fo=1, routed)           0.484    13.137    temp2_reg_i_97_n_7
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.299    13.436 r  temp2_i_68/O
                         net (fo=1, routed)           0.000    13.436    temp2_i_68_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.986 r  temp2_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.986    temp2_reg_i_46_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.208 r  temp2_reg_i_45/O[0]
                         net (fo=1, routed)           0.456    14.664    C1/clock_1_map/count_reg[22]_2[0]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.299    14.963 r  C1/clock_1_map/temp2_i_33/O
                         net (fo=1, routed)           0.000    14.963    C1/clock_1_map/temp2_i_33_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.606 r  C1/clock_1_map/temp2_reg_i_14/O[3]
                         net (fo=2, routed)           0.587    16.193    C1_n_61
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.555    16.748 f  temp2_reg_i_24/O[2]
                         net (fo=1, routed)           0.639    17.387    C1/clock_1_map/count_reg[16]_1[2]
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.302    17.689 r  C1/clock_1_map/temp2_i_7/O
                         net (fo=1, routed)           0.518    18.207    C1/clock_1_map/temp2_i_7_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.331 r  C1/clock_1_map/temp2_i_3/O
                         net (fo=1, routed)           0.452    18.783    C1/clock_1_map/temp2_i_3_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I1_O)        0.150    18.933 r  C1/clock_1_map/temp2_i_1/O
                         net (fo=1, routed)           0.000    18.933    C1/clock_1_map/temp2_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  C1/clock_1_map/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.445    14.786    C1/clock_1_map/CLOCK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clock_1_map/temp2_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    15.129    C1/clock_1_map/temp2_reg
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -18.933    
  -------------------------------------------------------------------
                         slack                                 -3.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 C1/HPOS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/HPOS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.531%)  route 0.404ns (68.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.557     1.440    C1/CLOCK_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  C1/HPOS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  C1/HPOS_reg[7]/Q
                         net (fo=46, routed)          0.404     1.985    C1/HPOS_reg__0[7]
    SLICE_X36Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  C1/HPOS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.030    C1/p_0_in[9]
    SLICE_X36Y32         FDRE                                         r  C1/HPOS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.824     1.951    C1/CLOCK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  C1/HPOS_reg[9]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092     1.794    C1/HPOS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLOCK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y38   C1/RGB_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   C1/HPOS_reg[10]/C



