

================================================================
== Vivado HLS Report for 'dummy_proc_be_1'
================================================================
* Date:           Tue Jan 19 21:42:24 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129| 1.290 us | 1.290 us |  129|  129|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|     74|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_77_p2           |     +    |      0|  0|  15|           8|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln160_fu_71_p2  |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  32|          18|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |ap_done     |   9|          2|    1|          2|
    |i_0_reg_60  |   9|          2|    8|         16|
    |in_r_blk_n  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          9|   11|         23|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_0_reg_60   |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dummy_proc_be.1 | return value |
|in_r_dout       |  in |   64|   ap_fifo  |       in_r      |    pointer   |
|in_r_empty_n    |  in |    1|   ap_fifo  |       in_r      |    pointer   |
|in_r_read       | out |    1|   ap_fifo  |       in_r      |    pointer   |
|out_r_address0  | out |    7|  ap_memory |      out_r      |     array    |
|out_r_ce0       | out |    1|  ap_memory |      out_r      |     array    |
|out_r_we0       | out |    1|  ap_memory |      out_r      |     array    |
|out_r_d0        | out |   64|  ap_memory |      out_r      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %1" [fft_top.cpp:160]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 5 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.55ns)   --->   "%icmp_ln160 = icmp eq i8 %i_0, -128" [fft_top.cpp:160]   --->   Operation 6 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [fft_top.cpp:160]   --->   Operation 8 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln160, label %3, label %2" [fft_top.cpp:160]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i8 %i_0 to i64" [fft_top.cpp:161]   --->   Operation 10 'zext' 'zext_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.63ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_r)" [fft_top.cpp:161]   --->   Operation 11 'read' 'in_read' <Predicate = (!icmp_ln160)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [128 x i64]* %out_r, i64 0, i64 %zext_ln161" [fft_top.cpp:161]   --->   Operation 12 'getelementptr' 'out_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (3.25ns)   --->   "store i64 %in_read, i64* %out_addr, align 8" [fft_top.cpp:161]   --->   Operation 13 'store' <Predicate = (!icmp_ln160)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br label %1" [fft_top.cpp:160]   --->   Operation 14 'br' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [fft_top.cpp:163]   --->   Operation 15 'ret' <Predicate = (icmp_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000]
br_ln160          (br               ) [ 011]
i_0               (phi              ) [ 001]
icmp_ln160        (icmp             ) [ 001]
empty             (speclooptripcount) [ 000]
i                 (add              ) [ 011]
br_ln160          (br               ) [ 000]
zext_ln161        (zext             ) [ 000]
in_read           (read             ) [ 000]
out_addr          (getelementptr    ) [ 000]
store_ln161       (store            ) [ 000]
br_ln160          (br               ) [ 011]
ret_ln163         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="in_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="out_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln161_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="7" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_0_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="1"/>
<pin id="62" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_0_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln160_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln161_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="40" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="64" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="64" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="64" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="94"><net_src comp="77" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: dummy_proc_be.1 : in_r | {2 }
	Port: dummy_proc_be.1 : out_r | {}
  - Chain level:
	State 1
	State 2
		icmp_ln160 : 1
		i : 1
		br_ln160 : 2
		zext_ln161 : 1
		out_addr : 2
		store_ln161 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |       i_fu_77      |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln160_fu_71  |    0    |    11   |
|----------|--------------------|---------|---------|
|   read   | in_read_read_fu_40 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln161_fu_83  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    26   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_0_reg_60|    8   |
| i_reg_91 |    8   |
+----------+--------+
|   Total  |   16   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   26   |
+-----------+--------+--------+
