Loading plugins phase: Elapsed time ==> 0s.141ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -d CY8C5888LTI-LP097 -s C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.192ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 PSoC5_Team13Project.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 PSoC5_Team13Project.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 -verilog PSoC5_Team13Project.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 01 13:50:56 2022


======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC5_Team13Project.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 01 13:50:56 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC5_Team13Project.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v (line 37, col 26):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 -verilog PSoC5_Team13Project.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 01 13:50:56 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\codegentemp\PSoC5_Team13Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\codegentemp\PSoC5_Team13Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC5_Team13Project.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 -verilog PSoC5_Team13Project.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 01 13:50:57 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\codegentemp\PSoC5_Team13Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\codegentemp\PSoC5_Team13Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\Quad_PWM\Quad PWM\Quad PWM.cydsn\QuadPWM_v1_0\QuadPWM_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2
	Net_3
	Net_4
	Net_5
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_83
	Net_84
	\PWM:PWMUDB:MODULE_2:b_31\
	\PWM:PWMUDB:MODULE_2:b_30\
	\PWM:PWMUDB:MODULE_2:b_29\
	\PWM:PWMUDB:MODULE_2:b_28\
	\PWM:PWMUDB:MODULE_2:b_27\
	\PWM:PWMUDB:MODULE_2:b_26\
	\PWM:PWMUDB:MODULE_2:b_25\
	\PWM:PWMUDB:MODULE_2:b_24\
	\PWM:PWMUDB:MODULE_2:b_23\
	\PWM:PWMUDB:MODULE_2:b_22\
	\PWM:PWMUDB:MODULE_2:b_21\
	\PWM:PWMUDB:MODULE_2:b_20\
	\PWM:PWMUDB:MODULE_2:b_19\
	\PWM:PWMUDB:MODULE_2:b_18\
	\PWM:PWMUDB:MODULE_2:b_17\
	\PWM:PWMUDB:MODULE_2:b_16\
	\PWM:PWMUDB:MODULE_2:b_15\
	\PWM:PWMUDB:MODULE_2:b_14\
	\PWM:PWMUDB:MODULE_2:b_13\
	\PWM:PWMUDB:MODULE_2:b_12\
	\PWM:PWMUDB:MODULE_2:b_11\
	\PWM:PWMUDB:MODULE_2:b_10\
	\PWM:PWMUDB:MODULE_2:b_9\
	\PWM:PWMUDB:MODULE_2:b_8\
	\PWM:PWMUDB:MODULE_2:b_7\
	\PWM:PWMUDB:MODULE_2:b_6\
	\PWM:PWMUDB:MODULE_2:b_5\
	\PWM:PWMUDB:MODULE_2:b_4\
	\PWM:PWMUDB:MODULE_2:b_3\
	\PWM:PWMUDB:MODULE_2:b_2\
	\PWM:PWMUDB:MODULE_2:b_1\
	\PWM:PWMUDB:MODULE_2:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_79
	Net_86
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	Net_47
	Net_48
	Net_49
	Net_50
	Net_51
	Net_52
	\QuadPWM:MODULE_1:b_31\
	\QuadPWM:MODULE_1:b_30\
	\QuadPWM:MODULE_1:b_29\
	\QuadPWM:MODULE_1:b_28\
	\QuadPWM:MODULE_1:b_27\
	\QuadPWM:MODULE_1:b_26\
	\QuadPWM:MODULE_1:b_25\
	\QuadPWM:MODULE_1:b_24\
	\QuadPWM:MODULE_1:b_23\
	\QuadPWM:MODULE_1:b_22\
	\QuadPWM:MODULE_1:b_21\
	\QuadPWM:MODULE_1:b_20\
	\QuadPWM:MODULE_1:b_19\
	\QuadPWM:MODULE_1:b_18\
	\QuadPWM:MODULE_1:b_17\
	\QuadPWM:MODULE_1:b_16\
	\QuadPWM:MODULE_1:b_15\
	\QuadPWM:MODULE_1:b_14\
	\QuadPWM:MODULE_1:b_13\
	\QuadPWM:MODULE_1:b_12\
	\QuadPWM:MODULE_1:b_11\
	\QuadPWM:MODULE_1:b_10\
	\QuadPWM:MODULE_1:b_9\
	\QuadPWM:MODULE_1:b_8\
	\QuadPWM:MODULE_1:b_7\
	\QuadPWM:MODULE_1:b_6\
	\QuadPWM:MODULE_1:b_5\
	\QuadPWM:MODULE_1:b_4\
	\QuadPWM:MODULE_1:b_3\
	\QuadPWM:MODULE_1:b_2\
	\QuadPWM:MODULE_1:b_1\
	\QuadPWM:MODULE_1:b_0\
	\QuadPWM:MODULE_1:g2:a0:a_31\
	\QuadPWM:MODULE_1:g2:a0:a_30\
	\QuadPWM:MODULE_1:g2:a0:a_29\
	\QuadPWM:MODULE_1:g2:a0:a_28\
	\QuadPWM:MODULE_1:g2:a0:a_27\
	\QuadPWM:MODULE_1:g2:a0:a_26\
	\QuadPWM:MODULE_1:g2:a0:a_25\
	\QuadPWM:MODULE_1:g2:a0:a_24\
	\QuadPWM:MODULE_1:g2:a0:b_31\
	\QuadPWM:MODULE_1:g2:a0:b_30\
	\QuadPWM:MODULE_1:g2:a0:b_29\
	\QuadPWM:MODULE_1:g2:a0:b_28\
	\QuadPWM:MODULE_1:g2:a0:b_27\
	\QuadPWM:MODULE_1:g2:a0:b_26\
	\QuadPWM:MODULE_1:g2:a0:b_25\
	\QuadPWM:MODULE_1:g2:a0:b_24\
	\QuadPWM:MODULE_1:g2:a0:b_23\
	\QuadPWM:MODULE_1:g2:a0:b_22\
	\QuadPWM:MODULE_1:g2:a0:b_21\
	\QuadPWM:MODULE_1:g2:a0:b_20\
	\QuadPWM:MODULE_1:g2:a0:b_19\
	\QuadPWM:MODULE_1:g2:a0:b_18\
	\QuadPWM:MODULE_1:g2:a0:b_17\
	\QuadPWM:MODULE_1:g2:a0:b_16\
	\QuadPWM:MODULE_1:g2:a0:b_15\
	\QuadPWM:MODULE_1:g2:a0:b_14\
	\QuadPWM:MODULE_1:g2:a0:b_13\
	\QuadPWM:MODULE_1:g2:a0:b_12\
	\QuadPWM:MODULE_1:g2:a0:b_11\
	\QuadPWM:MODULE_1:g2:a0:b_10\
	\QuadPWM:MODULE_1:g2:a0:b_9\
	\QuadPWM:MODULE_1:g2:a0:b_8\
	\QuadPWM:MODULE_1:g2:a0:b_7\
	\QuadPWM:MODULE_1:g2:a0:b_6\
	\QuadPWM:MODULE_1:g2:a0:b_5\
	\QuadPWM:MODULE_1:g2:a0:b_4\
	\QuadPWM:MODULE_1:g2:a0:b_3\
	\QuadPWM:MODULE_1:g2:a0:b_2\
	\QuadPWM:MODULE_1:g2:a0:b_1\
	\QuadPWM:MODULE_1:g2:a0:b_0\
	\QuadPWM:MODULE_1:g2:a0:s_31\
	\QuadPWM:MODULE_1:g2:a0:s_30\
	\QuadPWM:MODULE_1:g2:a0:s_29\
	\QuadPWM:MODULE_1:g2:a0:s_28\
	\QuadPWM:MODULE_1:g2:a0:s_27\
	\QuadPWM:MODULE_1:g2:a0:s_26\
	\QuadPWM:MODULE_1:g2:a0:s_25\
	\QuadPWM:MODULE_1:g2:a0:s_24\
	\QuadPWM:MODULE_1:g2:a0:s_23\
	\QuadPWM:MODULE_1:g2:a0:s_22\
	\QuadPWM:MODULE_1:g2:a0:s_21\
	\QuadPWM:MODULE_1:g2:a0:s_20\
	\QuadPWM:MODULE_1:g2:a0:s_19\
	\QuadPWM:MODULE_1:g2:a0:s_18\
	\QuadPWM:MODULE_1:g2:a0:s_17\
	\QuadPWM:MODULE_1:g2:a0:s_16\
	\QuadPWM:MODULE_1:g2:a0:s_15\
	\QuadPWM:MODULE_1:g2:a0:s_14\
	\QuadPWM:MODULE_1:g2:a0:s_13\
	\QuadPWM:MODULE_1:g2:a0:s_12\
	\QuadPWM:MODULE_1:g2:a0:s_11\
	\QuadPWM:MODULE_1:g2:a0:s_10\
	\QuadPWM:MODULE_1:g2:a0:s_9\
	\QuadPWM:MODULE_1:g2:a0:s_8\
	\QuadPWM:MODULE_1:g2:a0:s_7\
	\QuadPWM:MODULE_1:g2:a0:s_6\
	\QuadPWM:MODULE_1:g2:a0:s_5\
	\QuadPWM:MODULE_1:g2:a0:s_4\
	\QuadPWM:MODULE_1:g2:a0:s_3\
	\QuadPWM:MODULE_1:g2:a0:s_2\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_243
	Net_125
	Net_126
	Net_127
	Net_128
	Net_129
	Net_130
	\UART_RPi:BUART:reset_sr\
	\UART_RPi:BUART:rx_bitclk_pre16x\
	\UART_RPi:BUART:rx_count7_bit8_wire\
	Net_116
	\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_RPi:BUART:sRX:MODULE_4:lt\
	\UART_RPi:BUART:sRX:MODULE_4:eq\
	\UART_RPi:BUART:sRX:MODULE_4:gt\
	\UART_RPi:BUART:sRX:MODULE_4:gte\
	\UART_RPi:BUART:sRX:MODULE_4:lte\
	\Timer_L:Net_260\
	Net_135
	Net_136
	\Timer_L:Net_53\
	\Timer_L:TimerUDB:ctrl_ten\
	\Timer_L:TimerUDB:ctrl_tmode_1\
	\Timer_L:TimerUDB:ctrl_tmode_0\
	\Timer_L:TimerUDB:ctrl_ic_1\
	\Timer_L:TimerUDB:ctrl_ic_0\
	\Timer_L:TimerUDB:zeros_3\
	\Timer_L:Net_102\
	\Timer_L:Net_266\
	\I2C_1:udb_clk\
	Net_143
	\I2C_1:Net_973\
	Net_144
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_149
	\I2C_1:Net_975\
	Net_147
	Net_148
	\Timer_R:Net_260\
	Net_222
	Net_224
	\Timer_R:Net_53\
	\Timer_R:TimerUDB:ctrl_ten\
	\Timer_R:TimerUDB:ctrl_tmode_1\
	\Timer_R:TimerUDB:ctrl_tmode_0\
	\Timer_R:TimerUDB:ctrl_ic_1\
	\Timer_R:TimerUDB:ctrl_ic_0\
	\Timer_R:TimerUDB:zeros_3\
	\Timer_R:Net_102\
	\Timer_R:Net_266\
	Net_247
	Net_248
	Net_249
	Net_250
	Net_252
	Net_253
	Net_254

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_2_2\
	\QuadPWM:add_vi_vv_MODGEN_1_31\
	\QuadPWM:add_vi_vv_MODGEN_1_30\
	\QuadPWM:add_vi_vv_MODGEN_1_29\
	\QuadPWM:add_vi_vv_MODGEN_1_28\
	\QuadPWM:add_vi_vv_MODGEN_1_27\
	\QuadPWM:add_vi_vv_MODGEN_1_26\
	\QuadPWM:add_vi_vv_MODGEN_1_25\
	\QuadPWM:add_vi_vv_MODGEN_1_24\
	\QuadPWM:add_vi_vv_MODGEN_1_23\
	\QuadPWM:add_vi_vv_MODGEN_1_22\
	\QuadPWM:add_vi_vv_MODGEN_1_21\
	\QuadPWM:add_vi_vv_MODGEN_1_20\
	\QuadPWM:add_vi_vv_MODGEN_1_19\
	\QuadPWM:add_vi_vv_MODGEN_1_18\
	\QuadPWM:add_vi_vv_MODGEN_1_17\
	\QuadPWM:add_vi_vv_MODGEN_1_16\
	\QuadPWM:add_vi_vv_MODGEN_1_15\
	\QuadPWM:add_vi_vv_MODGEN_1_14\
	\QuadPWM:add_vi_vv_MODGEN_1_13\
	\QuadPWM:add_vi_vv_MODGEN_1_12\
	\QuadPWM:add_vi_vv_MODGEN_1_11\
	\QuadPWM:add_vi_vv_MODGEN_1_10\
	\QuadPWM:add_vi_vv_MODGEN_1_9\
	\QuadPWM:add_vi_vv_MODGEN_1_8\
	\QuadPWM:add_vi_vv_MODGEN_1_7\
	\QuadPWM:add_vi_vv_MODGEN_1_6\
	\QuadPWM:add_vi_vv_MODGEN_1_5\
	\QuadPWM:add_vi_vv_MODGEN_1_4\
	\QuadPWM:add_vi_vv_MODGEN_1_3\
	\QuadPWM:add_vi_vv_MODGEN_1_2\

Deleted 321 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__STP_0_net_0
Aliasing \StepperDriver:clk\ to zero
Aliasing \StepperDriver:rst\ to zero
Aliasing tmpOE__STP_1_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__STP_2_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__STP_3_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__STP_0_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__STP_0_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__STP_0_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__STP_0_net_0
Aliasing tmpOE__SG90_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__TB_PWM1_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__TB_PWM2_net_0 to tmpOE__STP_0_net_0
Aliasing \TB9051_EN:clk\ to zero
Aliasing \TB9051_EN:rst\ to zero
Aliasing tmpOE__TB_EN_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__TB_ENB_net_0 to tmpOE__STP_0_net_0
Aliasing \QuadPWM:cs_addr_2\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_23\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_22\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_21\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_20\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_19\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_18\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_17\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_16\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_15\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_14\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_13\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_12\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_11\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_10\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_9\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_8\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_7\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_6\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_5\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_4\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_3\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:a_2\ to zero
Aliasing \QuadPWM:MODIN1_1\ to \QuadPWM:cs_addr_1\
Aliasing \QuadPWM:MODIN1_0\ to \QuadPWM:cs_addr_0\
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__STP_0_net_0
Aliasing tmpOE__TB_PWM3_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__TB_PWM4_net_0 to tmpOE__STP_0_net_0
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__STP_0_net_0
Aliasing \US_L:clk\ to zero
Aliasing \US_L:rst\ to zero
Aliasing \UART_RPi:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RPi:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RPi:BUART:FinalParityType_1\ to zero
Aliasing \UART_RPi:BUART:FinalParityType_0\ to zero
Aliasing \UART_RPi:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RPi:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RPi:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RPi:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RPi:BUART:tx_status_6\ to zero
Aliasing \UART_RPi:BUART:tx_status_5\ to zero
Aliasing \UART_RPi:BUART:tx_status_4\ to zero
Aliasing \UART_RPi:BUART:rx_status_1\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__STP_0_net_0
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__STP_0_net_0
Aliasing \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__STP_0_net_0
Aliasing tmpOE__RPi_RX_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__RPi_Tx_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__Trig_R_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__Trig_L_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__Echo_R_net_0 to tmpOE__STP_0_net_0
Aliasing tmpOE__Echo_L_net_0 to tmpOE__STP_0_net_0
Aliasing \Timer_L:TimerUDB:ctrl_cmode_1\ to tmpOE__STP_0_net_0
Aliasing \Timer_L:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_L:TimerUDB:trigger_enable\ to tmpOE__STP_0_net_0
Aliasing \Timer_L:TimerUDB:status_6\ to zero
Aliasing \Timer_L:TimerUDB:status_5\ to zero
Aliasing \Timer_L:TimerUDB:status_4\ to zero
Aliasing \Timer_L:TimerUDB:status_0\ to \Timer_L:TimerUDB:tc_i\
Aliasing tmpOE__SDA_1_net_0 to tmpOE__STP_0_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__STP_0_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__STP_0_net_0
Aliasing \Timer_R:TimerUDB:ctrl_cmode_1\ to tmpOE__STP_0_net_0
Aliasing \Timer_R:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_R:TimerUDB:trigger_enable\ to tmpOE__STP_0_net_0
Aliasing \Timer_R:TimerUDB:status_6\ to zero
Aliasing \Timer_R:TimerUDB:status_5\ to zero
Aliasing \Timer_R:TimerUDB:status_4\ to zero
Aliasing \Timer_R:TimerUDB:status_0\ to \Timer_R:TimerUDB:tc_i\
Aliasing \US_R:clk\ to zero
Aliasing \US_R:rst\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__STP_0_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__STP_0_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART_RPi:BUART:reset_reg\\D\ to zero
Aliasing \UART_RPi:BUART:rx_break_status\\D\ to zero
Aliasing \Timer_L:TimerUDB:hwEnable_reg\\D\ to \Timer_L:TimerUDB:run_mode\
Aliasing \Timer_L:TimerUDB:capture_out_reg_i\\D\ to \Timer_L:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_R:TimerUDB:hwEnable_reg\\D\ to \Timer_R:TimerUDB:run_mode\
Aliasing \Timer_R:TimerUDB:capture_out_reg_i\\D\ to \Timer_R:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_23[2] = \StepperDriver:control_out_0\[11]
Removing Rhs of wire Net_23[2] = \StepperDriver:control_0\[34]
Removing Lhs of wire one[7] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \StepperDriver:clk\[9] = zero[6]
Removing Lhs of wire \StepperDriver:rst\[10] = zero[6]
Removing Rhs of wire Net_34[12] = \StepperDriver:control_out_1\[13]
Removing Rhs of wire Net_34[12] = \StepperDriver:control_1\[33]
Removing Rhs of wire Net_35[14] = \StepperDriver:control_out_2\[15]
Removing Rhs of wire Net_35[14] = \StepperDriver:control_2\[32]
Removing Rhs of wire Net_36[16] = \StepperDriver:control_out_3\[17]
Removing Rhs of wire Net_36[16] = \StepperDriver:control_3\[31]
Removing Lhs of wire tmpOE__STP_1_net_0[36] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__STP_2_net_0[42] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__STP_3_net_0[48] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[54] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[73] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_2\[77] = \PWM:PWMUDB:control_2\[70]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_1\[78] = \PWM:PWMUDB:control_1\[71]
Removing Lhs of wire \PWM:PWMUDB:ctrl_cmpmode1_0\[79] = \PWM:PWMUDB:control_0\[72]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[83] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[84] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[88] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[90] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[91] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[92] = \PWM:PWMUDB:runmode_enable\[89]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[96] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[97] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[98] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[99] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[102] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[106] = \PWM:PWMUDB:MODULE_2:g2:a0:s_1\[394]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[108] = \PWM:PWMUDB:MODULE_2:g2:a0:s_0\[395]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[109] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[110] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[111] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[112] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:reset\[115] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:status_6\[116] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_5\[117] = \PWM:PWMUDB:final_kill_reg\[131]
Removing Lhs of wire \PWM:PWMUDB:status_4\[118] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_3\[119] = \PWM:PWMUDB:fifo_full\[138]
Removing Rhs of wire \PWM:PWMUDB:status_1\[121] = \PWM:PWMUDB:cmp2_status_reg\[130]
Removing Rhs of wire \PWM:PWMUDB:status_0\[122] = \PWM:PWMUDB:cmp1_status_reg\[129]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[127] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[128] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[132] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[133] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[134] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[135] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[136] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[137] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[139] = \PWM:PWMUDB:tc_i\[94]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[140] = \PWM:PWMUDB:runmode_enable\[89]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[141] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[227] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[229] = zero[6]
Removing Rhs of wire \PWM:Net_96\[232] = \PWM:PWMUDB:pwm_i_reg\[224]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[235] = \PWM:PWMUDB:cmp1\[125]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_23\[276] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_22\[277] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_21\[278] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_20\[279] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_19\[280] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_18\[281] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_17\[282] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_16\[283] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_15\[284] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_14\[285] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_13\[286] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_12\[287] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_11\[288] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_10\[289] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_9\[290] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_8\[291] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_7\[292] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_6\[293] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_5\[294] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_4\[295] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_3\[296] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_2\[297] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_1\[298] = \PWM:PWMUDB:MODIN2_1\[299]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_1\[299] = \PWM:PWMUDB:dith_count_1\[105]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:a_0\[300] = \PWM:PWMUDB:MODIN2_0\[301]
Removing Lhs of wire \PWM:PWMUDB:MODIN2_0\[301] = \PWM:PWMUDB:dith_count_0\[107]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[433] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[434] = tmpOE__STP_0_net_0[1]
Removing Rhs of wire Net_202[435] = \PWM:Net_96\[232]
Removing Lhs of wire tmpOE__SG90_net_0[443] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__TB_PWM1_net_0[449] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__TB_PWM2_net_0[456] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \TB9051_EN:clk\[462] = zero[6]
Removing Lhs of wire \TB9051_EN:rst\[463] = zero[6]
Removing Rhs of wire Net_251[464] = \TB9051_EN:control_out_0\[465]
Removing Rhs of wire Net_251[464] = \TB9051_EN:control_0\[488]
Removing Rhs of wire Net_241[466] = \TB9051_EN:control_out_1\[467]
Removing Rhs of wire Net_241[466] = \TB9051_EN:control_1\[487]
Removing Lhs of wire tmpOE__TB_EN_net_0[490] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__TB_ENB_net_0[496] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \QuadPWM:add_vi_vv_MODGEN_1_1\[502] = \QuadPWM:MODULE_1:g2:a0:s_1\[701]
Removing Lhs of wire \QuadPWM:add_vi_vv_MODGEN_1_0\[504] = \QuadPWM:MODULE_1:g2:a0:s_0\[702]
Removing Lhs of wire \QuadPWM:cs_addr_2\[505] = zero[6]
Removing Lhs of wire \QuadPWM:cs_addr_1\[506] = \QuadPWM:toggle_1\[501]
Removing Lhs of wire \QuadPWM:cs_addr_0\[507] = \QuadPWM:toggle_0\[503]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_23\[583] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_22\[584] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_21\[585] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_20\[586] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_19\[587] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_18\[588] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_17\[589] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_16\[590] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_15\[591] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_14\[592] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_13\[593] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_12\[594] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_11\[595] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_10\[596] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_9\[597] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_8\[598] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_7\[599] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_6\[600] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_5\[601] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_4\[602] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_3\[603] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_2\[604] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_1\[605] = \QuadPWM:toggle_1\[501]
Removing Lhs of wire \QuadPWM:MODIN1_1\[606] = \QuadPWM:toggle_1\[501]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:a_0\[607] = \QuadPWM:toggle_0\[503]
Removing Lhs of wire \QuadPWM:MODIN1_0\[608] = \QuadPWM:toggle_0\[503]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[740] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[741] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__TB_PWM3_net_0[743] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__TB_PWM4_net_0[749] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[755] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \US_L:clk\[760] = zero[6]
Removing Lhs of wire \US_L:rst\[761] = zero[6]
Removing Rhs of wire Net_192[762] = \US_L:control_out_0\[763]
Removing Rhs of wire Net_192[762] = \US_L:control_0\[786]
Removing Rhs of wire Net_179[788] = \UART_RPi:BUART:tx_interrupt_out\[809]
Removing Rhs of wire Net_263[792] = \UART_RPi:BUART:rx_interrupt_out\[810]
Removing Lhs of wire \UART_RPi:Net_61\[793] = \UART_RPi:Net_9\[790]
Removing Lhs of wire \UART_RPi:BUART:tx_hd_send_break\[797] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:HalfDuplexSend\[798] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:FinalParityType_1\[799] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:FinalParityType_0\[800] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:FinalAddrMode_2\[801] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:FinalAddrMode_1\[802] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:FinalAddrMode_0\[803] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:tx_ctrl_mark\[804] = zero[6]
Removing Rhs of wire \UART_RPi:BUART:tx_bitclk_enable_pre\[814] = \UART_RPi:BUART:tx_bitclk_dp\[850]
Removing Lhs of wire \UART_RPi:BUART:tx_counter_tc\[860] = \UART_RPi:BUART:tx_counter_dp\[851]
Removing Lhs of wire \UART_RPi:BUART:tx_status_6\[861] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:tx_status_5\[862] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:tx_status_4\[863] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:tx_status_1\[865] = \UART_RPi:BUART:tx_fifo_empty\[828]
Removing Lhs of wire \UART_RPi:BUART:tx_status_3\[867] = \UART_RPi:BUART:tx_fifo_notfull\[827]
Removing Lhs of wire \UART_RPi:BUART:rx_postpoll\[881] = Net_104[930]
Removing Lhs of wire \UART_RPi:BUART:rx_status_1\[933] = zero[6]
Removing Rhs of wire \UART_RPi:BUART:rx_status_2\[934] = \UART_RPi:BUART:rx_parity_error_status\[935]
Removing Rhs of wire \UART_RPi:BUART:rx_status_3\[936] = \UART_RPi:BUART:rx_stop_bit_error\[937]
Removing Lhs of wire \UART_RPi:BUART:sRX:cmp_vv_vv_MODGEN_3\[947] = \UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_0\[996]
Removing Lhs of wire \UART_RPi:BUART:sRX:cmp_vv_vv_MODGEN_4\[951] = \UART_RPi:BUART:sRX:MODULE_4:g1:a0:xneq\[1018]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_6\[952] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_5\[953] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_4\[954] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_3\[955] = \UART_RPi:BUART:sRX:MODIN3_6\[956]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODIN3_6\[956] = \UART_RPi:BUART:rx_count_6\[922]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_2\[957] = \UART_RPi:BUART:sRX:MODIN3_5\[958]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODIN3_5\[958] = \UART_RPi:BUART:rx_count_5\[923]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_1\[959] = \UART_RPi:BUART:sRX:MODIN3_4\[960]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODIN3_4\[960] = \UART_RPi:BUART:rx_count_4\[924]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newa_0\[961] = \UART_RPi:BUART:sRX:MODIN3_3\[962]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODIN3_3\[962] = \UART_RPi:BUART:rx_count_3\[925]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_6\[963] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_5\[964] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_4\[965] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_3\[966] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_2\[967] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_1\[968] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:newb_0\[969] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_6\[970] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_5\[971] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_4\[972] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_3\[973] = \UART_RPi:BUART:rx_count_6\[922]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_2\[974] = \UART_RPi:BUART:rx_count_5\[923]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_1\[975] = \UART_RPi:BUART:rx_count_4\[924]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:dataa_0\[976] = \UART_RPi:BUART:rx_count_3\[925]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_6\[977] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_5\[978] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_4\[979] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_3\[980] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_2\[981] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_1\[982] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_3:g2:a0:datab_0\[983] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:newa_0\[998] = Net_104[930]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:newb_0\[999] = \UART_RPi:BUART:rx_parity_bit\[950]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:dataa_0\[1000] = Net_104[930]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:datab_0\[1001] = \UART_RPi:BUART:rx_parity_bit\[950]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[1002] = Net_104[930]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[1003] = \UART_RPi:BUART:rx_parity_bit\[950]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[1005] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[1006] = \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1004]
Removing Lhs of wire \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[1007] = \UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1004]
Removing Lhs of wire tmpOE__RPi_RX_net_0[1029] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__RPi_Tx_net_0[1034] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__Trig_R_net_0[1040] = tmpOE__STP_0_net_0[1]
Removing Rhs of wire Net_244[1041] = \US_R:control_out_0\[1482]
Removing Rhs of wire Net_244[1041] = \US_R:control_0\[1505]
Removing Lhs of wire tmpOE__Trig_L_net_0[1047] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__Echo_R_net_0[1053] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire tmpOE__Echo_L_net_0[1059] = tmpOE__STP_0_net_0[1]
Removing Rhs of wire Net_188[1065] = \Timer_L:TimerUDB:capture_out_reg_i\[1106]
Removing Lhs of wire \Timer_L:TimerUDB:ctrl_enable\[1086] = \Timer_L:TimerUDB:control_7\[1078]
Removing Lhs of wire \Timer_L:TimerUDB:ctrl_cmode_1\[1088] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \Timer_L:TimerUDB:ctrl_cmode_0\[1089] = zero[6]
Removing Rhs of wire \Timer_L:TimerUDB:timer_enable\[1097] = \Timer_L:TimerUDB:runmode_enable\[1108]
Removing Rhs of wire \Timer_L:TimerUDB:run_mode\[1098] = \Timer_L:TimerUDB:hwEnable\[1099]
Removing Lhs of wire \Timer_L:TimerUDB:run_mode\[1098] = \Timer_L:TimerUDB:control_7\[1078]
Removing Lhs of wire \Timer_L:TimerUDB:trigger_enable\[1101] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \Timer_L:TimerUDB:tc_i\[1103] = \Timer_L:TimerUDB:status_tc\[1100]
Removing Lhs of wire \Timer_L:TimerUDB:capt_fifo_load_int\[1107] = \Timer_L:TimerUDB:capt_fifo_load\[1096]
Removing Lhs of wire \Timer_L:TimerUDB:status_6\[1110] = zero[6]
Removing Lhs of wire \Timer_L:TimerUDB:status_5\[1111] = zero[6]
Removing Lhs of wire \Timer_L:TimerUDB:status_4\[1112] = zero[6]
Removing Lhs of wire \Timer_L:TimerUDB:status_0\[1113] = \Timer_L:TimerUDB:status_tc\[1100]
Removing Lhs of wire \Timer_L:TimerUDB:status_1\[1114] = \Timer_L:TimerUDB:capt_fifo_load\[1096]
Removing Rhs of wire \Timer_L:TimerUDB:status_2\[1115] = \Timer_L:TimerUDB:fifo_full\[1116]
Removing Rhs of wire \Timer_L:TimerUDB:status_3\[1117] = \Timer_L:TimerUDB:fifo_nempty\[1118]
Removing Lhs of wire \Timer_L:TimerUDB:cs_addr_2\[1121] = Net_366[1120]
Removing Lhs of wire \Timer_L:TimerUDB:cs_addr_1\[1122] = \Timer_L:TimerUDB:trig_reg\[1109]
Removing Lhs of wire \Timer_L:TimerUDB:cs_addr_0\[1123] = \Timer_L:TimerUDB:per_zero\[1102]
Removing Lhs of wire tmpOE__SDA_1_net_0[1254] = tmpOE__STP_0_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[1259] = \I2C_1:Net_643_1\[1260]
Removing Rhs of wire \I2C_1:Net_697\[1262] = \I2C_1:Net_643_2\[1268]
Removing Rhs of wire \I2C_1:Net_1109_0\[1265] = \I2C_1:scl_yfb\[1278]
Removing Rhs of wire \I2C_1:Net_1109_1\[1266] = \I2C_1:sda_yfb\[1279]
Removing Lhs of wire \I2C_1:scl_x_wire\[1269] = \I2C_1:Net_643_0\[1267]
Removing Lhs of wire \I2C_1:Net_969\[1270] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[1271] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1281] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1283] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \Timer_R:TimerUDB:ctrl_enable\[1310] = \Timer_R:TimerUDB:control_7\[1302]
Removing Lhs of wire \Timer_R:TimerUDB:ctrl_cmode_1\[1312] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \Timer_R:TimerUDB:ctrl_cmode_0\[1313] = zero[6]
Removing Rhs of wire \Timer_R:TimerUDB:timer_enable\[1321] = \Timer_R:TimerUDB:runmode_enable\[1333]
Removing Rhs of wire \Timer_R:TimerUDB:run_mode\[1322] = \Timer_R:TimerUDB:hwEnable\[1323]
Removing Lhs of wire \Timer_R:TimerUDB:run_mode\[1322] = \Timer_R:TimerUDB:control_7\[1302]
Removing Lhs of wire \Timer_R:TimerUDB:trigger_enable\[1325] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \Timer_R:TimerUDB:tc_i\[1327] = \Timer_R:TimerUDB:status_tc\[1324]
Removing Rhs of wire Net_219[1331] = \Timer_R:TimerUDB:capture_out_reg_i\[1330]
Removing Lhs of wire \Timer_R:TimerUDB:capt_fifo_load_int\[1332] = \Timer_R:TimerUDB:capt_fifo_load\[1320]
Removing Lhs of wire \Timer_R:TimerUDB:status_6\[1335] = zero[6]
Removing Lhs of wire \Timer_R:TimerUDB:status_5\[1336] = zero[6]
Removing Lhs of wire \Timer_R:TimerUDB:status_4\[1337] = zero[6]
Removing Lhs of wire \Timer_R:TimerUDB:status_0\[1338] = \Timer_R:TimerUDB:status_tc\[1324]
Removing Lhs of wire \Timer_R:TimerUDB:status_1\[1339] = \Timer_R:TimerUDB:capt_fifo_load\[1320]
Removing Rhs of wire \Timer_R:TimerUDB:status_2\[1340] = \Timer_R:TimerUDB:fifo_full\[1341]
Removing Rhs of wire \Timer_R:TimerUDB:status_3\[1342] = \Timer_R:TimerUDB:fifo_nempty\[1343]
Removing Lhs of wire \Timer_R:TimerUDB:cs_addr_2\[1346] = Net_223[1345]
Removing Lhs of wire \Timer_R:TimerUDB:cs_addr_1\[1347] = \Timer_R:TimerUDB:trig_reg\[1334]
Removing Lhs of wire \Timer_R:TimerUDB:cs_addr_0\[1348] = \Timer_R:TimerUDB:per_zero\[1326]
Removing Lhs of wire \US_R:clk\[1480] = zero[6]
Removing Lhs of wire \US_R:rst\[1481] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1507] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1508] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1509] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1512] = tmpOE__STP_0_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1515] = \PWM:PWMUDB:cmp1\[125]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1516] = \PWM:PWMUDB:cmp1_status\[126]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1517] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1519] = \PWM:PWMUDB:pwm_i\[225]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1520] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1521] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1522] = \PWM:PWMUDB:status_2\[120]
Removing Lhs of wire \QuadPWM:toggle_1\\D\[1525] = \QuadPWM:MODULE_1:g2:a0:s_1\[701]
Removing Lhs of wire \QuadPWM:toggle_0\\D\[1526] = \QuadPWM:MODULE_1:g2:a0:s_0\[702]
Removing Lhs of wire \UART_RPi:BUART:reset_reg\\D\[1529] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:rx_bitclk\\D\[1544] = \UART_RPi:BUART:rx_bitclk_pre\[916]
Removing Lhs of wire \UART_RPi:BUART:rx_parity_error_pre\\D\[1551] = \UART_RPi:BUART:rx_parity_error_pre\[945]
Removing Lhs of wire \UART_RPi:BUART:rx_break_status\\D\[1552] = zero[6]
Removing Lhs of wire \Timer_L:TimerUDB:capture_last\\D\[1556] = Net_196[1060]
Removing Lhs of wire \Timer_L:TimerUDB:tc_reg_i\\D\[1557] = \Timer_L:TimerUDB:status_tc\[1100]
Removing Lhs of wire \Timer_L:TimerUDB:hwEnable_reg\\D\[1558] = \Timer_L:TimerUDB:control_7\[1078]
Removing Lhs of wire \Timer_L:TimerUDB:capture_out_reg_i\\D\[1559] = \Timer_L:TimerUDB:capt_fifo_load\[1096]
Removing Lhs of wire \Timer_R:TimerUDB:capture_last\\D\[1560] = Net_218[1054]
Removing Lhs of wire \Timer_R:TimerUDB:tc_reg_i\\D\[1561] = \Timer_R:TimerUDB:status_tc\[1324]
Removing Lhs of wire \Timer_R:TimerUDB:hwEnable_reg\\D\[1562] = \Timer_R:TimerUDB:control_7\[1302]
Removing Lhs of wire \Timer_R:TimerUDB:capture_out_reg_i\\D\[1563] = \Timer_R:TimerUDB:capt_fifo_load\[1320]

------------------------------------------------------
Aliased 0 equations, 288 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__STP_0_net_0' (cost = 0):
tmpOE__STP_0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 5):
\PWM:PWMUDB:compare1\ <= ((not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_eq\)
	OR (not \PWM:PWMUDB:cmp1_eq\ and not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\QuadPWM:toggle_0\);

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\QuadPWM:toggle_1\ and \QuadPWM:toggle_0\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:rx_addressmatch\' (cost = 0):
\UART_RPi:BUART:rx_addressmatch\ <= (\UART_RPi:BUART:rx_addressmatch2\
	OR \UART_RPi:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RPi:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RPi:BUART:rx_bitclk_pre\ <= ((not \UART_RPi:BUART:rx_count_2\ and not \UART_RPi:BUART:rx_count_1\ and not \UART_RPi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RPi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \UART_RPi:BUART:rx_count_6\ and not \UART_RPi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RPi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \UART_RPi:BUART:rx_count_6\ and not \UART_RPi:BUART:rx_count_4\)
	OR (not \UART_RPi:BUART:rx_count_6\ and not \UART_RPi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RPi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UART_RPi:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RPi:BUART:rx_count_6\ and not \UART_RPi:BUART:rx_count_4\)
	OR (not \UART_RPi:BUART:rx_count_6\ and not \UART_RPi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_104 and not \UART_RPi:BUART:rx_parity_bit\)
	OR (Net_104 and \UART_RPi:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RPi:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_104 and not \UART_RPi:BUART:rx_parity_bit\)
	OR (Net_104 and \UART_RPi:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Timer_L:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_L:TimerUDB:fifo_load_polarized\ <= ((not Net_196 and \Timer_L:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_L:TimerUDB:timer_enable\' (cost = 0):
\Timer_L:TimerUDB:timer_enable\ <= (\Timer_L:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_R:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_R:TimerUDB:fifo_load_polarized\ <= ((not Net_218 and \Timer_R:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_R:TimerUDB:timer_enable\' (cost = 0):
\Timer_R:TimerUDB:timer_enable\ <= (\Timer_R:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 10):
\PWM:PWMUDB:cmp1\ <= ((not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_eq\)
	OR (not \PWM:PWMUDB:cmp1_eq\ and not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:control_2\ and not \PWM:PWMUDB:control_0\ and \PWM:PWMUDB:control_1\ and \PWM:PWMUDB:cmp1_less\)
	OR (not \PWM:PWMUDB:cmp1_less\ and \PWM:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 69 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RPi:BUART:rx_status_0\ to zero
Aliasing \UART_RPi:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_RPi:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RPi:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RPi:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[143] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[404] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[414] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[424] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[711] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[721] = zero[6]
Removing Lhs of wire \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[731] = zero[6]
Removing Rhs of wire \UART_RPi:BUART:rx_bitclk_enable\[880] = \UART_RPi:BUART:rx_bitclk\[928]
Removing Lhs of wire \UART_RPi:BUART:rx_status_0\[931] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:rx_status_6\[940] = zero[6]
Removing Lhs of wire \Timer_L:TimerUDB:trig_reg\[1109] = \Timer_L:TimerUDB:control_7\[1078]
Removing Lhs of wire \Timer_R:TimerUDB:trig_reg\[1334] = \Timer_R:TimerUDB:control_7\[1302]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1510] = \PWM:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1518] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:tx_ctrl_mark_last\\D\[1536] = \UART_RPi:BUART:tx_ctrl_mark_last\[871]
Removing Lhs of wire \UART_RPi:BUART:rx_markspace_status\\D\[1546] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:rx_parity_error_status\\D\[1547] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:rx_addr_match_status\\D\[1549] = zero[6]
Removing Lhs of wire \UART_RPi:BUART:rx_markspace_pre\\D\[1550] = \UART_RPi:BUART:rx_markspace_pre\[944]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RPi:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_RPi:BUART:rx_parity_bit\ and Net_104)
	OR (not Net_104 and \UART_RPi:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -dcpsoc3 PSoC5_Team13Project.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.882ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 01 September 2022 13:50:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JamesH\Desktop\ECE4191-Team-13-PSoC\PSoC5_Team13Project.cydsn\PSoC5_Team13Project.cyprj -d CY8C5888LTI-LP097 PSoC5_Team13Project.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \QuadPWM:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RPi:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RPi:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RPi:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RPi:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RPi:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_RPi_IntClock'. Fanout=1, Signal=\UART_RPi:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_137
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_RPi:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_RPi_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_RPi_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_L:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_L:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_R:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_R:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: SG90(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RPi:BUART:rx_parity_bit\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RPi:BUART:rx_address_detected\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RPi:BUART:rx_parity_error_pre\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RPi:BUART:rx_markspace_pre\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RPi:BUART:rx_state_1\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:rx_state_1\ (fanout=8)

    Removing \UART_RPi:BUART:tx_parity_bit\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RPi:BUART:tx_mark\, Duplicate of \UART_RPi:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RPi:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = STP_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STP_0(0)__PA ,
            pin_input => Net_23 ,
            pad => STP_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STP_1(0)__PA ,
            pin_input => Net_34 ,
            pad => STP_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STP_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STP_2(0)__PA ,
            pin_input => Net_35 ,
            pad => STP_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STP_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STP_3(0)__PA ,
            pin_input => Net_36 ,
            pad => STP_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SG90(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SG90(0)__PA ,
            pin_input => Net_202 ,
            pad => SG90(0)_PAD );

    Pin : Name = TB_PWM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_PWM1(0)__PA ,
            pin_input => Net_239 ,
            pad => TB_PWM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TB_PWM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_PWM2(0)__PA ,
            pin_input => Net_240 ,
            pad => TB_PWM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TB_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_EN(0)__PA ,
            pin_input => Net_251 ,
            pad => TB_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TB_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_ENB(0)__PA ,
            pin_input => Net_241 ,
            pad => TB_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TB_PWM3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_PWM3(0)__PA ,
            pin_input => Net_282 ,
            pad => TB_PWM3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TB_PWM4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TB_PWM4(0)__PA ,
            pin_input => Net_283 ,
            pad => TB_PWM4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RPi_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RPi_RX(0)__PA ,
            fb => Net_104 ,
            pad => RPi_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RPi_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RPi_Tx(0)__PA ,
            pin_input => Net_266 ,
            pad => RPi_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_R(0)__PA ,
            pin_input => Net_244 ,
            pad => Trig_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig_L(0)__PA ,
            pin_input => Net_192 ,
            pad => Trig_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_R(0)__PA ,
            fb => Net_218 ,
            pad => Echo_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_L(0)__PA ,
            fb => Net_196 ,
            pad => Echo_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_266, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:txn\
        );
        Output = Net_266 (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\
            + !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\
        );
        Output = \UART_RPi:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_fifo_empty\ * \UART_RPi:BUART:tx_state_2\
        );
        Output = \UART_RPi:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_fifo_notfull\
        );
        Output = \UART_RPi:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\
        );
        Output = \UART_RPi:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RPi:BUART:rx_load_fifo\ * \UART_RPi:BUART:rx_fifofull\
        );
        Output = \UART_RPi:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RPi:BUART:rx_fifonotempty\ * 
              \UART_RPi:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RPi:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_L:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196 * \Timer_L:TimerUDB:control_7\ * 
              \Timer_L:TimerUDB:capture_last\
        );
        Output = \Timer_L:TimerUDB:capt_fifo_load\ (fanout=4)

    MacroCell: Name=\Timer_L:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L:TimerUDB:control_7\ * \Timer_L:TimerUDB:per_zero\
        );
        Output = \Timer_L:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_366, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196
        );
        Output = Net_366 (fanout=3)

    MacroCell: Name=\Timer_R:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218 * \Timer_R:TimerUDB:control_7\ * 
              \Timer_R:TimerUDB:capture_last\
        );
        Output = \Timer_R:TimerUDB:capt_fifo_load\ (fanout=4)

    MacroCell: Name=\Timer_R:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R:TimerUDB:control_7\ * \Timer_R:TimerUDB:per_zero\
        );
        Output = \Timer_R:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_223, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218
        );
        Output = Net_223 (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:prevCompare1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_202, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * \PWM:PWMUDB:runmode_enable\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_202 (fanout=1)

    MacroCell: Name=Net_239, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce0\
            + Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_239 (fanout=2)

    MacroCell: Name=Net_240, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce1\
            + Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_240 (fanout=2)

    MacroCell: Name=\QuadPWM:toggle_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadPWM:toggle_0\
        );
        Output = \QuadPWM:toggle_1\ (fanout=5)

    MacroCell: Name=\QuadPWM:toggle_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \QuadPWM:toggle_0\ (fanout=6)

    MacroCell: Name=Net_282, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * \QuadPWM:ce1\ * 
              !Net_282 * !\QuadPWM:ff1\
            + \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * Net_282 * 
              \QuadPWM:ff1\
        );
        Output = Net_282 (fanout=2)

    MacroCell: Name=Net_283, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * !\QuadPWM:ff0\ * 
              \QuadPWM:ce1\ * !Net_283
            + !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * \QuadPWM:ff0\ * 
              Net_283
        );
        Output = Net_283 (fanout=2)

    MacroCell: Name=\UART_RPi:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RPi:BUART:txn\ * \UART_RPi:BUART:tx_state_1\ * 
              !\UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:txn\ * \UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_shift_out\ * !\UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\ * !\UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_shift_out\ * !\UART_RPi:BUART:tx_state_2\ * 
              !\UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RPi:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_0\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_RPi:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RPi:BUART:tx_fifo_empty\
            + !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_fifo_empty\ * !\UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_fifo_empty\ * \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_0\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RPi:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\ * \UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RPi:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RPi:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RPi:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_RPi:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * 
              !\UART_RPi:BUART:rx_state_3\ * \UART_RPi:BUART:rx_state_2\ * 
              !Net_104
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RPi:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RPi:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_RPi:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !Net_104 * 
              \UART_RPi:BUART:rx_last\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RPi:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:rx_count_2\ * !\UART_RPi:BUART:rx_count_1\ * 
              !\UART_RPi:BUART:rx_count_0\
        );
        Output = \UART_RPi:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_RPi:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\
        );
        Output = \UART_RPi:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\ * !Net_104
        );
        Output = \UART_RPi:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RPi:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \UART_RPi:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer_L:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196
        );
        Output = \Timer_L:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_188, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196 * \Timer_L:TimerUDB:control_7\ * 
              \Timer_L:TimerUDB:capture_last\
        );
        Output = Net_188 (fanout=1)

    MacroCell: Name=\Timer_R:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_218
        );
        Output = \Timer_R:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_219, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218 * \Timer_R:TimerUDB:control_7\ * 
              \Timer_R:TimerUDB:capture_last\
        );
        Output = Net_219 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadPWM:PwmDatapath:u0\
        PORT MAP (
            clock => Net_137 ,
            cs_addr_1 => \QuadPWM:toggle_1\ ,
            cs_addr_0 => \QuadPWM:toggle_0\ ,
            ce0_comb => \QuadPWM:ce0\ ,
            f0_comb => \QuadPWM:ff0\ ,
            ce1_comb => \QuadPWM:ce1\ ,
            f1_comb => \QuadPWM:ff1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001110000110010000101000111011100110100011101110001010001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111011000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "11111111"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RPi:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            cs_addr_2 => \UART_RPi:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RPi:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RPi:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RPi:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RPi:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RPi:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            cs_addr_0 => \UART_RPi:BUART:counter_load_not\ ,
            ce0_reg => \UART_RPi:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RPi:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RPi:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            cs_addr_2 => \UART_RPi:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_RPi:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RPi:BUART:rx_bitclk_enable\ ,
            route_si => Net_104 ,
            f0_load => \UART_RPi:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RPi:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RPi:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_366 ,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_L:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_L:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_366 ,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_L:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_L:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_L:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_L:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_366 ,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_L:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_L:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_L:TimerUDB:status_2\ ,
            chain_in => \Timer_L:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_L:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_223 ,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_R:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_R:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_223 ,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_R:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_R:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_R:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_R:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_223 ,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_R:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_R:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_R:TimerUDB:status_2\ ,
            chain_in => \Timer_R:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_R:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_137 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RPi:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            status_3 => \UART_RPi:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RPi:BUART:tx_status_2\ ,
            status_1 => \UART_RPi:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RPi:BUART:tx_status_0\ ,
            interrupt => Net_179 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RPi:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            status_5 => \UART_RPi:BUART:rx_status_5\ ,
            status_4 => \UART_RPi:BUART:rx_status_4\ ,
            status_3 => \UART_RPi:BUART:rx_status_3\ ,
            interrupt => Net_263 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_L:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_196 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_L:TimerUDB:status_3\ ,
            status_2 => \Timer_L:TimerUDB:status_2\ ,
            status_1 => \Timer_L:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_L:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_R:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_218 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_R:TimerUDB:status_3\ ,
            status_2 => \Timer_R:TimerUDB:status_2\ ,
            status_1 => \Timer_R:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_R:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StepperDriver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StepperDriver:control_7\ ,
            control_6 => \StepperDriver:control_6\ ,
            control_5 => \StepperDriver:control_5\ ,
            control_4 => \StepperDriver:control_4\ ,
            control_3 => Net_36 ,
            control_2 => Net_35 ,
            control_1 => Net_34 ,
            control_0 => Net_23 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_137 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TB9051_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TB9051_EN:control_7\ ,
            control_6 => \TB9051_EN:control_6\ ,
            control_5 => \TB9051_EN:control_5\ ,
            control_4 => \TB9051_EN:control_4\ ,
            control_3 => \TB9051_EN:control_3\ ,
            control_2 => \TB9051_EN:control_2\ ,
            control_1 => Net_241 ,
            control_0 => Net_251 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\US_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \US_L:control_7\ ,
            control_6 => \US_L:control_6\ ,
            control_5 => \US_L:control_5\ ,
            control_4 => \US_L:control_4\ ,
            control_3 => \US_L:control_3\ ,
            control_2 => \US_L:control_2\ ,
            control_1 => \US_L:control_1\ ,
            control_0 => Net_192 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_L:TimerUDB:control_7\ ,
            control_6 => \Timer_L:TimerUDB:control_6\ ,
            control_5 => \Timer_L:TimerUDB:control_5\ ,
            control_4 => \Timer_L:TimerUDB:control_4\ ,
            control_3 => \Timer_L:TimerUDB:control_3\ ,
            control_2 => \Timer_L:TimerUDB:control_2\ ,
            control_1 => \Timer_L:TimerUDB:control_1\ ,
            control_0 => \Timer_L:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_R:TimerUDB:control_7\ ,
            control_6 => \Timer_R:TimerUDB:control_6\ ,
            control_5 => \Timer_R:TimerUDB:control_5\ ,
            control_4 => \Timer_R:TimerUDB:control_4\ ,
            control_3 => \Timer_R:TimerUDB:control_3\ ,
            control_2 => \Timer_R:TimerUDB:control_2\ ,
            control_1 => \Timer_R:TimerUDB:control_1\ ,
            control_0 => \Timer_R:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\US_R:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \US_R:control_7\ ,
            control_6 => \US_R:control_6\ ,
            control_5 => \US_R:control_5\ ,
            control_4 => \US_R:control_4\ ,
            control_3 => \US_R:control_3\ ,
            control_2 => \US_R:control_2\ ,
            control_1 => \US_R:control_1\ ,
            control_0 => Net_244 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RPi:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_RPi:Net_9\ ,
            load => \UART_RPi:BUART:rx_counter_load\ ,
            count_6 => \UART_RPi:BUART:rx_count_6\ ,
            count_5 => \UART_RPi:BUART:rx_count_5\ ,
            count_4 => \UART_RPi:BUART:rx_count_4\ ,
            count_3 => \UART_RPi:BUART:rx_count_3\ ,
            count_2 => \UART_RPi:BUART:rx_count_2\ ,
            count_1 => \UART_RPi:BUART:rx_count_1\ ,
            count_0 => \UART_RPi:BUART:rx_count_0\ ,
            tc => \UART_RPi:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =rxDMA
        PORT MAP (
            dmareq => Net_263 ,
            termin => zero ,
            termout => Net_178 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RPi:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_179 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_RPi:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =E_L
        PORT MAP (
            interrupt => Net_188 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RXcmplt
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =E_R
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   42 :  150 :  192 : 21.88 %
  Unique P-terms              :   69 :  315 :  384 : 17.97 %
  Total P-terms               :   80 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.145ms
Tech Mapping phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Echo_L(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_R(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RPi_RX(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RPi_Tx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : STP_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : STP_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : STP_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : STP_3(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : TB_EN(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TB_ENB(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : TB_PWM1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : TB_PWM2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : TB_PWM3(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TB_PWM4(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Trig_L(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Trig_R(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : \UART:tx(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.52
                   Pterms :            3.12
               Macrocells :            1.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       7.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_266, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:txn\
        );
        Output = Net_266 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RPi:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_RPi:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_fifo_notfull\
        );
        Output = \UART_RPi:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_fifo_empty\ * \UART_RPi:BUART:tx_state_2\
        );
        Output = \UART_RPi:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_RPi:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        status_3 => \UART_RPi:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RPi:BUART:tx_status_2\ ,
        status_1 => \UART_RPi:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RPi:BUART:tx_status_0\ ,
        interrupt => Net_179 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\
        );
        Output = \UART_RPi:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:rx_count_2\ * !\UART_RPi:BUART:rx_count_1\ * 
              !\UART_RPi:BUART:rx_count_0\
        );
        Output = \UART_RPi:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RPi:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !Net_104 * 
              \UART_RPi:BUART:rx_last\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\ * !Net_104
        );
        Output = \UART_RPi:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RPi:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \UART_RPi:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * 
              !\UART_RPi:BUART:rx_state_3\ * \UART_RPi:BUART:rx_state_2\ * 
              !Net_104
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_RPi:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        load => \UART_RPi:BUART:rx_counter_load\ ,
        count_6 => \UART_RPi:BUART:rx_count_6\ ,
        count_5 => \UART_RPi:BUART:rx_count_5\ ,
        count_4 => \UART_RPi:BUART:rx_count_4\ ,
        count_3 => \UART_RPi:BUART:rx_count_3\ ,
        count_2 => \UART_RPi:BUART:rx_count_2\ ,
        count_1 => \UART_RPi:BUART:rx_count_1\ ,
        count_0 => \UART_RPi:BUART:rx_count_0\ ,
        tc => \UART_RPi:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RPi:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RPi:BUART:rx_fifonotempty\ * 
              \UART_RPi:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RPi:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RPi:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * 
              \UART_RPi:BUART:rx_bitclk_enable\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_5\
            + !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              \UART_RPi:BUART:rx_state_0\ * !\UART_RPi:BUART:rx_state_3\ * 
              !\UART_RPi:BUART:rx_state_2\ * !\UART_RPi:BUART:rx_count_6\ * 
              !\UART_RPi:BUART:rx_count_4\
        );
        Output = \UART_RPi:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RPi:BUART:tx_ctrl_mark_last\ * 
              !\UART_RPi:BUART:rx_state_0\ * \UART_RPi:BUART:rx_state_3\ * 
              \UART_RPi:BUART:rx_state_2\
        );
        Output = \UART_RPi:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RPi:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RPi:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RPi:BUART:rx_load_fifo\ * \UART_RPi:BUART:rx_fifofull\
        );
        Output = \UART_RPi:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RPi:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        cs_addr_2 => \UART_RPi:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_RPi:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RPi:BUART:rx_bitclk_enable\ ,
        route_si => Net_104 ,
        f0_load => \UART_RPi:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RPi:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RPi:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RPi:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        status_5 => \UART_RPi:BUART:rx_status_5\ ,
        status_4 => \UART_RPi:BUART:rx_status_4\ ,
        status_3 => \UART_RPi:BUART:rx_status_3\ ,
        interrupt => Net_263 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RPi:BUART:txn\ * \UART_RPi:BUART:tx_state_1\ * 
              !\UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:txn\ * \UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_shift_out\ * !\UART_RPi:BUART:tx_state_2\
            + !\UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\ * !\UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_shift_out\ * !\UART_RPi:BUART:tx_state_2\ * 
              !\UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RPi:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\ * \UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_137 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RPi:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_counter_dp\ * \UART_RPi:BUART:tx_bitclk\
            + \UART_RPi:BUART:tx_state_0\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RPi:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RPi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RPi:BUART:tx_fifo_empty\
            + !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_fifo_empty\ * !\UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_1\ * \UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\ * 
              \UART_RPi:BUART:tx_fifo_empty\ * \UART_RPi:BUART:tx_state_2\
            + \UART_RPi:BUART:tx_state_0\ * !\UART_RPi:BUART:tx_state_2\ * 
              \UART_RPi:BUART:tx_bitclk\
        );
        Output = \UART_RPi:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RPi:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        cs_addr_2 => \UART_RPi:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RPi:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RPi:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RPi:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RPi:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RPi:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RPi:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              \UART_RPi:BUART:tx_bitclk_enable_pre\
            + !\UART_RPi:BUART:tx_state_1\ * !\UART_RPi:BUART:tx_state_0\ * 
              !\UART_RPi:BUART:tx_state_2\
        );
        Output = \UART_RPi:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_RPi:Net_9\ ,
        cs_addr_0 => \UART_RPi:BUART:counter_load_not\ ,
        ce0_reg => \UART_RPi:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RPi:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadPWM:toggle_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadPWM:toggle_0\
        );
        Output = \QuadPWM:toggle_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_282, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * \QuadPWM:ce1\ * 
              !Net_282 * !\QuadPWM:ff1\
            + \QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * Net_282 * 
              \QuadPWM:ff1\
        );
        Output = Net_282 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadPWM:PwmDatapath:u0\
    PORT MAP (
        clock => Net_137 ,
        cs_addr_1 => \QuadPWM:toggle_1\ ,
        cs_addr_0 => \QuadPWM:toggle_0\ ,
        ce0_comb => \QuadPWM:ce0\ ,
        f0_comb => \QuadPWM:ff0\ ,
        ce1_comb => \QuadPWM:ce1\ ,
        f1_comb => \QuadPWM:ff1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0010000001110000110010000101000111011100110100011101110001010001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111011000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "11111111"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_283, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * !\QuadPWM:ff0\ * 
              \QuadPWM:ce1\ * !Net_283
            + !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * \QuadPWM:ff0\ * 
              Net_283
        );
        Output = Net_283 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * !\PWM:PWMUDB:prevCompare1\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:prevCompare1\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:prevCompare1\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_366, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196
        );
        Output = Net_366 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              !\PWM:PWMUDB:cmp1_eq\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_366 ,
        cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
        f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_L:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_L:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_L:TimerUDB:control_7\ ,
        control_6 => \Timer_L:TimerUDB:control_6\ ,
        control_5 => \Timer_L:TimerUDB:control_5\ ,
        control_4 => \Timer_L:TimerUDB:control_4\ ,
        control_3 => \Timer_L:TimerUDB:control_3\ ,
        control_2 => \Timer_L:TimerUDB:control_2\ ,
        control_1 => \Timer_L:TimerUDB:control_1\ ,
        control_0 => \Timer_L:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_239, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce0\
            + Net_239 * !\QuadPWM:toggle_1\ * \QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_239 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadPWM:toggle_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \QuadPWM:toggle_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_202, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_1\ * 
              \PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * \PWM:PWMUDB:control_1\ * 
              !\PWM:PWMUDB:control_0\ * \PWM:PWMUDB:runmode_enable\ * 
              \PWM:PWMUDB:cmp1_less\
            + !\PWM:PWMUDB:control_2\ * !\PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_eq\
            + \PWM:PWMUDB:control_2\ * \PWM:PWMUDB:runmode_enable\ * 
              !\PWM:PWMUDB:cmp1_less\
            + \PWM:PWMUDB:control_1\ * \PWM:PWMUDB:control_0\ * 
              \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_202 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_240, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_137) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              !\QuadPWM:ff0\ * \QuadPWM:ce1\
            + Net_240 * !\QuadPWM:toggle_1\ * !\QuadPWM:toggle_0\ * 
              \QuadPWM:ff0\
        );
        Output = Net_240 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_137 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_R:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218 * \Timer_R:TimerUDB:control_7\ * 
              \Timer_R:TimerUDB:capture_last\
        );
        Output = \Timer_R:TimerUDB:capt_fifo_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_223, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218
        );
        Output = Net_223 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_223 ,
        cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
        f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_R:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_R:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_R:TimerUDB:control_7\ ,
        control_6 => \Timer_R:TimerUDB:control_6\ ,
        control_5 => \Timer_R:TimerUDB:control_5\ ,
        control_4 => \Timer_R:TimerUDB:control_4\ ,
        control_3 => \Timer_R:TimerUDB:control_3\ ,
        control_2 => \Timer_R:TimerUDB:control_2\ ,
        control_1 => \Timer_R:TimerUDB:control_1\ ,
        control_0 => \Timer_R:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_L:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L:TimerUDB:control_7\ * \Timer_L:TimerUDB:per_zero\
        );
        Output = \Timer_L:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_188, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196 * \Timer_L:TimerUDB:control_7\ * 
              \Timer_L:TimerUDB:capture_last\
        );
        Output = Net_188 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_366 ,
        cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
        f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_L:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_L:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_L:TimerUDB:status_2\ ,
        chain_in => \Timer_L:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_L:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_L:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_196 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_L:TimerUDB:status_3\ ,
        status_2 => \Timer_L:TimerUDB:status_2\ ,
        status_1 => \Timer_L:TimerUDB:capt_fifo_load\ ,
        status_0 => \Timer_L:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\StepperDriver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StepperDriver:control_7\ ,
        control_6 => \StepperDriver:control_6\ ,
        control_5 => \StepperDriver:control_5\ ,
        control_4 => \StepperDriver:control_4\ ,
        control_3 => Net_36 ,
        control_2 => Net_35 ,
        control_1 => Net_34 ,
        control_0 => Net_23 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_L:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_196 * \Timer_L:TimerUDB:control_7\ * 
              \Timer_L:TimerUDB:capture_last\
        );
        Output = \Timer_L:TimerUDB:capt_fifo_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_L:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_196
        );
        Output = \Timer_L:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_L:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_366 ,
        cs_addr_1 => \Timer_L:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_L:TimerUDB:per_zero\ ,
        f0_load => \Timer_L:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_L:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_L:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_L:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_L:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\TB9051_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TB9051_EN:control_7\ ,
        control_6 => \TB9051_EN:control_6\ ,
        control_5 => \TB9051_EN:control_5\ ,
        control_4 => \TB9051_EN:control_4\ ,
        control_3 => \TB9051_EN:control_3\ ,
        control_2 => \TB9051_EN:control_2\ ,
        control_1 => Net_241 ,
        control_0 => Net_251 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_223 ,
        cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
        f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_R:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_R:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_R:TimerUDB:status_2\ ,
        chain_in => \Timer_R:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_R:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\US_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \US_L:control_7\ ,
        control_6 => \US_L:control_6\ ,
        control_5 => \US_L:control_5\ ,
        control_4 => \US_L:control_4\ ,
        control_3 => \US_L:control_3\ ,
        control_2 => \US_L:control_2\ ,
        control_1 => \US_L:control_1\ ,
        control_0 => Net_192 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_R:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R:TimerUDB:control_7\ * \Timer_R:TimerUDB:per_zero\
        );
        Output = \Timer_R:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_R:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_218
        );
        Output = \Timer_R:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_219, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_218 * \Timer_R:TimerUDB:control_7\ * 
              \Timer_R:TimerUDB:capture_last\
        );
        Output = Net_219 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_R:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_223 ,
        cs_addr_1 => \Timer_R:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_R:TimerUDB:per_zero\ ,
        f0_load => \Timer_R:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_R:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_R:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_R:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_R:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Timer_R:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_218 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_R:TimerUDB:status_3\ ,
        status_2 => \Timer_R:TimerUDB:status_2\ ,
        status_1 => \Timer_R:TimerUDB:capt_fifo_load\ ,
        status_0 => \Timer_R:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\US_R:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \US_R:control_7\ ,
        control_6 => \US_R:control_6\ ,
        control_5 => \US_R:control_5\ ,
        control_4 => \US_R:control_4\ ,
        control_3 => \US_R:control_3\ ,
        control_2 => \US_R:control_2\ ,
        control_1 => \US_R:control_1\ ,
        control_0 => Net_244 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =E_L
        PORT MAP (
            interrupt => Net_188 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =E_R
        PORT MAP (
            interrupt => Net_219 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =RXcmplt
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_RPi:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART_RPi:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_179 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =rxDMA
        PORT MAP (
            dmareq => Net_263 ,
            termin => zero ,
            termout => Net_178 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_L(0)__PA ,
        fb => Net_196 ,
        pad => Echo_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_R(0)__PA ,
        fb => Net_218 ,
        pad => Echo_R(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SG90(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SG90(0)__PA ,
        pin_input => Net_202 ,
        pad => SG90(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trig_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_R(0)__PA ,
        pin_input => Net_244 ,
        pad => Trig_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trig_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig_L(0)__PA ,
        pin_input => Net_192 ,
        pad => Trig_L(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = TB_PWM3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_PWM3(0)__PA ,
        pin_input => Net_282 ,
        pad => TB_PWM3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TB_PWM4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_PWM4(0)__PA ,
        pin_input => Net_283 ,
        pad => TB_PWM4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = TB_PWM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_PWM1(0)__PA ,
        pin_input => Net_239 ,
        pad => TB_PWM1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TB_PWM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_PWM2(0)__PA ,
        pin_input => Net_240 ,
        pad => TB_PWM2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RPi_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RPi_Tx(0)__PA ,
        pin_input => Net_266 ,
        pad => RPi_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RPi_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RPi_RX(0)__PA ,
        fb => Net_104 ,
        pad => RPi_RX(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = STP_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STP_0(0)__PA ,
        pin_input => Net_23 ,
        pad => STP_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = STP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STP_1(0)__PA ,
        pin_input => Net_34 ,
        pad => STP_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = STP_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STP_2(0)__PA ,
        pin_input => Net_35 ,
        pad => STP_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = STP_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STP_3(0)__PA ,
        pin_input => Net_36 ,
        pad => STP_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = TB_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_EN(0)__PA ,
        pin_input => Net_251 ,
        pad => TB_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TB_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TB_ENB(0)__PA ,
        pin_input => Net_241 ,
        pad => TB_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_RPi:Net_9\ ,
            dclk_0 => \UART_RPi:Net_9_local\ ,
            dclk_glb_1 => Net_137 ,
            dclk_1 => Net_137_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Echo_L(0) | FB(Net_196)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Echo_R(0) | FB(Net_218)
     |   2 |       |      NONE |         CMOS_OUT |      SG90(0) | In(Net_202)
     |   5 |     * |      NONE |         CMOS_OUT |    Trig_R(0) | In(Net_244)
     |   6 |     * |      NONE |         CMOS_OUT |    Trig_L(0) | In(Net_192)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |   TB_PWM3(0) | In(Net_282)
     |   5 |     * |      NONE |         CMOS_OUT |   TB_PWM4(0) | In(Net_283)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   TB_PWM1(0) | In(Net_239)
     |   1 |     * |      NONE |         CMOS_OUT |   TB_PWM2(0) | In(Net_240)
     |   2 |     * |      NONE |         CMOS_OUT |    RPi_Tx(0) | In(Net_266)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    RPi_RX(0) | FB(Net_104)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     STP_0(0) | In(Net_23)
     |   1 |     * |      NONE |         CMOS_OUT |     STP_1(0) | In(Net_34)
     |   2 |     * |      NONE |         CMOS_OUT |     STP_2(0) | In(Net_35)
     |   3 |     * |      NONE |         CMOS_OUT |     STP_3(0) | In(Net_36)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |     TB_EN(0) | In(Net_251)
     |   3 |     * |      NONE |         CMOS_OUT |    TB_ENB(0) | In(Net_241)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |     SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |     SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   7 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | 
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.060ms
Digital Placement phase: Elapsed time ==> 1s.888ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC5_Team13Project_r.vh2" --pcf-path "PSoC5_Team13Project.pco" --des-name "PSoC5_Team13Project" --dsf-path "PSoC5_Team13Project.dsf" --sdc-path "PSoC5_Team13Project.sdc" --lib-path "PSoC5_Team13Project_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.899ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC5_Team13Project_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.392ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.096ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.106ms
API generation phase: Elapsed time ==> 1s.506ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
