VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2909-gdadca7ecf
Compiled: 2022-10-10T11:55:04
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml down_counter.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/./down_counter/build/down_counter_dummy.sdc --route


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: down_counter

# Loading Architecture Description
# Loading Architecture Description took 0.60 seconds (max_rss 27.8 MiB, delta_rss +24.0 MiB)
# Building complex block graph
# Building complex block graph took 0.16 seconds (max_rss 34.6 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 36.7 MiB, delta_rss +2.1 MiB)
# Clean circuit
Absorbed 1212 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   37 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 143
# Clean circuit took 0.01 seconds (max_rss 38.0 MiB, delta_rss +1.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 38.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 38.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 185
    .input    :      11
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      21
    C_FRAG    :      32
    F_FRAG    :       2
    GND       :       1
    Q_FRAG    :      36
    T_FRAG    :      70
    VCC       :       1
  Nets  : 175
    Avg Fanout:     8.0
    Max Fanout:   593.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clk_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2305 (possibly data used as clock)
  Timing Graph Nodes: 1573
  Timing Graph Edges: 2531
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 38.0 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2305' Fanout: 10 pins (0.6%), 10 blocks (5.4%)
  Netlist Clock 'sys_clk' Fanout: 28 pins (1.8%), 28 blocks (15.1%)
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/./down_counter/build/down_counter_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2305' Source: 'clk_dffe_Q.QZ[0]'
  Constrained Clock 'sys_clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 38.0 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: down_counter.net
Circuit placement file: down_counter.place
Circuit routing file: down_counter.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/./down_counter/build/down_counter_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'down_counter.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.052901 seconds).
# Load Packing took 0.06 seconds (max_rss 39.4 MiB, delta_rss +1.4 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #89 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #90 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 121
Netlist num_blocks: 91
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 67.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 21.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 11
Netlist output pins: 52


Pb types usage...
  PB-LOGIC          : 67
   LOGIC            : 67
    FRAGS           : 67
     c_frag_modes   : 67
      SINGLE        : 32
       c_frag       : 32
      SPLIT         : 35
       b_frag       : 35
       t_frag       : 35
     f_frag         : 2
     q_frag_modes   : 36
      INT           : 33
       q_frag       : 33
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 21
   BIDIR            : 21
    INPUT           : 11
     bidir          : 11
     inpad          : 11
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		67	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		21	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.07 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.08 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.66 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 39.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 1.00 seconds (max_rss 345.3 MiB, delta_rss +305.7 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.89 seconds (max_rss 392.9 MiB, delta_rss +353.4 MiB)

# Load Placement
Reading down_counter.place.

Successfully read down_counter.place.

# Load Placement took 0.00 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 48.55 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 48.56 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 805 ( 61.5%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   2 (  0.2%) |
[      0.3:      0.4)  36 (  2.8%) |**
[      0.4:      0.5)  57 (  4.4%) |***
[      0.5:      0.6)  61 (  4.7%) |****
[      0.6:      0.7)  38 (  2.9%) |**
[      0.7:      0.8)  57 (  4.4%) |***
[      0.8:      0.9)  68 (  5.2%) |****
[      0.9:        1) 185 ( 14.1%) |***********
## Initializing router criticalities took 0.01 seconds (max_rss 451.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   23.6     0.0    0 4.4e+07     121    1309    2179 ( 0.156%)   35536 ( 2.5%)   59.712     -2121.    -59.712      0.000      0.000      N/A
   2   20.5     4.0    0 3.6e+07     117     905    1091 ( 0.078%)   36348 ( 2.6%)   59.790     -2126.    -59.790      0.000      0.000      N/A
   3   17.2     5.2    0 3.0e+07      81     662     721 ( 0.052%)   36389 ( 2.6%)   59.711     -2123.    -59.711      0.000      0.000      N/A
   4   13.0     6.8    0 2.2e+07      69     545     456 ( 0.033%)   36712 ( 2.6%)   59.675     -2124.    -59.675      0.000      0.000      N/A
   5    9.2     8.8    0 1.6e+07      50     397     259 ( 0.019%)   36814 ( 2.6%)   59.675     -2126.    -59.675      0.000      0.000      N/A
   6    9.2    11.4    0 1.6e+07      44     294     186 ( 0.013%)   36957 ( 2.6%)   59.701     -2129.    -59.701      0.000      0.000      N/A
   7    9.3    14.9    0 1.4e+07      37     225     123 ( 0.009%)   37090 ( 2.6%)   59.701     -2130.    -59.701      0.000      0.000      N/A
   8    5.9    19.3    0 1.0e+07      27     143      66 ( 0.005%)   37160 ( 2.6%)   59.701     -2130.    -59.701      0.000      0.000      N/A
   9    3.7    25.1    0 6257245      19      80      45 ( 0.003%)   37351 ( 2.6%)   59.701     -2129.    -59.701      0.000      0.000      N/A
  10    3.7    32.6    0 6192783      14      64      21 ( 0.002%)   37390 ( 2.6%)   59.701     -2129.    -59.701      0.000      0.000       17
  11    0.4    42.4    0  776454       7      16      20 ( 0.001%)   37393 ( 2.6%)   59.701     -2130.    -59.701      0.000      0.000       16
  12    1.3    55.1    0 2480117       7      29       9 ( 0.001%)   37433 ( 2.6%)   59.701     -2131.    -59.701      0.000      0.000       17
  13    0.1    71.7    0  203477       4      11       3 ( 0.000%)   37462 ( 2.6%)   59.701     -2131.    -59.701      0.000      0.000       17
  14    0.1    93.2    0  172284       2       6       3 ( 0.000%)   37452 ( 2.6%)   59.701     -2131.    -59.701      0.000      0.000       16
  15    0.1   121.1    0   71240       2       2       3 ( 0.000%)   37453 ( 2.6%)   59.701     -2131.    -59.701      0.000      0.000       16
  16    0.1   157.5    0  141904       2       2       0 ( 0.000%)   37491 ( 2.7%)   59.701     -2131.    -59.701      0.000      0.000       16
Restoring best routing
Critical path: 59.7013 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 805 ( 61.5%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   2 (  0.2%) |
[      0.3:      0.4)  39 (  3.0%) |**
[      0.4:      0.5)  55 (  4.2%) |***
[      0.5:      0.6)  62 (  4.7%) |****
[      0.6:      0.7)  45 (  3.4%) |***
[      0.7:      0.8)  61 (  4.7%) |****
[      0.8:      0.9)  61 (  4.7%) |****
[      0.9:        1) 179 ( 13.7%) |**********
Router Stats: total_nets_routed: 603 total_connections_routed: 4690 total_heap_pushes: 203294538 total_heap_pops: 176074995
# Routing took 119.38 seconds (max_rss 451.7 MiB, delta_rss +58.8 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1020819280
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 17 in 0.000457462 sec
Full Max Req/Worst Slack updates 6 in 8e-05 sec
Incr Max Req/Worst Slack updates 11 in 0.000123228 sec
Incr Criticality updates 5 in 0.000175768 sec
Full Criticality updates 12 in 0.000629614 sec

Average number of bends per net: 257.405  Maximum # of bends: 7381

Number of global nets: 0
Number of routed nets (nonglobal): 121
Wire length results (in units of 1 clb segments)...
	Total wirelength: 35877, average net length: 296.504
	Maximum net length: 9697

Wire length results in terms of physical segments...
	Total wiring segments used: 32451, average wire segments per net: 268.190
	Maximum segments used by a net: 7980
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   62 (  2.4%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   10 (  0.4%) |
[      0.2:      0.3)   88 (  3.4%) |**
[      0.1:      0.2)   64 (  2.5%) |*
[        0:      0.1) 2354 ( 91.1%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.436        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  22.128      635
                         4      70   3.154      623
                         5      70   2.154      658
                         6      78   2.256      623
                         7      77   3.231      623
                         8      28   1.641      623
                         9       8   0.564      623
                        10      10   0.846      665
                        11      64   3.897      623
                        12      76   4.051      647
                        13     176  17.769      623
                        14     228  27.000      623
                        15     224  27.769      623
                        16     208  27.667      623
                        17     257  38.308      623
                        18     245  35.564      725
                        19     251  37.744      623
                        20     235  29.077      623
                        21     196  23.077      623
                        22     186  24.795      623
                        23      14   2.359      623
                        24       9   1.795      623
                        25      10   1.154      657
                        26      30   2.641      634
                        27     210  21.026      623
                        28     220  34.744      623
                        29     184  17.641      624
                        30      18   1.590      625
                        31      25   1.795      626
                        32      63  16.128      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  55.343      848
                         4      36   3.514      874
                         5      46   2.457      819
                         6      29   7.029      760
                         7      46   4.200      761
                         8      29   6.486      761
                         9      55   8.657      761
                        10      37   6.514      757
                        11      27   3.714      775
                        12     178  21.286      757
                        13     194  19.257      761
                        14     209  26.543      761
                        15     182  23.057      761
                        16     192  21.371      761
                        17     191  25.800      761
                        18     171  20.800      761
                        19     174  39.371      816
                        20     247  58.257      761
                        21     257  62.257      883
                        22     209  52.714      761
                        23     163  39.000      761
                        24      41   7.000      761
                        25      11   1.029      761
                        26      40   3.229      757
                        27       9   0.629      775
                        28      30   2.971      757
                        29       0   0.000      761
                        30      29   2.600      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.05e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0203
                                   vcc    3       0.222
                                   gnd    4       0.229
                                  hop1    5      0.0255
                                  hop2    6      0.0381
                                  hop3    7      0.0128
                                  hop4    8      0.0419
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0214
                              2      0.0381
                              3      0.0128
                              4      0.0419


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:    7e-09)  3 (  5.9%) |******
[    7e-09:  9.7e-09) 24 ( 47.1%) |************************************************
[  9.7e-09:  1.2e-08) 13 ( 25.5%) |**************************
[  1.2e-08:  1.5e-08)  2 (  3.9%) |****
[  1.5e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:    2e-08)  0 (  0.0%) |
[    2e-08:  2.3e-08)  0 (  0.0%) |
[  2.3e-08:  2.6e-08)  4 (  7.8%) |********
[  2.6e-08:  2.9e-08)  4 (  7.8%) |********
[  2.9e-08:  3.1e-08)  1 (  2.0%) |**

Final intra-domain worst hold slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2305 to $auto$clkbufmap.cc:247:execute$2305 worst hold slack: 7.76015 ns
  sys_clk to sys_clk worst hold slack: 4.35131 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2305 worst hold slack: 6.39551 ns
  $auto$clkbufmap.cc:247:execute$2305 to virtual_io_clock worst hold slack: 23.493 ns

Final critical path delay (least slack): 59.7013 ns
Final setup Worst Negative Slack (sWNS): -59.7013 ns
Final setup Total Negative Slack (sTNS): -2129.76 ns

Final setup slack histogram:
[   -6e-08: -5.5e-08) 16 ( 31.4%) |************************************************
[ -5.5e-08: -5.1e-08) 10 ( 19.6%) |******************************
[ -5.1e-08: -4.7e-08)  0 (  0.0%) |
[ -4.7e-08: -4.3e-08)  1 (  2.0%) |***
[ -4.3e-08: -3.8e-08)  0 (  0.0%) |
[ -3.8e-08: -3.4e-08)  5 (  9.8%) |***************
[ -3.4e-08:   -3e-08)  3 (  5.9%) |*********
[   -3e-08: -2.5e-08)  5 (  9.8%) |***************
[ -2.5e-08: -2.1e-08)  3 (  5.9%) |*********
[ -2.1e-08: -1.7e-08)  8 ( 15.7%) |************************

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2305 to $auto$clkbufmap.cc:247:execute$2305 CPD: 36.3703 ns (27.495 MHz)
  sys_clk to sys_clk CPD: 59.7013 ns (16.7501 MHz)

Final inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$2305 to virtual_io_clock CPD: 45.022 ns (22.2114 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2305 CPD: 19.67 ns (50.8389 MHz)

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2305 to $auto$clkbufmap.cc:247:execute$2305 worst setup slack: -36.3703 ns
  sys_clk to sys_clk worst setup slack: -59.7013 ns

Final inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$2305 to virtual_io_clock worst setup slack: -45.022 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2305 worst setup slack: -19.67 ns

Final geomean non-virtual intra-domain period: 46.5977 ns (21.4603 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 21.3389 ns (46.8628 MHz)

Incr Slack updates 1 in 3.9385e-05 sec
Full Max Req/Worst Slack updates 1 in 1.5769e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.3846e-05 sec
Flow timing analysis took 0.0273415 seconds (0.0245297 STA, 0.00281177 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 171.96 seconds (max_rss 451.7 MiB)
