[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9612       tick       2998916       1364819       1313075       2998916 
      2   9612       tick       4569931       2192574       2176859       4569931 
      3   9612       tick       4584074       2198866       2180473       4584074 
      4   9612       tick       4568657       2191442       2172648       4568657 
      5   9612       tick       4573385       2193496       2177380       4573385 
      6   9612       tick       4590097       2200983       2179771       4590097 
      7   9612       tick       4567781       2192171       2166245       4567781 
      8   9612       tick       4569093       2192311       2171484       4569093 
      9   9612       tick       4567221       2190893       2167777       4567221 
     10   9612       tick       4573138       2193343       2174820       4573138 
     11   9612       tick       4577724       2194443       2178451       4577724 
     12   9612       tick       4569305       2192359       2173793       4569305 
     13   9612       tick       4566805       2190955       2174965       4566805 
     14   9612       tick       4582689       2197816       2179259       4582689 
     15   9612       tick       4568212       2190646       2169277       4568212 
     16   9612       tick       4566673       2190496       2173423       4566673 
     17   9612       tick       4579485       2196560       2179762       4579485 
     18   9612       tick       4572038       2192230       2175463       4572038 
     19   9612       tick       4575682       2194798       2173201       4575682 
     20   9612       exit       1774891        850845        837996       1774891 
