08:55:21 INFO  : Registering command handlers for SDK TCF services
08:55:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\espero\git\UFBmod\SW\temp_xsdb_launch_script.tcl
08:55:26 INFO  : XSCT server has started successfully.
08:55:27 INFO  : Successfully done setting XSCT server connection channel  
08:55:27 INFO  : Successfully done setting SDK workspace  
08:55:27 INFO  : Processing command line option -hwspec C:/Users/espero/git/UFBmod/SW/top.hdf.
09:12:23 INFO  : Example project sreg_spi_bootloader_bsp_xgpio_example_1 has been created successfully.
09:37:49 INFO  : Refreshed build settings on project sreg_spi_bootloader
09:37:49 INFO  : Refreshed build settings on project sreg_spi_bootloader_bsp_xgpio_example_1
10:11:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553763127595,  Project:1553758846854
10:11:31 INFO  : Project top_hw_platform_0's source hardware specification located at C:/Users/espero/git/UFBmod/SW/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:12:04 INFO  : Copied contents of C:/Users/espero/git/UFBmod/SW/top.hdf into \top_hw_platform_0\system.hdf.
10:12:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:12:08 INFO  : 
10:12:09 INFO  : Updating hardware inferred compiler options for sreg_spi_bootloader.
10:12:10 INFO  : Updating hardware inferred compiler options for sreg_spi_bootloader_bsp_xgpio_example_1.
10:12:10 INFO  : Clearing existing target manager status.
10:12:10 INFO  : Closing and re-opening the MSS file of ther project sreg_spi_bootloader_bsp
10:12:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:12:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:43:45 INFO  : Inferring section assignments and sizes from elf file: C:\Users\espero\git\UFBmod\SW\FW\Debug\FW.elf
10:44:40 INFO  : Successfully generated C:\Users\espero\git\UFBmod\SW\FW\src\lscript.ld.
10:44:40 INFO  : Applying linker script to all configurations of project FW.
10:44:40 INFO  : Setting rebuild state to true for all configurations of project FW.
10:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A9FE8BA" && level==0} -index 0' command is executed.
10:49:42 INFO  : FPGA configured successfully with bitstream "C:/Users/espero/git/UFBmod/SW/top_hw_platform_0/download.bit"
