{"top":"global.resnet_1x1",
"namespaces":{
  "global":{
    "modules":{
      "aff__U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U123.in","_U124.out"],
          ["coeff_U126.in","_U127.out"],
          ["coeff_U129.in","_U130.out"],
          ["coeff_U132.in","_U133.out"],
          ["coeff_U135.in","_U136.out"],
          ["coeff_U138.in","_U139.out"],
          ["coeff_U141.in","_U142.out"],
          ["coeff_U144.in","_U145.out"],
          ["mul_d0__U122.out","add_all__U147.in0"],
          ["mul_d1__U125.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["mul_d2__U128.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d3__U131.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["mul_d4__U134.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d5__U137.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d6__U140.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d7__U143.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["const_term_U146.out","add_all__U154.in1"],
          ["self.out","add_all__U154.out"],
          ["self.clk","coeff_U123.clk"],
          ["mul_d0__U122.in0","coeff_U123.out"],
          ["self.clk","coeff_U126.clk"],
          ["mul_d1__U125.in0","coeff_U126.out"],
          ["self.clk","coeff_U129.clk"],
          ["mul_d2__U128.in0","coeff_U129.out"],
          ["self.clk","coeff_U132.clk"],
          ["mul_d3__U131.in0","coeff_U132.out"],
          ["self.clk","coeff_U135.clk"],
          ["mul_d4__U134.in0","coeff_U135.out"],
          ["self.clk","coeff_U138.clk"],
          ["mul_d5__U137.in0","coeff_U138.out"],
          ["self.clk","coeff_U141.clk"],
          ["mul_d6__U140.in0","coeff_U141.out"],
          ["self.clk","coeff_U144.clk"],
          ["mul_d7__U143.in0","coeff_U144.out"],
          ["self.d.0","mul_d0__U122.in1"],
          ["self.d.1","mul_d1__U125.in1"],
          ["self.d.2","mul_d2__U128.in1"],
          ["self.d.3","mul_d3__U131.in1"],
          ["self.d.4","mul_d4__U134.in1"],
          ["self.d.5","mul_d5__U137.in1"],
          ["self.d.6","mul_d6__U140.in1"],
          ["self.d.7","mul_d7__U143.in1"]
        ]
      },
      "aff__U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U224.in","_U225.out"],
          ["coeff_U227.in","_U228.out"],
          ["coeff_U230.in","_U231.out"],
          ["mul_d0__U223.out","add_all__U233.in0"],
          ["mul_d1__U226.out","add_all__U233.in1"],
          ["add_all__U234.in0","add_all__U233.out"],
          ["mul_d2__U229.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["const_term_U232.out","add_all__U235.in1"],
          ["self.out","add_all__U235.out"],
          ["self.clk","coeff_U224.clk"],
          ["mul_d0__U223.in0","coeff_U224.out"],
          ["self.clk","coeff_U227.clk"],
          ["mul_d1__U226.in0","coeff_U227.out"],
          ["self.clk","coeff_U230.clk"],
          ["mul_d2__U229.in0","coeff_U230.out"],
          ["self.d.0","mul_d0__U223.in1"],
          ["self.d.1","mul_d1__U226.in1"],
          ["self.d.2","mul_d2__U229.in1"]
        ]
      },
      "aff__U242":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U244.in","_U245.out"],
          ["coeff_U247.in","_U248.out"],
          ["coeff_U250.in","_U251.out"],
          ["mul_d0__U243.out","add_all__U253.in0"],
          ["mul_d1__U246.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["mul_d2__U249.out","add_all__U254.in1"],
          ["add_all__U255.in0","add_all__U254.out"],
          ["const_term_U252.out","add_all__U255.in1"],
          ["self.out","add_all__U255.out"],
          ["self.clk","coeff_U244.clk"],
          ["mul_d0__U243.in0","coeff_U244.out"],
          ["self.clk","coeff_U247.clk"],
          ["mul_d1__U246.in0","coeff_U247.out"],
          ["self.clk","coeff_U250.clk"],
          ["mul_d2__U249.in0","coeff_U250.out"],
          ["self.d.0","mul_d0__U243.in1"],
          ["self.d.1","mul_d1__U246.in1"],
          ["self.d.2","mul_d2__U249.in1"]
        ]
      },
      "aff__U258":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00018800"]}
          },
          "_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c400"]}
          },
          "_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003100"]}
          },
          "_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000030ff"]}
          },
          "mul_d0__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U260.in","_U261.out"],
          ["coeff_U263.in","_U264.out"],
          ["coeff_U266.in","_U267.out"],
          ["coeff_U269.in","_U270.out"],
          ["coeff_U272.in","_U273.out"],
          ["coeff_U275.in","_U276.out"],
          ["coeff_U278.in","_U279.out"],
          ["mul_d0__U259.out","add_all__U281.in0"],
          ["mul_d1__U262.out","add_all__U281.in1"],
          ["add_all__U282.in0","add_all__U281.out"],
          ["mul_d2__U265.out","add_all__U282.in1"],
          ["add_all__U283.in0","add_all__U282.out"],
          ["mul_d3__U268.out","add_all__U283.in1"],
          ["add_all__U284.in0","add_all__U283.out"],
          ["mul_d4__U271.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d5__U274.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["mul_d6__U277.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["const_term_U280.out","add_all__U287.in1"],
          ["self.out","add_all__U287.out"],
          ["self.clk","coeff_U260.clk"],
          ["mul_d0__U259.in0","coeff_U260.out"],
          ["self.clk","coeff_U263.clk"],
          ["mul_d1__U262.in0","coeff_U263.out"],
          ["self.clk","coeff_U266.clk"],
          ["mul_d2__U265.in0","coeff_U266.out"],
          ["self.clk","coeff_U269.clk"],
          ["mul_d3__U268.in0","coeff_U269.out"],
          ["self.clk","coeff_U272.clk"],
          ["mul_d4__U271.in0","coeff_U272.out"],
          ["self.clk","coeff_U275.clk"],
          ["mul_d5__U274.in0","coeff_U275.out"],
          ["self.clk","coeff_U278.clk"],
          ["mul_d6__U277.in0","coeff_U278.out"],
          ["self.d.0","mul_d0__U259.in1"],
          ["self.d.1","mul_d1__U262.in1"],
          ["self.d.2","mul_d2__U265.in1"],
          ["self.d.3","mul_d3__U268.in1"],
          ["self.d.4","mul_d4__U271.in1"],
          ["self.d.5","mul_d5__U274.in1"],
          ["self.d.6","mul_d6__U277.in1"]
        ]
      },
      "aff__U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U314.in","_U315.out"],
          ["coeff_U317.in","_U318.out"],
          ["coeff_U320.in","_U321.out"],
          ["coeff_U323.in","_U324.out"],
          ["coeff_U326.in","_U327.out"],
          ["coeff_U329.in","_U330.out"],
          ["coeff_U332.in","_U333.out"],
          ["mul_d0__U313.out","add_all__U335.in0"],
          ["mul_d1__U316.out","add_all__U335.in1"],
          ["add_all__U336.in0","add_all__U335.out"],
          ["mul_d2__U319.out","add_all__U336.in1"],
          ["add_all__U337.in0","add_all__U336.out"],
          ["mul_d3__U322.out","add_all__U337.in1"],
          ["add_all__U338.in0","add_all__U337.out"],
          ["mul_d4__U325.out","add_all__U338.in1"],
          ["add_all__U339.in0","add_all__U338.out"],
          ["mul_d5__U328.out","add_all__U339.in1"],
          ["add_all__U340.in0","add_all__U339.out"],
          ["mul_d6__U331.out","add_all__U340.in1"],
          ["add_all__U341.in0","add_all__U340.out"],
          ["const_term_U334.out","add_all__U341.in1"],
          ["self.out","add_all__U341.out"],
          ["self.clk","coeff_U314.clk"],
          ["mul_d0__U313.in0","coeff_U314.out"],
          ["self.clk","coeff_U317.clk"],
          ["mul_d1__U316.in0","coeff_U317.out"],
          ["self.clk","coeff_U320.clk"],
          ["mul_d2__U319.in0","coeff_U320.out"],
          ["self.clk","coeff_U323.clk"],
          ["mul_d3__U322.in0","coeff_U323.out"],
          ["self.clk","coeff_U326.clk"],
          ["mul_d4__U325.in0","coeff_U326.out"],
          ["self.clk","coeff_U329.clk"],
          ["mul_d5__U328.in0","coeff_U329.out"],
          ["self.clk","coeff_U332.clk"],
          ["mul_d6__U331.in0","coeff_U332.out"],
          ["self.d.0","mul_d0__U313.in1"],
          ["self.d.1","mul_d1__U316.in1"],
          ["self.d.2","mul_d2__U319.in1"],
          ["self.d.3","mul_d3__U322.in1"],
          ["self.d.4","mul_d4__U325.in1"],
          ["self.d.5","mul_d5__U328.in1"],
          ["self.d.6","mul_d6__U331.in1"]
        ]
      },
      "aff__U353":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00018800"]}
          },
          "_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c400"]}
          },
          "_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000380"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U361":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "mul_d0__U354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U355.in","_U356.out"],
          ["coeff_U358.in","_U359.out"],
          ["coeff_U361.in","_U362.out"],
          ["coeff_U364.in","_U365.out"],
          ["coeff_U367.in","_U368.out"],
          ["coeff_U370.in","_U371.out"],
          ["coeff_U373.in","_U374.out"],
          ["coeff_U376.in","_U377.out"],
          ["mul_d0__U354.out","add_all__U379.in0"],
          ["mul_d1__U357.out","add_all__U379.in1"],
          ["add_all__U380.in0","add_all__U379.out"],
          ["mul_d2__U360.out","add_all__U380.in1"],
          ["add_all__U381.in0","add_all__U380.out"],
          ["mul_d3__U363.out","add_all__U381.in1"],
          ["add_all__U382.in0","add_all__U381.out"],
          ["mul_d4__U366.out","add_all__U382.in1"],
          ["add_all__U383.in0","add_all__U382.out"],
          ["mul_d5__U369.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d6__U372.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["mul_d7__U375.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["const_term_U378.out","add_all__U386.in1"],
          ["self.out","add_all__U386.out"],
          ["self.clk","coeff_U355.clk"],
          ["mul_d0__U354.in0","coeff_U355.out"],
          ["self.clk","coeff_U358.clk"],
          ["mul_d1__U357.in0","coeff_U358.out"],
          ["self.clk","coeff_U361.clk"],
          ["mul_d2__U360.in0","coeff_U361.out"],
          ["self.clk","coeff_U364.clk"],
          ["mul_d3__U363.in0","coeff_U364.out"],
          ["self.clk","coeff_U367.clk"],
          ["mul_d4__U366.in0","coeff_U367.out"],
          ["self.clk","coeff_U370.clk"],
          ["mul_d5__U369.in0","coeff_U370.out"],
          ["self.clk","coeff_U373.clk"],
          ["mul_d6__U372.in0","coeff_U373.out"],
          ["self.clk","coeff_U376.clk"],
          ["mul_d7__U375.in0","coeff_U376.out"],
          ["self.d.0","mul_d0__U354.in1"],
          ["self.d.1","mul_d1__U357.in1"],
          ["self.d.2","mul_d2__U360.in1"],
          ["self.d.3","mul_d3__U363.in1"],
          ["self.d.4","mul_d4__U366.in1"],
          ["self.d.5","mul_d5__U369.in1"],
          ["self.d.6","mul_d6__U372.in1"],
          ["self.d.7","mul_d7__U375.in1"]
        ]
      },
      "aff__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U38.in","_U39.out"],
          ["coeff_U41.in","_U42.out"],
          ["coeff_U44.in","_U45.out"],
          ["coeff_U47.in","_U48.out"],
          ["mul_d0__U37.out","add_all__U50.in0"],
          ["mul_d1__U40.out","add_all__U50.in1"],
          ["add_all__U51.in0","add_all__U50.out"],
          ["mul_d2__U43.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d3__U46.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["const_term_U49.out","add_all__U53.in1"],
          ["self.out","add_all__U53.out"],
          ["self.clk","coeff_U38.clk"],
          ["mul_d0__U37.in0","coeff_U38.out"],
          ["self.clk","coeff_U41.clk"],
          ["mul_d1__U40.in0","coeff_U41.out"],
          ["self.clk","coeff_U44.clk"],
          ["mul_d2__U43.in0","coeff_U44.out"],
          ["self.clk","coeff_U47.clk"],
          ["mul_d3__U46.in0","coeff_U47.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U40.in1"],
          ["self.d.2","mul_d2__U43.in1"],
          ["self.d.3","mul_d3__U46.in1"]
        ]
      },
      "aff__U418":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c400"]}
          },
          "_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U429":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U420.in","_U421.out"],
          ["coeff_U423.in","_U424.out"],
          ["coeff_U426.in","_U427.out"],
          ["coeff_U429.in","_U430.out"],
          ["coeff_U432.in","_U433.out"],
          ["coeff_U435.in","_U436.out"],
          ["coeff_U438.in","_U439.out"],
          ["coeff_U441.in","_U442.out"],
          ["mul_d0__U419.out","add_all__U444.in0"],
          ["mul_d1__U422.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["mul_d2__U425.out","add_all__U445.in1"],
          ["add_all__U446.in0","add_all__U445.out"],
          ["mul_d3__U428.out","add_all__U446.in1"],
          ["add_all__U447.in0","add_all__U446.out"],
          ["mul_d4__U431.out","add_all__U447.in1"],
          ["add_all__U448.in0","add_all__U447.out"],
          ["mul_d5__U434.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["mul_d6__U437.out","add_all__U449.in1"],
          ["add_all__U450.in0","add_all__U449.out"],
          ["mul_d7__U440.out","add_all__U450.in1"],
          ["add_all__U451.in0","add_all__U450.out"],
          ["const_term_U443.out","add_all__U451.in1"],
          ["self.out","add_all__U451.out"],
          ["self.clk","coeff_U420.clk"],
          ["mul_d0__U419.in0","coeff_U420.out"],
          ["self.clk","coeff_U423.clk"],
          ["mul_d1__U422.in0","coeff_U423.out"],
          ["self.clk","coeff_U426.clk"],
          ["mul_d2__U425.in0","coeff_U426.out"],
          ["self.clk","coeff_U429.clk"],
          ["mul_d3__U428.in0","coeff_U429.out"],
          ["self.clk","coeff_U432.clk"],
          ["mul_d4__U431.in0","coeff_U432.out"],
          ["self.clk","coeff_U435.clk"],
          ["mul_d5__U434.in0","coeff_U435.out"],
          ["self.clk","coeff_U438.clk"],
          ["mul_d6__U437.in0","coeff_U438.out"],
          ["self.clk","coeff_U441.clk"],
          ["mul_d7__U440.in0","coeff_U441.out"],
          ["self.d.0","mul_d0__U419.in1"],
          ["self.d.1","mul_d1__U422.in1"],
          ["self.d.2","mul_d2__U425.in1"],
          ["self.d.3","mul_d3__U428.in1"],
          ["self.d.4","mul_d4__U431.in1"],
          ["self.d.5","mul_d5__U434.in1"],
          ["self.d.6","mul_d6__U437.in1"],
          ["self.d.7","mul_d7__U440.in1"]
        ]
      },
      "aff__U454":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U465":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00034d3f"]}
          },
          "mul_d0__U455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U456.in","_U457.out"],
          ["coeff_U459.in","_U460.out"],
          ["coeff_U462.in","_U463.out"],
          ["coeff_U465.in","_U466.out"],
          ["mul_d0__U455.out","add_all__U468.in0"],
          ["mul_d1__U458.out","add_all__U468.in1"],
          ["add_all__U469.in0","add_all__U468.out"],
          ["mul_d2__U461.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["mul_d3__U464.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["const_term_U467.out","add_all__U471.in1"],
          ["self.out","add_all__U471.out"],
          ["self.clk","coeff_U456.clk"],
          ["mul_d0__U455.in0","coeff_U456.out"],
          ["self.clk","coeff_U459.clk"],
          ["mul_d1__U458.in0","coeff_U459.out"],
          ["self.clk","coeff_U462.clk"],
          ["mul_d2__U461.in0","coeff_U462.out"],
          ["self.clk","coeff_U465.clk"],
          ["mul_d3__U464.in0","coeff_U465.out"],
          ["self.d.0","mul_d0__U455.in1"],
          ["self.d.1","mul_d1__U458.in1"],
          ["self.d.2","mul_d2__U461.in1"],
          ["self.d.3","mul_d3__U464.in1"]
        ]
      },
      "aff__U481":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "_U490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U489":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U483.in","_U484.out"],
          ["coeff_U486.in","_U487.out"],
          ["coeff_U489.in","_U490.out"],
          ["coeff_U492.in","_U493.out"],
          ["mul_d0__U482.out","add_all__U495.in0"],
          ["mul_d1__U485.out","add_all__U495.in1"],
          ["add_all__U496.in0","add_all__U495.out"],
          ["mul_d2__U488.out","add_all__U496.in1"],
          ["add_all__U497.in0","add_all__U496.out"],
          ["mul_d3__U491.out","add_all__U497.in1"],
          ["add_all__U498.in0","add_all__U497.out"],
          ["const_term_U494.out","add_all__U498.in1"],
          ["self.out","add_all__U498.out"],
          ["self.clk","coeff_U483.clk"],
          ["mul_d0__U482.in0","coeff_U483.out"],
          ["self.clk","coeff_U486.clk"],
          ["mul_d1__U485.in0","coeff_U486.out"],
          ["self.clk","coeff_U489.clk"],
          ["mul_d2__U488.in0","coeff_U489.out"],
          ["self.clk","coeff_U492.clk"],
          ["mul_d3__U491.in0","coeff_U492.out"],
          ["self.d.0","mul_d0__U482.in1"],
          ["self.d.1","mul_d1__U485.in1"],
          ["self.d.2","mul_d2__U488.in1"],
          ["self.d.3","mul_d3__U491.in1"]
        ]
      },
      "aff__U502":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000e00"]}
          },
          "_U511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00034d40"]}
          },
          "mul_d0__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U504.in","_U505.out"],
          ["coeff_U507.in","_U508.out"],
          ["coeff_U510.in","_U511.out"],
          ["coeff_U513.in","_U514.out"],
          ["mul_d0__U503.out","add_all__U516.in0"],
          ["mul_d1__U506.out","add_all__U516.in1"],
          ["add_all__U517.in0","add_all__U516.out"],
          ["mul_d2__U509.out","add_all__U517.in1"],
          ["add_all__U518.in0","add_all__U517.out"],
          ["mul_d3__U512.out","add_all__U518.in1"],
          ["add_all__U519.in0","add_all__U518.out"],
          ["const_term_U515.out","add_all__U519.in1"],
          ["self.out","add_all__U519.out"],
          ["self.clk","coeff_U504.clk"],
          ["mul_d0__U503.in0","coeff_U504.out"],
          ["self.clk","coeff_U507.clk"],
          ["mul_d1__U506.in0","coeff_U507.out"],
          ["self.clk","coeff_U510.clk"],
          ["mul_d2__U509.in0","coeff_U510.out"],
          ["self.clk","coeff_U513.clk"],
          ["mul_d3__U512.in0","coeff_U513.out"],
          ["self.d.0","mul_d0__U503.in1"],
          ["self.d.1","mul_d1__U506.in1"],
          ["self.d.2","mul_d2__U509.in1"],
          ["self.d.3","mul_d3__U512.in1"]
        ]
      },
      "aff__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00018800"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c400"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003100"]}
          },
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000030ff"]}
          },
          "mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U58.in","_U59.out"],
          ["coeff_U61.in","_U62.out"],
          ["coeff_U64.in","_U65.out"],
          ["coeff_U67.in","_U68.out"],
          ["coeff_U70.in","_U71.out"],
          ["coeff_U73.in","_U74.out"],
          ["coeff_U76.in","_U77.out"],
          ["coeff_U79.in","_U80.out"],
          ["mul_d0__U57.out","add_all__U82.in0"],
          ["mul_d1__U60.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U63.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["mul_d3__U66.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d4__U69.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["mul_d5__U72.out","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["mul_d6__U75.out","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["mul_d7__U78.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["const_term_U81.out","add_all__U89.in1"],
          ["self.out","add_all__U89.out"],
          ["self.clk","coeff_U58.clk"],
          ["mul_d0__U57.in0","coeff_U58.out"],
          ["self.clk","coeff_U61.clk"],
          ["mul_d1__U60.in0","coeff_U61.out"],
          ["self.clk","coeff_U64.clk"],
          ["mul_d2__U63.in0","coeff_U64.out"],
          ["self.clk","coeff_U67.clk"],
          ["mul_d3__U66.in0","coeff_U67.out"],
          ["self.clk","coeff_U70.clk"],
          ["mul_d4__U69.in0","coeff_U70.out"],
          ["self.clk","coeff_U73.clk"],
          ["mul_d5__U72.in0","coeff_U73.out"],
          ["self.clk","coeff_U76.clk"],
          ["mul_d6__U75.in0","coeff_U76.out"],
          ["self.clk","coeff_U79.clk"],
          ["mul_d7__U78.in0","coeff_U79.out"],
          ["self.d.0","mul_d0__U57.in1"],
          ["self.d.1","mul_d1__U60.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U66.in1"],
          ["self.d.4","mul_d4__U69.in1"],
          ["self.d.5","mul_d5__U72.in1"],
          ["self.d.6","mul_d6__U75.in1"],
          ["self.d.7","mul_d7__U78.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U11.in","_U12.out"],
          ["coeff_U14.in","_U15.out"],
          ["coeff_U17.in","_U18.out"],
          ["coeff_U20.in","_U21.out"],
          ["mul_d0__U10.out","add_all__U23.in0"],
          ["mul_d1__U13.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["mul_d2__U16.out","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["mul_d3__U19.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U22.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["self.clk","coeff_U11.clk"],
          ["mul_d0__U10.in0","coeff_U11.out"],
          ["self.clk","coeff_U14.clk"],
          ["mul_d1__U13.in0","coeff_U14.out"],
          ["self.clk","coeff_U17.clk"],
          ["mul_d2__U16.in0","coeff_U17.out"],
          ["self.clk","coeff_U20.clk"],
          ["mul_d3__U19.in0","coeff_U20.out"],
          ["self.d.0","mul_d0__U10.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U16.in1"],
          ["self.d.3","mul_d3__U19.in1"]
        ]
      },
      "affine_controller__U221":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U222"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U238":{
            "modref":"corebit.and"
          },
          "d_0_am__U239":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U240":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U236.out"],
          ["d_1_inc.in1","_U236.out"],
          ["d_2_inc.in1","_U236.out"],
          ["cmp_time.in1","_U237.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U238.in0"],
          ["d_1_at_max.out","d_0_am__U238.in1"],
          ["d_0_am__U239.in0","d_0_am__U238.out"],
          ["d_2_at_max.out","d_0_am__U239.in1"],
          ["d_0_next_value.sel","d_0_am__U239.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U240.in0"],
          ["d_2_at_max.out","d_1_am__U240.in1"],
          ["d_1_next_value.sel","d_1_am__U240.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U257":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U258"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U290":{
            "modref":"corebit.and"
          },
          "d_0_am__U291":{
            "modref":"corebit.and"
          },
          "d_0_am__U292":{
            "modref":"corebit.and"
          },
          "d_0_am__U293":{
            "modref":"corebit.and"
          },
          "d_0_am__U294":{
            "modref":"corebit.and"
          },
          "d_0_am__U295":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U296":{
            "modref":"corebit.and"
          },
          "d_1_am__U297":{
            "modref":"corebit.and"
          },
          "d_1_am__U298":{
            "modref":"corebit.and"
          },
          "d_1_am__U299":{
            "modref":"corebit.and"
          },
          "d_1_am__U300":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U301":{
            "modref":"corebit.and"
          },
          "d_2_am__U302":{
            "modref":"corebit.and"
          },
          "d_2_am__U303":{
            "modref":"corebit.and"
          },
          "d_2_am__U304":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U305":{
            "modref":"corebit.and"
          },
          "d_3_am__U306":{
            "modref":"corebit.and"
          },
          "d_3_am__U307":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U308":{
            "modref":"corebit.and"
          },
          "d_4_am__U309":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U310":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U288.out"],
          ["d_1_inc.in1","_U288.out"],
          ["d_2_inc.in1","_U288.out"],
          ["d_3_inc.in1","_U288.out"],
          ["d_4_inc.in1","_U288.out"],
          ["d_5_inc.in1","_U288.out"],
          ["d_6_inc.in1","_U288.out"],
          ["cmp_time.in1","_U289.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U290.in0"],
          ["d_1_at_max.out","d_0_am__U290.in1"],
          ["d_0_am__U291.in0","d_0_am__U290.out"],
          ["d_2_at_max.out","d_0_am__U291.in1"],
          ["d_0_am__U292.in0","d_0_am__U291.out"],
          ["d_3_at_max.out","d_0_am__U292.in1"],
          ["d_0_am__U293.in0","d_0_am__U292.out"],
          ["d_4_at_max.out","d_0_am__U293.in1"],
          ["d_0_am__U294.in0","d_0_am__U293.out"],
          ["d_5_at_max.out","d_0_am__U294.in1"],
          ["d_0_am__U295.in0","d_0_am__U294.out"],
          ["d_6_at_max.out","d_0_am__U295.in1"],
          ["d_0_next_value.sel","d_0_am__U295.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U296.in0"],
          ["d_2_at_max.out","d_1_am__U296.in1"],
          ["d_1_am__U297.in0","d_1_am__U296.out"],
          ["d_3_at_max.out","d_1_am__U297.in1"],
          ["d_1_am__U298.in0","d_1_am__U297.out"],
          ["d_4_at_max.out","d_1_am__U298.in1"],
          ["d_1_am__U299.in0","d_1_am__U298.out"],
          ["d_5_at_max.out","d_1_am__U299.in1"],
          ["d_1_am__U300.in0","d_1_am__U299.out"],
          ["d_6_at_max.out","d_1_am__U300.in1"],
          ["d_1_next_value.sel","d_1_am__U300.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U301.in0"],
          ["d_3_at_max.out","d_2_am__U301.in1"],
          ["d_2_am__U302.in0","d_2_am__U301.out"],
          ["d_4_at_max.out","d_2_am__U302.in1"],
          ["d_2_am__U303.in0","d_2_am__U302.out"],
          ["d_5_at_max.out","d_2_am__U303.in1"],
          ["d_2_am__U304.in0","d_2_am__U303.out"],
          ["d_6_at_max.out","d_2_am__U304.in1"],
          ["d_2_next_value.sel","d_2_am__U304.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U305.in0"],
          ["d_4_at_max.out","d_3_am__U305.in1"],
          ["d_3_am__U306.in0","d_3_am__U305.out"],
          ["d_5_at_max.out","d_3_am__U306.in1"],
          ["d_3_am__U307.in0","d_3_am__U306.out"],
          ["d_6_at_max.out","d_3_am__U307.in1"],
          ["d_3_next_value.sel","d_3_am__U307.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U308.in0"],
          ["d_5_at_max.out","d_4_am__U308.in1"],
          ["d_4_am__U309.in0","d_4_am__U308.out"],
          ["d_6_at_max.out","d_4_am__U309.in1"],
          ["d_4_next_value.sel","d_4_am__U309.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U310.in0"],
          ["d_6_at_max.out","d_5_am__U310.in1"],
          ["d_5_next_value.sel","d_5_am__U310.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U352":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U353"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U389":{
            "modref":"corebit.and"
          },
          "d_0_am__U390":{
            "modref":"corebit.and"
          },
          "d_0_am__U391":{
            "modref":"corebit.and"
          },
          "d_0_am__U392":{
            "modref":"corebit.and"
          },
          "d_0_am__U393":{
            "modref":"corebit.and"
          },
          "d_0_am__U394":{
            "modref":"corebit.and"
          },
          "d_0_am__U395":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U396":{
            "modref":"corebit.and"
          },
          "d_1_am__U397":{
            "modref":"corebit.and"
          },
          "d_1_am__U398":{
            "modref":"corebit.and"
          },
          "d_1_am__U399":{
            "modref":"corebit.and"
          },
          "d_1_am__U400":{
            "modref":"corebit.and"
          },
          "d_1_am__U401":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U402":{
            "modref":"corebit.and"
          },
          "d_2_am__U403":{
            "modref":"corebit.and"
          },
          "d_2_am__U404":{
            "modref":"corebit.and"
          },
          "d_2_am__U405":{
            "modref":"corebit.and"
          },
          "d_2_am__U406":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U407":{
            "modref":"corebit.and"
          },
          "d_3_am__U408":{
            "modref":"corebit.and"
          },
          "d_3_am__U409":{
            "modref":"corebit.and"
          },
          "d_3_am__U410":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U411":{
            "modref":"corebit.and"
          },
          "d_4_am__U412":{
            "modref":"corebit.and"
          },
          "d_4_am__U413":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U414":{
            "modref":"corebit.and"
          },
          "d_5_am__U415":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U416":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U387.out"],
          ["d_1_inc.in1","_U387.out"],
          ["d_2_inc.in1","_U387.out"],
          ["d_3_inc.in1","_U387.out"],
          ["d_4_inc.in1","_U387.out"],
          ["d_5_inc.in1","_U387.out"],
          ["d_6_inc.in1","_U387.out"],
          ["d_7_inc.in1","_U387.out"],
          ["cmp_time.in1","_U388.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U389.in0"],
          ["d_1_at_max.out","d_0_am__U389.in1"],
          ["d_0_am__U390.in0","d_0_am__U389.out"],
          ["d_2_at_max.out","d_0_am__U390.in1"],
          ["d_0_am__U391.in0","d_0_am__U390.out"],
          ["d_3_at_max.out","d_0_am__U391.in1"],
          ["d_0_am__U392.in0","d_0_am__U391.out"],
          ["d_4_at_max.out","d_0_am__U392.in1"],
          ["d_0_am__U393.in0","d_0_am__U392.out"],
          ["d_5_at_max.out","d_0_am__U393.in1"],
          ["d_0_am__U394.in0","d_0_am__U393.out"],
          ["d_6_at_max.out","d_0_am__U394.in1"],
          ["d_0_am__U395.in0","d_0_am__U394.out"],
          ["d_7_at_max.out","d_0_am__U395.in1"],
          ["d_0_next_value.sel","d_0_am__U395.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U396.in0"],
          ["d_2_at_max.out","d_1_am__U396.in1"],
          ["d_1_am__U397.in0","d_1_am__U396.out"],
          ["d_3_at_max.out","d_1_am__U397.in1"],
          ["d_1_am__U398.in0","d_1_am__U397.out"],
          ["d_4_at_max.out","d_1_am__U398.in1"],
          ["d_1_am__U399.in0","d_1_am__U398.out"],
          ["d_5_at_max.out","d_1_am__U399.in1"],
          ["d_1_am__U400.in0","d_1_am__U399.out"],
          ["d_6_at_max.out","d_1_am__U400.in1"],
          ["d_1_am__U401.in0","d_1_am__U400.out"],
          ["d_7_at_max.out","d_1_am__U401.in1"],
          ["d_1_next_value.sel","d_1_am__U401.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U402.in0"],
          ["d_3_at_max.out","d_2_am__U402.in1"],
          ["d_2_am__U403.in0","d_2_am__U402.out"],
          ["d_4_at_max.out","d_2_am__U403.in1"],
          ["d_2_am__U404.in0","d_2_am__U403.out"],
          ["d_5_at_max.out","d_2_am__U404.in1"],
          ["d_2_am__U405.in0","d_2_am__U404.out"],
          ["d_6_at_max.out","d_2_am__U405.in1"],
          ["d_2_am__U406.in0","d_2_am__U405.out"],
          ["d_7_at_max.out","d_2_am__U406.in1"],
          ["d_2_next_value.sel","d_2_am__U406.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U407.in0"],
          ["d_4_at_max.out","d_3_am__U407.in1"],
          ["d_3_am__U408.in0","d_3_am__U407.out"],
          ["d_5_at_max.out","d_3_am__U408.in1"],
          ["d_3_am__U409.in0","d_3_am__U408.out"],
          ["d_6_at_max.out","d_3_am__U409.in1"],
          ["d_3_am__U410.in0","d_3_am__U409.out"],
          ["d_7_at_max.out","d_3_am__U410.in1"],
          ["d_3_next_value.sel","d_3_am__U410.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U411.in0"],
          ["d_5_at_max.out","d_4_am__U411.in1"],
          ["d_4_am__U412.in0","d_4_am__U411.out"],
          ["d_6_at_max.out","d_4_am__U412.in1"],
          ["d_4_am__U413.in0","d_4_am__U412.out"],
          ["d_7_at_max.out","d_4_am__U413.in1"],
          ["d_4_next_value.sel","d_4_am__U413.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U414.in0"],
          ["d_6_at_max.out","d_5_am__U414.in1"],
          ["d_5_am__U415.in0","d_5_am__U414.out"],
          ["d_7_at_max.out","d_5_am__U415.in1"],
          ["d_5_next_value.sel","d_5_am__U415.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U416.in0"],
          ["d_7_at_max.out","d_6_am__U416.in1"],
          ["d_6_next_value.sel","d_6_am__U416.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U453":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U454"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U474":{
            "modref":"corebit.and"
          },
          "d_0_am__U475":{
            "modref":"corebit.and"
          },
          "d_0_am__U476":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U477":{
            "modref":"corebit.and"
          },
          "d_1_am__U478":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U479":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U472.out"],
          ["d_1_inc.in1","_U472.out"],
          ["d_2_inc.in1","_U472.out"],
          ["d_3_inc.in1","_U472.out"],
          ["cmp_time.in1","_U473.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U474.in0"],
          ["d_1_at_max.out","d_0_am__U474.in1"],
          ["d_0_am__U475.in0","d_0_am__U474.out"],
          ["d_2_at_max.out","d_0_am__U475.in1"],
          ["d_0_am__U476.in0","d_0_am__U475.out"],
          ["d_3_at_max.out","d_0_am__U476.in1"],
          ["d_0_next_value.sel","d_0_am__U476.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U477.in0"],
          ["d_2_at_max.out","d_1_am__U477.in1"],
          ["d_1_am__U478.in0","d_1_am__U477.out"],
          ["d_3_at_max.out","d_1_am__U478.in1"],
          ["d_1_next_value.sel","d_1_am__U478.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U479.in0"],
          ["d_3_at_max.out","d_2_am__U479.in1"],
          ["d_2_next_value.sel","d_2_am__U479.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U501":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U502"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U522":{
            "modref":"corebit.and"
          },
          "d_0_am__U523":{
            "modref":"corebit.and"
          },
          "d_0_am__U524":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U525":{
            "modref":"corebit.and"
          },
          "d_1_am__U526":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U527":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U520.out"],
          ["d_1_inc.in1","_U520.out"],
          ["d_2_inc.in1","_U520.out"],
          ["d_3_inc.in1","_U520.out"],
          ["cmp_time.in1","_U521.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U522.in0"],
          ["d_1_at_max.out","d_0_am__U522.in1"],
          ["d_0_am__U523.in0","d_0_am__U522.out"],
          ["d_2_at_max.out","d_0_am__U523.in1"],
          ["d_0_am__U524.in0","d_0_am__U523.out"],
          ["d_3_at_max.out","d_0_am__U524.in1"],
          ["d_0_next_value.sel","d_0_am__U524.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U525.in0"],
          ["d_2_at_max.out","d_1_am__U525.in1"],
          ["d_1_am__U526.in0","d_1_am__U525.out"],
          ["d_3_at_max.out","d_1_am__U526.in1"],
          ["d_1_next_value.sel","d_1_am__U526.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U527.in0"],
          ["d_3_at_max.out","d_2_am__U527.in1"],
          ["d_2_next_value.sel","d_2_am__U527.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U56"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U92":{
            "modref":"corebit.and"
          },
          "d_0_am__U93":{
            "modref":"corebit.and"
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_am__U97":{
            "modref":"corebit.and"
          },
          "d_0_am__U98":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U100":{
            "modref":"corebit.and"
          },
          "d_1_am__U101":{
            "modref":"corebit.and"
          },
          "d_1_am__U102":{
            "modref":"corebit.and"
          },
          "d_1_am__U103":{
            "modref":"corebit.and"
          },
          "d_1_am__U104":{
            "modref":"corebit.and"
          },
          "d_1_am__U99":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U105":{
            "modref":"corebit.and"
          },
          "d_2_am__U106":{
            "modref":"corebit.and"
          },
          "d_2_am__U107":{
            "modref":"corebit.and"
          },
          "d_2_am__U108":{
            "modref":"corebit.and"
          },
          "d_2_am__U109":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U110":{
            "modref":"corebit.and"
          },
          "d_3_am__U111":{
            "modref":"corebit.and"
          },
          "d_3_am__U112":{
            "modref":"corebit.and"
          },
          "d_3_am__U113":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U114":{
            "modref":"corebit.and"
          },
          "d_4_am__U115":{
            "modref":"corebit.and"
          },
          "d_4_am__U116":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U117":{
            "modref":"corebit.and"
          },
          "d_5_am__U118":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U119":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U90.out"],
          ["d_1_inc.in1","_U90.out"],
          ["d_2_inc.in1","_U90.out"],
          ["d_3_inc.in1","_U90.out"],
          ["d_4_inc.in1","_U90.out"],
          ["d_5_inc.in1","_U90.out"],
          ["d_6_inc.in1","_U90.out"],
          ["d_7_inc.in1","_U90.out"],
          ["cmp_time.in1","_U91.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U92.in0"],
          ["d_1_at_max.out","d_0_am__U92.in1"],
          ["d_0_am__U93.in0","d_0_am__U92.out"],
          ["d_2_at_max.out","d_0_am__U93.in1"],
          ["d_0_am__U94.in0","d_0_am__U93.out"],
          ["d_3_at_max.out","d_0_am__U94.in1"],
          ["d_0_am__U95.in0","d_0_am__U94.out"],
          ["d_4_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_5_at_max.out","d_0_am__U96.in1"],
          ["d_0_am__U97.in0","d_0_am__U96.out"],
          ["d_6_at_max.out","d_0_am__U97.in1"],
          ["d_0_am__U98.in0","d_0_am__U97.out"],
          ["d_7_at_max.out","d_0_am__U98.in1"],
          ["d_0_next_value.sel","d_0_am__U98.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_am__U99.out","d_1_am__U100.in0"],
          ["d_3_at_max.out","d_1_am__U100.in1"],
          ["d_1_am__U101.in0","d_1_am__U100.out"],
          ["d_4_at_max.out","d_1_am__U101.in1"],
          ["d_1_am__U102.in0","d_1_am__U101.out"],
          ["d_5_at_max.out","d_1_am__U102.in1"],
          ["d_1_am__U103.in0","d_1_am__U102.out"],
          ["d_6_at_max.out","d_1_am__U103.in1"],
          ["d_1_am__U104.in0","d_1_am__U103.out"],
          ["d_7_at_max.out","d_1_am__U104.in1"],
          ["d_1_next_value.sel","d_1_am__U104.out"],
          ["true.out","d_1_am__U99.in0"],
          ["d_2_at_max.out","d_1_am__U99.in1"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U105.in0"],
          ["d_3_at_max.out","d_2_am__U105.in1"],
          ["d_2_am__U106.in0","d_2_am__U105.out"],
          ["d_4_at_max.out","d_2_am__U106.in1"],
          ["d_2_am__U107.in0","d_2_am__U106.out"],
          ["d_5_at_max.out","d_2_am__U107.in1"],
          ["d_2_am__U108.in0","d_2_am__U107.out"],
          ["d_6_at_max.out","d_2_am__U108.in1"],
          ["d_2_am__U109.in0","d_2_am__U108.out"],
          ["d_7_at_max.out","d_2_am__U109.in1"],
          ["d_2_next_value.sel","d_2_am__U109.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U110.in0"],
          ["d_4_at_max.out","d_3_am__U110.in1"],
          ["d_3_am__U111.in0","d_3_am__U110.out"],
          ["d_5_at_max.out","d_3_am__U111.in1"],
          ["d_3_am__U112.in0","d_3_am__U111.out"],
          ["d_6_at_max.out","d_3_am__U112.in1"],
          ["d_3_am__U113.in0","d_3_am__U112.out"],
          ["d_7_at_max.out","d_3_am__U113.in1"],
          ["d_3_next_value.sel","d_3_am__U113.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U114.in0"],
          ["d_5_at_max.out","d_4_am__U114.in1"],
          ["d_4_am__U115.in0","d_4_am__U114.out"],
          ["d_6_at_max.out","d_4_am__U115.in1"],
          ["d_4_am__U116.in0","d_4_am__U115.out"],
          ["d_7_at_max.out","d_4_am__U116.in1"],
          ["d_4_next_value.sel","d_4_am__U116.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U117.in0"],
          ["d_6_at_max.out","d_5_am__U117.in1"],
          ["d_5_am__U118.in0","d_5_am__U117.out"],
          ["d_7_at_max.out","d_5_am__U118.in1"],
          ["d_5_next_value.sel","d_5_am__U118.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U119.in0"],
          ["d_7_at_max.out","d_6_am__U119.in1"],
          ["d_6_next_value.sel","d_6_am__U119.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U9"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_am__U30":{
            "modref":"corebit.and"
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U32":{
            "modref":"corebit.and"
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U34":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U27.out"],
          ["d_2_inc.in1","_U27.out"],
          ["d_3_inc.in1","_U27.out"],
          ["cmp_time.in1","_U28.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U29.in0"],
          ["d_1_at_max.out","d_0_am__U29.in1"],
          ["d_0_am__U30.in0","d_0_am__U29.out"],
          ["d_2_at_max.out","d_0_am__U30.in1"],
          ["d_0_am__U31.in0","d_0_am__U30.out"],
          ["d_3_at_max.out","d_0_am__U31.in1"],
          ["d_0_next_value.sel","d_0_am__U31.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U32.in0"],
          ["d_2_at_max.out","d_1_am__U32.in1"],
          ["d_1_am__U33.in0","d_1_am__U32.out"],
          ["d_3_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U34.in0"],
          ["d_3_at_max.out","d_2_am__U34.in1"],
          ["d_2_next_value.sel","d_2_am__U34.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__664.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$const_p0__674.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_927_941_942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_928_939_940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_929_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_930_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_931_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_932_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_933_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_3_940_941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.out","inner_compute$add_927_941_942.in0"],
          ["inner_compute$add_output_cgra_stencil_3_940_941.out","inner_compute$add_927_941_942.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$add_927_941_942.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.out","inner_compute$add_928_939_940.in0"],
          ["inner_compute$add_929_938_939.out","inner_compute$add_928_939_940.in1"],
          ["inner_compute$add_output_cgra_stencil_3_940_941.in1","inner_compute$add_928_939_940.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.out","inner_compute$add_929_938_939.in0"],
          ["inner_compute$add_930_937_938.out","inner_compute$add_929_938_939.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.out","inner_compute$add_930_937_938.in0"],
          ["inner_compute$add_931_936_937.out","inner_compute$add_930_937_938.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.out","inner_compute$add_931_936_937.in0"],
          ["inner_compute$add_932_935_936.out","inner_compute$add_931_936_937.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.out","inner_compute$add_932_935_936.in0"],
          ["inner_compute$add_933_934_935.out","inner_compute$add_932_935_936.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.out","inner_compute$add_933_934_935.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.out","inner_compute$add_933_934_935.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$add_output_cgra_stencil_3_940_941.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1000_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_4_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.out","inner_compute$add_1000_1014_1015.in0"],
          ["inner_compute$add_output_cgra_stencil_4_1013_1014.out","inner_compute$add_1000_1014_1015.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$add_1000_1014_1015.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.out","inner_compute$add_1001_1012_1013.in0"],
          ["inner_compute$add_1002_1011_1012.out","inner_compute$add_1001_1012_1013.in1"],
          ["inner_compute$add_output_cgra_stencil_4_1013_1014.in1","inner_compute$add_1001_1012_1013.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.out","inner_compute$add_1002_1011_1012.in0"],
          ["inner_compute$add_1003_1010_1011.out","inner_compute$add_1002_1011_1012.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.out","inner_compute$add_1003_1010_1011.in0"],
          ["inner_compute$add_1004_1009_1010.out","inner_compute$add_1003_1010_1011.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.out","inner_compute$add_1004_1009_1010.in0"],
          ["inner_compute$add_1005_1008_1009.out","inner_compute$add_1004_1009_1010.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.out","inner_compute$add_1005_1008_1009.in0"],
          ["inner_compute$add_1006_1007_1008.out","inner_compute$add_1005_1008_1009.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.out","inner_compute$add_1006_1007_1008.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.out","inner_compute$add_1006_1007_1008.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$add_output_cgra_stencil_4_1013_1014.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1073_1087_1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1074_1085_1086":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1075_1084_1085":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1076_1083_1084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1077_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1078_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1079_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_5_1086_1087":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.out","inner_compute$add_1073_1087_1088.in0"],
          ["inner_compute$add_output_cgra_stencil_5_1086_1087.out","inner_compute$add_1073_1087_1088.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$add_1073_1087_1088.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.out","inner_compute$add_1074_1085_1086.in0"],
          ["inner_compute$add_1075_1084_1085.out","inner_compute$add_1074_1085_1086.in1"],
          ["inner_compute$add_output_cgra_stencil_5_1086_1087.in1","inner_compute$add_1074_1085_1086.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.out","inner_compute$add_1075_1084_1085.in0"],
          ["inner_compute$add_1076_1083_1084.out","inner_compute$add_1075_1084_1085.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.out","inner_compute$add_1076_1083_1084.in0"],
          ["inner_compute$add_1077_1082_1083.out","inner_compute$add_1076_1083_1084.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.out","inner_compute$add_1077_1082_1083.in0"],
          ["inner_compute$add_1078_1081_1082.out","inner_compute$add_1077_1082_1083.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.out","inner_compute$add_1078_1081_1082.in0"],
          ["inner_compute$add_1079_1080_1081.out","inner_compute$add_1078_1081_1082.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.out","inner_compute$add_1079_1080_1081.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.out","inner_compute$add_1079_1080_1081.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$add_output_cgra_stencil_5_1086_1087.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1146_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1147_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1148_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1149_1156_1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1150_1155_1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1151_1154_1155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1152_1153_1154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_6_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.out","inner_compute$add_1146_1160_1161.in0"],
          ["inner_compute$add_output_cgra_stencil_6_1159_1160.out","inner_compute$add_1146_1160_1161.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$add_1146_1160_1161.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.out","inner_compute$add_1147_1158_1159.in0"],
          ["inner_compute$add_1148_1157_1158.out","inner_compute$add_1147_1158_1159.in1"],
          ["inner_compute$add_output_cgra_stencil_6_1159_1160.in1","inner_compute$add_1147_1158_1159.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.out","inner_compute$add_1148_1157_1158.in0"],
          ["inner_compute$add_1149_1156_1157.out","inner_compute$add_1148_1157_1158.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.out","inner_compute$add_1149_1156_1157.in0"],
          ["inner_compute$add_1150_1155_1156.out","inner_compute$add_1149_1156_1157.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.out","inner_compute$add_1150_1155_1156.in0"],
          ["inner_compute$add_1151_1154_1155.out","inner_compute$add_1150_1155_1156.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.out","inner_compute$add_1151_1154_1155.in0"],
          ["inner_compute$add_1152_1153_1154.out","inner_compute$add_1151_1154_1155.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.out","inner_compute$add_1152_1153_1154.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.out","inner_compute$add_1152_1153_1154.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$add_output_cgra_stencil_6_1159_1160.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1219_1233_1234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1220_1231_1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1221_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1222_1229_1230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1223_1228_1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1224_1227_1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1225_1226_1227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_7_1232_1233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.out","inner_compute$add_1219_1233_1234.in0"],
          ["inner_compute$add_output_cgra_stencil_7_1232_1233.out","inner_compute$add_1219_1233_1234.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$add_1219_1233_1234.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.out","inner_compute$add_1220_1231_1232.in0"],
          ["inner_compute$add_1221_1230_1231.out","inner_compute$add_1220_1231_1232.in1"],
          ["inner_compute$add_output_cgra_stencil_7_1232_1233.in1","inner_compute$add_1220_1231_1232.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.out","inner_compute$add_1221_1230_1231.in0"],
          ["inner_compute$add_1222_1229_1230.out","inner_compute$add_1221_1230_1231.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.out","inner_compute$add_1222_1229_1230.in0"],
          ["inner_compute$add_1223_1228_1229.out","inner_compute$add_1222_1229_1230.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.out","inner_compute$add_1223_1228_1229.in0"],
          ["inner_compute$add_1224_1227_1228.out","inner_compute$add_1223_1228_1229.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.out","inner_compute$add_1224_1227_1228.in0"],
          ["inner_compute$add_1225_1226_1227.out","inner_compute$add_1224_1227_1228.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.out","inner_compute$add_1225_1226_1227.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.out","inner_compute$add_1225_1226_1227.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$add_output_cgra_stencil_7_1232_1233.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1292_1306_1307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1293_1304_1305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1294_1303_1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1295_1302_1303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1296_1301_1302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1297_1300_1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1298_1299_1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_8_1305_1306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.out","inner_compute$add_1292_1306_1307.in0"],
          ["inner_compute$add_output_cgra_stencil_8_1305_1306.out","inner_compute$add_1292_1306_1307.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$add_1292_1306_1307.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.out","inner_compute$add_1293_1304_1305.in0"],
          ["inner_compute$add_1294_1303_1304.out","inner_compute$add_1293_1304_1305.in1"],
          ["inner_compute$add_output_cgra_stencil_8_1305_1306.in1","inner_compute$add_1293_1304_1305.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.out","inner_compute$add_1294_1303_1304.in0"],
          ["inner_compute$add_1295_1302_1303.out","inner_compute$add_1294_1303_1304.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.out","inner_compute$add_1295_1302_1303.in0"],
          ["inner_compute$add_1296_1301_1302.out","inner_compute$add_1295_1302_1303.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.out","inner_compute$add_1296_1301_1302.in0"],
          ["inner_compute$add_1297_1300_1301.out","inner_compute$add_1296_1301_1302.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.out","inner_compute$add_1297_1300_1301.in0"],
          ["inner_compute$add_1298_1299_1300.out","inner_compute$add_1297_1300_1301.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.out","inner_compute$add_1298_1299_1300.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.out","inner_compute$add_1298_1299_1300.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$add_output_cgra_stencil_8_1305_1306.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$const_p0__685.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$const_p0__696.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$const_p0__707.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$const_p0__718.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$const_p0__729.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$const_p0__740.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_782_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_783_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_784_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_785_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_786_791_792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_787_790_791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_788_789_790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_1_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.out","inner_compute$add_782_796_797.in0"],
          ["inner_compute$add_output_cgra_stencil_1_795_796.out","inner_compute$add_782_796_797.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_782_796_797.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.out","inner_compute$add_783_794_795.in0"],
          ["inner_compute$add_784_793_794.out","inner_compute$add_783_794_795.in1"],
          ["inner_compute$add_output_cgra_stencil_1_795_796.in1","inner_compute$add_783_794_795.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.out","inner_compute$add_784_793_794.in0"],
          ["inner_compute$add_785_792_793.out","inner_compute$add_784_793_794.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.out","inner_compute$add_785_792_793.in0"],
          ["inner_compute$add_786_791_792.out","inner_compute$add_785_792_793.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.out","inner_compute$add_786_791_792.in0"],
          ["inner_compute$add_787_790_791.out","inner_compute$add_786_791_792.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.out","inner_compute$add_787_790_791.in0"],
          ["inner_compute$add_788_789_790.out","inner_compute$add_787_790_791.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.out","inner_compute$add_788_789_790.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.out","inner_compute$add_788_789_790.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_1_795_796.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_854_868_869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_855_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_856_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_857_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_858_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_859_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_860_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_2_867_868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.out","inner_compute$add_854_868_869.in0"],
          ["inner_compute$add_output_cgra_stencil_2_867_868.out","inner_compute$add_854_868_869.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$add_854_868_869.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.out","inner_compute$add_855_866_867.in0"],
          ["inner_compute$add_856_865_866.out","inner_compute$add_855_866_867.in1"],
          ["inner_compute$add_output_cgra_stencil_2_867_868.in1","inner_compute$add_855_866_867.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.out","inner_compute$add_856_865_866.in0"],
          ["inner_compute$add_857_864_865.out","inner_compute$add_856_865_866.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.out","inner_compute$add_857_864_865.in0"],
          ["inner_compute$add_858_863_864.out","inner_compute$add_857_864_865.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.out","inner_compute$add_858_863_864.in0"],
          ["inner_compute$add_859_862_863.out","inner_compute$add_858_863_864.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.out","inner_compute$add_859_862_863.in0"],
          ["inner_compute$add_860_861_862.out","inner_compute$add_859_862_863.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.out","inner_compute$add_860_861_862.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.out","inner_compute$add_860_861_862.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$add_output_cgra_stencil_2_867_868.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__664.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__674.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_927_941_942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_939_940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_929_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_930_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_931_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_932_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_933_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_940_941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.out","add_927_941_942.in0"],
          ["add_output_cgra_stencil_3_940_941.out","add_927_941_942.in1"],
          ["self.out_output_cgra_stencil","add_927_941_942.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.out","add_928_939_940.in0"],
          ["add_929_938_939.out","add_928_939_940.in1"],
          ["add_output_cgra_stencil_3_940_941.in1","add_928_939_940.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.out","add_929_938_939.in0"],
          ["add_930_937_938.out","add_929_938_939.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.out","add_930_937_938.in0"],
          ["add_931_936_937.out","add_930_937_938.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.out","add_931_936_937.in0"],
          ["add_932_935_936.out","add_931_936_937.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.out","add_932_935_936.in0"],
          ["add_933_934_935.out","add_932_935_936.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.out","add_933_934_935.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.out","add_933_934_935.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_940_941.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_927.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_928.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_929.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_930.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_931.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_932.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_933.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_934.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.out","add_1000_1014_1015.in0"],
          ["add_output_cgra_stencil_4_1013_1014.out","add_1000_1014_1015.in1"],
          ["self.out_output_cgra_stencil","add_1000_1014_1015.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.out","add_1001_1012_1013.in0"],
          ["add_1002_1011_1012.out","add_1001_1012_1013.in1"],
          ["add_output_cgra_stencil_4_1013_1014.in1","add_1001_1012_1013.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.out","add_1002_1011_1012.in0"],
          ["add_1003_1010_1011.out","add_1002_1011_1012.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.out","add_1003_1010_1011.in0"],
          ["add_1004_1009_1010.out","add_1003_1010_1011.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.out","add_1004_1009_1010.in0"],
          ["add_1005_1008_1009.out","add_1004_1009_1010.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.out","add_1005_1008_1009.in0"],
          ["add_1006_1007_1008.out","add_1005_1008_1009.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.out","add_1006_1007_1008.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.out","add_1006_1007_1008.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1013_1014.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1000.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1001.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1002.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1003.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1004.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1005.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1006.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1007.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1073_1087_1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1074_1085_1086":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1075_1084_1085":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1076_1083_1084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1077_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1078_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1079_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1086_1087":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.out","add_1073_1087_1088.in0"],
          ["add_output_cgra_stencil_5_1086_1087.out","add_1073_1087_1088.in1"],
          ["self.out_output_cgra_stencil","add_1073_1087_1088.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.out","add_1074_1085_1086.in0"],
          ["add_1075_1084_1085.out","add_1074_1085_1086.in1"],
          ["add_output_cgra_stencil_5_1086_1087.in1","add_1074_1085_1086.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.out","add_1075_1084_1085.in0"],
          ["add_1076_1083_1084.out","add_1075_1084_1085.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.out","add_1076_1083_1084.in0"],
          ["add_1077_1082_1083.out","add_1076_1083_1084.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.out","add_1077_1082_1083.in0"],
          ["add_1078_1081_1082.out","add_1077_1082_1083.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.out","add_1078_1081_1082.in0"],
          ["add_1079_1080_1081.out","add_1078_1081_1082.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.out","add_1079_1080_1081.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.out","add_1079_1080_1081.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1086_1087.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1073.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1074.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1075.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1076.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1077.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1078.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1079.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1080.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1146_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1147_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1148_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1149_1156_1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1150_1155_1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1151_1154_1155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1152_1153_1154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.out","add_1146_1160_1161.in0"],
          ["add_output_cgra_stencil_6_1159_1160.out","add_1146_1160_1161.in1"],
          ["self.out_output_cgra_stencil","add_1146_1160_1161.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.out","add_1147_1158_1159.in0"],
          ["add_1148_1157_1158.out","add_1147_1158_1159.in1"],
          ["add_output_cgra_stencil_6_1159_1160.in1","add_1147_1158_1159.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.out","add_1148_1157_1158.in0"],
          ["add_1149_1156_1157.out","add_1148_1157_1158.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.out","add_1149_1156_1157.in0"],
          ["add_1150_1155_1156.out","add_1149_1156_1157.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.out","add_1150_1155_1156.in0"],
          ["add_1151_1154_1155.out","add_1150_1155_1156.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.out","add_1151_1154_1155.in0"],
          ["add_1152_1153_1154.out","add_1151_1154_1155.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.out","add_1152_1153_1154.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.out","add_1152_1153_1154.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1159_1160.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1146.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1147.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1148.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1149.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1150.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1151.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1152.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1153.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1219_1233_1234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1220_1231_1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1221_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1222_1229_1230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1223_1228_1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1224_1227_1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1225_1226_1227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1232_1233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.out","add_1219_1233_1234.in0"],
          ["add_output_cgra_stencil_7_1232_1233.out","add_1219_1233_1234.in1"],
          ["self.out_output_cgra_stencil","add_1219_1233_1234.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.out","add_1220_1231_1232.in0"],
          ["add_1221_1230_1231.out","add_1220_1231_1232.in1"],
          ["add_output_cgra_stencil_7_1232_1233.in1","add_1220_1231_1232.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.out","add_1221_1230_1231.in0"],
          ["add_1222_1229_1230.out","add_1221_1230_1231.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.out","add_1222_1229_1230.in0"],
          ["add_1223_1228_1229.out","add_1222_1229_1230.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.out","add_1223_1228_1229.in0"],
          ["add_1224_1227_1228.out","add_1223_1228_1229.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.out","add_1224_1227_1228.in0"],
          ["add_1225_1226_1227.out","add_1224_1227_1228.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.out","add_1225_1226_1227.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.out","add_1225_1226_1227.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1232_1233.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1219.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1220.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1221.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1222.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1223.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1224.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1225.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1226.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1292_1306_1307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1293_1304_1305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1294_1303_1304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1295_1302_1303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1296_1301_1302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1297_1300_1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1298_1299_1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1305_1306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.out","add_1292_1306_1307.in0"],
          ["add_output_cgra_stencil_8_1305_1306.out","add_1292_1306_1307.in1"],
          ["self.out_output_cgra_stencil","add_1292_1306_1307.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.out","add_1293_1304_1305.in0"],
          ["add_1294_1303_1304.out","add_1293_1304_1305.in1"],
          ["add_output_cgra_stencil_8_1305_1306.in1","add_1293_1304_1305.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.out","add_1294_1303_1304.in0"],
          ["add_1295_1302_1303.out","add_1294_1303_1304.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.out","add_1295_1302_1303.in0"],
          ["add_1296_1301_1302.out","add_1295_1302_1303.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.out","add_1296_1301_1302.in0"],
          ["add_1297_1300_1301.out","add_1296_1301_1302.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.out","add_1297_1300_1301.in0"],
          ["add_1298_1299_1300.out","add_1297_1300_1301.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.out","add_1298_1299_1300.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.out","add_1298_1299_1300.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1305_1306.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1292.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1293.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1294.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1295.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1296.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1297.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1298.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1299.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__696.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__718.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__729.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__740.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_782_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_783_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_784_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_785_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_791_792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_790_791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_789_790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.out","add_782_796_797.in0"],
          ["add_output_cgra_stencil_1_795_796.out","add_782_796_797.in1"],
          ["self.out_output_cgra_stencil","add_782_796_797.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.out","add_783_794_795.in0"],
          ["add_784_793_794.out","add_783_794_795.in1"],
          ["add_output_cgra_stencil_1_795_796.in1","add_783_794_795.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.out","add_784_793_794.in0"],
          ["add_785_792_793.out","add_784_793_794.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.out","add_785_792_793.in0"],
          ["add_786_791_792.out","add_785_792_793.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.out","add_786_791_792.in0"],
          ["add_787_790_791.out","add_786_791_792.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.out","add_787_790_791.in0"],
          ["add_788_789_790.out","add_787_790_791.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.out","add_788_789_790.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.out","add_788_789_790.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_795_796.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_782.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_783.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_784.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_785.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_786.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_787.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_788.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_789.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_854_868_869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_859_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_860_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_867_868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.out","add_854_868_869.in0"],
          ["add_output_cgra_stencil_2_867_868.out","add_854_868_869.in1"],
          ["self.out_output_cgra_stencil","add_854_868_869.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.out","add_855_866_867.in0"],
          ["add_856_865_866.out","add_855_866_867.in1"],
          ["add_output_cgra_stencil_2_867_868.in1","add_855_866_867.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.out","add_856_865_866.in0"],
          ["add_857_864_865.out","add_856_865_866.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.out","add_857_864_865.in0"],
          ["add_858_863_864.out","add_857_864_865.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.out","add_858_863_864.in0"],
          ["add_859_862_863.out","add_858_863_864.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.out","add_859_862_863.in0"],
          ["add_860_861_862.out","add_859_862_863.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.out","add_860_861_862.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.out","add_860_861_862.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_867_868.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_855.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_856.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_857.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_858.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_859.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_860.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_861.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_854.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12569],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12570],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12545],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12571],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12546],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12572],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12547],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12573],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12548],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12574],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12549],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12575],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12550],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[12576],"cycle_stride":[32,112,12544],"delay":[0],"dimensionality":3,"extent":[4,14,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,56]},"in2agg_0":{"cycle_starting_addr":[12551],"cycle_stride":[8,112,12544],"dimensionality":3,"extent":[14,14,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[32,112,12544],"dimensionality":3,"extent":[4,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,4,56],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155":{
            "modref":"global.aff__U121"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54":{
            "modref":"global.aff__U36"
          },
          "chain_en_const_U156":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U120":{
            "modref":"global.affine_controller__U55",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U35":{
            "modref":"global.affine_controller__U8",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,8,112,12544,25088,50176,100352],"dimensionality":7,"extent":[8,14,14,2,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,448,8,0,224,6272]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16,448],"dimensionality":3,"extent":[16,28,28],"write_data_starting_addr":[0],"write_data_stride":[1,16,448]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.clk"],
          ["ctrl__U120.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.clk"],
          ["ctrl__U35.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U156.out"],
          ["self.clk","ctrl__U120.clk"],
          ["self.reset","ctrl__U120.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U120.valid"],
          ["self.clk","ctrl__U35.clk"],
          ["self.reset","ctrl__U35.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U35.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12737],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12745],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12552],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12754],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12561],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12762],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12569],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12770],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12577],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12778],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12585],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12786],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12593],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12794],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12601],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12739],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12546],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12747],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12554],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12755],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12562],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12763],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12570],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12753],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12560],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12771],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12578],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12779],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12586],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12787],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12594],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12795],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12602],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12740],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12547],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12748],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12555],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12756],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12563],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12764],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12571],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12772],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12579],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12780],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12587],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12761],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12568],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12788],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12595],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12796],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12603],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12741],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12548],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12749],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12556],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12757],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12564],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12765],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12572],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12773],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12580],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12781],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12588],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12789],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12596],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12797],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12604],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12769],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12576],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12742],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12549],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12750],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12557],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12758],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12565],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12766],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12573],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12774],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12581],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12782],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12589],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12790],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12597],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12798],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12605],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12743],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12550],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12751],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12558],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12777],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12584],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12759],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12566],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12767],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12574],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12775],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12582],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12783],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12590],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12791],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12598],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12799],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12606],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12744],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12551],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12752],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12559],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12760],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12567],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12768],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12575],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12785],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12592],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12776],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12583],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12784],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12591],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12792],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12599],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12800],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12607],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12793],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12600],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12738],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12545],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12746],"cycle_stride":[256,12544],"delay":[0],"dimensionality":2,"extent":[2,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,2]},"in2agg_0":{"cycle_starting_addr":[12553],"cycle_stride":[64,12544],"dimensionality":2,"extent":[8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544],"dimensionality":4,"extent":[2,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544],"dimensionality":4,"extent":[8,14,14,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U342":{
            "modref":"global.aff__U312"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U256":{
            "modref":"global.aff__U242"
          },
          "chain_en_const_U343":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U241":{
            "modref":"global.affine_controller__U221",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U311":{
            "modref":"global.affine_controller__U257",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,8,12544,25088,50176,100352],"dimensionality":6,"extent":[8,64,2,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,1024,0,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,128],"write_data_starting_addr":[0],"write_data_stride":[1,16]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U342.clk"],
          ["ctrl__U311.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U342.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U342.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U256.clk"],
          ["ctrl__U241.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U256.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U256.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U343.out"],
          ["self.clk","ctrl__U241.clk"],
          ["self.reset","ctrl__U241.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U241.valid"],
          ["self.clk","ctrl__U311.clk"],
          ["self.reset","ctrl__U311.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U311.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U531":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U530":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U529":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U528":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U533":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U532":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U541":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U540":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U542":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U536":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U535":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U537":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U344"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28219],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28224],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U345"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28223],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28225],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U346"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28223],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28226],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U347"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28223],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28227],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U348"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28223],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28228],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U349"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28227],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28229],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U350"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28227],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28230],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U351"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[12548],"cycle_stride":[4,25088],"delay":[0],"dimensionality":2,"extent":[392,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,392]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[14117],"cycle_stride":[4,12544,25088],"delay":[6],"dimensionality":3,"extent":[392,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,392]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[12544],"cycle_stride":[1,25088],"dimensionality":2,"extent":[1568,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[14112],"cycle_stride":[1,12544,25088],"dimensionality":3,"extent":[1568,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[14110],"cycle_stride":[4,8,112,12544,25088],"dimensionality":5,"extent":[2,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,0,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[28227],"cycle_stride":[32,64,896,25088],"dimensionality":4,"extent":[2,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,392],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[14112],"cycle_stride":[1,8,112,12544,25088],"dimensionality":5,"extent":[8,14,14,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28231],"cycle_stride":[8,64,896,25088],"dimensionality":4,"extent":[8,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U499":{
            "modref":"global.aff__U481"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U452":{
            "modref":"global.aff__U418"
          },
          "chain_en_const_U500":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U417":{
            "modref":"global.affine_controller__U352",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U480":{
            "modref":"global.affine_controller__U453",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[216384],"cycle_stride":[1,128,3584],"dimensionality":3,"extent":[128,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,128,3584]},"in2glb_0":{"cycle_starting_addr":[28224],"cycle_stride":[1,64,896,25088,50176,100352],"dimensionality":6,"extent":[64,14,14,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,128,3584,0,1792,50176]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U499.clk"],
          ["ctrl__U480.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U499.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U499.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U452.clk"],
          ["ctrl__U417.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U452.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U452.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U500.out"],
          ["self.clk","ctrl__U417.clk"],
          ["self.reset","ctrl__U417.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U417.valid"],
          ["self.clk","ctrl__U480.clk"],
          ["self.reset","ctrl__U480.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U480.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "resnet_1x1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U530"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U531"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U501",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[216384],"cycle_stride":[1,128,3584],"dimensionality":3,"extent":[128,28,28]}}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U528"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U529"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U532"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U533"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U541"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U539"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,448],"dimensionality":3,"extent":[16,28,28]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U540"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U542"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U536"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U534"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,128]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U535"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U537"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U538.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U538.in"],
          ["self.clk","_U543.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U543.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
