Library {
  Name			  "commeqprivlib"
  Version		  6.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Jun 04 15:32:01 2003"
  Creator		  "skeene"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mclark"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jan 26 13:20:14 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:143>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ProdHWDeviceType	  "Specified"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.2"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.2"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.2"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Specified"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.2"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.2"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.2"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"LifeSpan"
		Cell			"NoFixptDivByZeroProtection"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.2"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      LifeSpan		      "inf"
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.2"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Assignment
      InputType		      "Vector"
      IndexMode		      "One-based"
      IndexIsStartValue	      off
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      OutputDimensions	      "[1 1]"
      DiagnosticForDimensions "None"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ForIterator
      ResetStates	      "held"
      IterationSource	      "internal"
      IterationLimit	      "5"
      ExternalIncrement	      off
      ShowIterationPort	      on
      IndexMode		      "One-based"
      IterationVariableDataType	"int32"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      GotoTagVisibility
      GotoTag		      "A"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      InportShadow
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      OutputValues	      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Selector
      InputType		      "Vector"
      IndexMode		      "One-based"
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      InputPortWidth	      "-1"
      IndexIsStartValue	      off
      OutputPortSize	      "1"
    }
    Block {
      BlockType		      SignalSpecification
      Dimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Width
      ShowAdditionalParam     off
      OutputDataTypeScalingMode	"Choose intrinsic data type"
      DataType		      "double"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "commeqprivlib"
    Location		    [7, 74, 1151, 872]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Assign outputs"
      Ports		      [4, 3]
      Position		      [485, 36, 575, 234]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		4
	ShowSigGenPortName	on
      }
      System {
	Name			"Assign outputs"
	Location		[38, 132, 822, 650]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "outputSigSize"
	  Position		  [80, 53, 110, 67]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "EqSigIn"
	  Position		  [155, 88, 185, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "WtsIn"
	  Position		  [155, 213, 185, 227]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ErrIn"
	  Position		  [150, 292, 180, 308]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Assignment
	  Name			  "Assignment"
	  Ports			  [3, 1]
	  Position		  [305, 65, 380, 125]
	  NamePlacement		  "alternate"
	  IndexMode		  "Zero-based"
	  ElementSrc		  "External"
	  Rows			  "-1"
	  ColumnSrc		  "External"
	  DiagnosticForDimensions "Error"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Assignment
	  Name			  "Assignment1"
	  Ports			  [3, 1]
	  Position		  [305, 273, 380, 327]
	  NamePlacement		  "alternate"
	  IndexMode		  "Zero-based"
	  ElementSrc		  "External"
	  Rows			  "-1"
	  ColumnSrc		  "External"
	  DiagnosticForDimensions "Error"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Assignment
	  Name			  "Assignment2"
	  Ports			  [3, 1]
	  Position		  [310, 190, 385, 250]
	  NamePlacement		  "alternate"
	  InputType		  "Matrix"
	  IndexMode		  "Zero-based"
	  ElementSrc		  "External"
	  Rows			  "-1"
	  ColumnSrc		  "External"
	  DiagnosticForDimensions "Error"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [145, 337, 190, 353]
	  ShowName		  off
	  DialogController	  "Simulink.DDGSource"
	  GotoTag		  "ForN"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Sizer"
	  Ports			  [1, 1]
	  Position		  [235, 186, 270, 214]
	  NamePlacement		  "alternate"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  EnableExecutionContextPropagation on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Sizer"
	    Location		    [745, 249, 1254, 379]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "I"
	      Position		      [50, 38, 80, 52]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 65, 55, 95]
	      Value		      "ones(1,nTaps)"
	      VectorParams1D	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [105, 25, 160, 100]
	      Multiplication	      "Matrix(*)"
	      InputSameDT	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Transpose"
	      Ports		      [1, 1]
	      Position		      [180, 45, 230, 85]
	      SourceBlock	      "dspmtrx3/Transpose"
	      SourceType	      "Transpose"
	      Hermitian		      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "O"
	      Position		      [255, 53, 285, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Transpose"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "O"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "I"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Transpose"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "EqSigOut"
	  Position		  [405, 88, 435, 102]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "WtsOut"
	  Position		  [410, 213, 440, 227]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "ErrOut"
	  Position		  [405, 293, 435, 307]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "outputSigSize"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, 140]
	    Branch {
	      DstBlock		      "Sizer"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Assignment1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [75, 0]
	    DstBlock		    "Assignment"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -25]
	  Branch {
	    DstBlock		    "Assignment1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 0; 0, -80; 65, 0]
	    Branch {
	      Points		      [0, -125]
	      DstBlock		      "Assignment"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Assignment2"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "Sizer"
	  SrcPort		  1
	  DstBlock		  "Assignment2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EqSigIn"
	  SrcPort		  1
	  DstBlock		  "Assignment"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "WtsIn"
	  SrcPort		  1
	  DstBlock		  "Assignment2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ErrIn"
	  SrcPort		  1
	  DstBlock		  "Assignment1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Assignment"
	  SrcPort		  1
	  DstBlock		  "EqSigOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assignment2"
	  SrcPort		  1
	  DstBlock		  "WtsOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assignment1"
	  SrcPort		  1
	  DstBlock		  "ErrOut"
	  DstPort		  1
	}
	Annotation {
	  Name			  "outputSigSize used to specify \nthe size of"
" the output."
	  Position		  [76, 28]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Buffer, Shift and Flip"
      Ports		      [1, 1]
      Position		      [45, 157, 135, 213]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Buffer, Shift and Flip"
	Location		[160, 377, 650, 652]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [165, 28, 195, 42]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias1"
	  Position		  [150, 60, 185, 90]
	  Bias			  "0:nFwdTaps-1"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Flip"
	  Ports			  [1, 1]
	  Position		  [285, 27, 305, 63]
	  SourceBlock		  "dspindex/Flip"
	  SourceType		  "Flip"
	  dim			  "Columns"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion"
	  Ports			  [1, 1]
	  Position		  [335, 28, 370, 62]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  growRefPort		  "off"
	  outframe		  "Sample-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [25, 67, 70, 83]
	  ShowName		  off
	  DialogController	  "Simulink.DDGSource"
	  GotoTag		  "ForN"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [95, 60, 125, 90]
	  Gain			  "nSamp"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Selector
	  Name			  "Selector"
	  Ports			  [2, 1]
	  Position		  [220, 26, 260, 64]
	  IndexMode		  "Zero-based"
	  ElementSrc		  "External"
	  Elements		  "[1 3]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [395, 38, 425, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Selector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Bias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Selector"
	  SrcPort		  1
	  DstBlock		  "Flip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Flip"
	  SrcPort		  1
	  DstBlock		  "Frame Status\nConversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias1"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Selector"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Complex Sign LMS"
      Ports		      [3, 1]
      Position		      [920, 469, 1005, 581]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Complex Sign LMS"
	Location		[30, 77, 819, 347]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [30, 173, 60, 187]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [30, 123, 60, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [365, 53, 395, 67]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag1"
	  Ports			  [1, 1]
	  Position		  [300, 110, 330, 140]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag3"
	  Ports			  [1, 1]
	  Position		  [300, 170, 330, 200]
	  ShowName		  off
	  Output		  "Imag"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [500, 45, 540, 75]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [185, 107, 235, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  Ports			  [2, 1]
	  Position		  [450, 138, 480, 167]
	  Input			  "Real and imag"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign1"
	  Position		  [355, 109, 385, 141]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign2"
	  Position		  [355, 169, 385, 201]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "Signal Specification"
	  Position		  [665, 138, 705, 172]
	  ShowName		  off
	  SignalType		  "complex"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [615, 140, 645, 170]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj2"
	  Ports			  [1, 1]
	  Position		  [120, 115, 150, 145]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [430, 45, 460, 75]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [525, 140, 565, 170]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [580, 145, 600, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [725, 148, 755, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Complex to\nReal-Imag1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Complex to\nReal-Imag3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag1"
	  SrcPort		  1
	  DstBlock		  "Sign1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "conj2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj2"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "mu"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 20]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag3"
	  SrcPort		  1
	  DstBlock		  "Sign2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -25]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Compute Output Size"
      Ports		      [1, 1]
      Position		      [295, 59, 400, 91]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Compute Output Size"
	Location		[223, 445, 635, 669]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Signal"
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsample"
	  Ports			  [1, 1]
	  Position		  [185, 28, 220, 62]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "nSamp"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Force single rate"
	  fmode			  "Maintain input frame rate"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix"
	  Ports			  [1, 1]
	  Position		  [90, 25, 140, 65]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "First"
	  RowStartIndex		  "1"
	  RowEndMode		  "Offset from last"
	  RowEndIndex		  "nFwdTaps"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputSigSize"
	  Position		  [255, 38, 285, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Downsample"
	  SrcPort		  1
	  DstBlock		  "OutputSigSize"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Submatrix"
	  SrcPort		  1
	  DstBlock		  "Downsample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal"
	  SrcPort		  1
	  DstBlock		  "Submatrix"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DFE branch"
      Ports		      [2, 1]
      Position		      [55, 481, 155, 539]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"DFE branch"
	Location		[602, 121, 817, 452]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Decisions"
	  Position		  [50, 295, 80, 310]
	  Orientation		  "up"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay Line"
	  Ports			  [1, 1]
	  Position		  [39, 215, 91, 260]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "dspbuff3/Delay Line"
	  SourceType		  "Delay Line"
	  siz			  "nFdbkTaps"
	  ic			  "0"
	  directfeed		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Flip1"
	  Ports			  [1, 1]
	  Position		  [47, 145, 83, 185]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "dspindex/Flip"
	  SourceType		  "Flip"
	  dim			  "Columns"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [2, 1]
	  Position		  [80, 29, 135, 71]
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Output"
	  Position		  [160, 43, 190, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Matrix\nConcatenation"
	  SrcPort		  1
	  DstBlock		  "Output"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Decisions"
	  SrcPort		  1
	  DstBlock		  "Delay Line"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay Line"
	  SrcPort		  1
	  DstBlock		  "Flip1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Flip1"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Decision Feedback branch"
      Ports		      [2, 1]
      Position		      [135, 399, 235, 441]
      BlockChoice	      "DFE branch"
      TemplateBlock	      "self"
      MemberBlocks	      "DFE branch,Linear EQ branch"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Decision Feedback branch"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Decisions"
	  Position		  [20, 80, 40, 100]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DFE branch"
	  Ports			  [2, 1]
	  Position		  [100, 40, 140, 80]
	  SourceBlock		  "commeqprivlib/DFE branch"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  Permissions		  "ReadWrite"
	  TreatAsAtomicUnit	  "off"
	  RTWSystemCode		  "Auto"
	  RTWFcnNameOpts	  "Auto"
	  RTWFileNameOpts	  "Auto"
	  SimViewingDevice	  "off"
	  DataTypeOverride	  "UseLocalSettings"
	  MinMaxOverflowLogging	  "UseLocalSettings"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Output"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "DFE branch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Decisions"
	  SrcPort		  1
	  DstBlock		  "DFE branch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DFE branch"
	  SrcPort		  1
	  DstBlock		  "Output"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Equalizer "
      Ports		      [3, 3]
      Position		      [445, 364, 595, 466]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      MaskPromptString	      "Equalizer type|Weight update algorithm"
      MaskStyleString	      "popup(Linear|DFE),popup(LMS|RLS|Sign LMS|Sign R"
"egressor LMS|Sign Sign LMS|Complex Sign LMS|Normalized LMS|Variable Step LMS)"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "commblkeq|commblkeq"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "eqType=@1;alg=@2;"
      MaskInitialization      "commblkeq"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "Linear|LMS"
      MaskTabNameString	      ","
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Equalizer "
	Location		[84, 432, 957, 720]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [25, 58, 55, 72]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "Frame Reference"
	    PropagatedSignals	    "u(k)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "Desired"
	  Position		  [155, 128, 185, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Mode"
	  Position		  [65, 218, 95, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Check Mode range"
	  Ports			  [1, 1]
	  Position		  [395, 212, 430, 238]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  EnableExecutionContextPropagation on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Check Mode range"
	    Location		    [594, 137, 1027, 445]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "      \n\n"
	      Position		      [25, 78, 55, 92]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Check \nStatic Range"
	      Description	      "0 <= u <= 1"
	      Ports		      [1]
	      Position		      [90, 152, 150, 198]
	      SourceBlock	      "simulink/Model\nVerification/Check \nSt"
"atic Range"
	      SourceType	      "Checks_SRange"
	      max		      "1"
	      max_included	      "on"
	      min		      "0"
	      min_included	      "on"
	      enabled		      "on"
	      callback		      "error('Mode input must be 0 or 1.')"
	      stopWhenAssertionFail   "on"
	      export		      "off"
	      icon		      "graphic"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Check Input \nResolution"
	      Description	      "-Inf < u < +Inf"
	      Ports		      [1]
	      Position		      [90, 62, 150, 108]
	      SourceBlock	      "simulink/Model\nVerification/Check Inpu"
"t \nResolution"
	      SourceType	      "Checks_Resolution"
	      resolution	      "1"
	      enabled		      "on"
	      callback		      "error('Mode input must be 0 or 1.')"
	      stopWhenAssertionFail   "on"
	      export		      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Check Signal\nAttributes1"
	      Ports		      [1, 1]
	      Position		      [90, 8, 155, 42]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Check Signal\nAttributes"
	      SourceType	      "Check Signal Attributes"
	      SigAttribCheckMethod    "Does not match attributes exactly"
	      Complexity	      "Real"
	      Frame		      "Ignore"
	      DimsCheckMethod	      "Is..."
	      Dimensions	      "Scalar (1-D or 2-D)"
	      DatatypeCheckMethod     "Ignore"
	      DatatypeGeneral	      "Boolean"
	      DtypeFloatSpecific      "Any floating-point"
	      DtypeFixedSpecific      "Any fixed-point"
	      DtypeIntSpecific	      "Any integer"
	      SampleMode	      "Ignore"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "  "
	      Position		      [185, 18, 215, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "      \n\n"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 90]
		DstBlock		"Check \nStatic Range"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Check Input \nResolution"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Check Signal\nAttributes1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Check Signal\nAttributes1"
	      SrcPort		      1
	      DstBlock		      "  "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Check Signal\nAttributes"
	  Ports			  [1, 1]
	  Position		  [245, 49, 310, 81]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  ShowPortLabels	  "on"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Complex"
	  Frame			  "Ignore"
	  DimsCheckMethod	  "Is not..."
	  Dimensions		  "Full matrix (2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Check Signal\nAttributes1"
	  Ports			  [1, 1]
	  Position		  [385, 118, 450, 152]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  ShowPortLabels	  "on"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Complex"
	  Frame			  "Ignore"
	  DimsCheckMethod	  "Is not..."
	  Dimensions		  "Full matrix (2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion"
	  Ports			  [1, 1]
	  Position		  [75, 47, 115, 83]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  ShowPortLabels	  "off"
	  growRefPort		  "off"
	  outframe		  "Frame-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion1"
	  Ports			  [1, 1]
	  Position		  [225, 117, 265, 153]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  ShowPortLabels	  "off"
	  growRefPort		  "off"
	  outframe		  "Frame-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion2"
	  Ports			  [2, 1]
	  Position		  [710, 50, 765, 85]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  ShowPortLabels	  "off"
	  growRefPort		  "on"
	  outframe		  "Frame-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [315, 175, 345, 205]
	  ShowName		  off
	  Gain			  "1/nSamp"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Overlap"
	  Ports			  [1, 1]
	  Position		  [335, 44, 395, 86]
	  SourceBlock		  "commeqprivlib/Overlap"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  Ports			  [4, 3]
	  Position		  [535, 52, 680, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  EnableExecutionContextPropagation on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    4
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Subsystem"
	    Location		    [51, 101, 1127, 796]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Signal"
	      Position		      [15, 138, 45, 152]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Desired"
	      Position		      [15, 393, 45, 407]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "BuffLen"
	      Position		      [20, 593, 50, 607]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Mode"
	      Position		      [15, 528, 45, 542]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assign outputs"
	      Ports		      [4, 3]
	      Position		      [840, 136, 930, 334]
	      SourceBlock	      "commeqprivlib/Assign outputs"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		4
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer, Shift and Flip"
	      Ports		      [1, 1]
	      Position		      [110, 117, 200, 173]
	      SourceBlock	      "commeqprivlib/Buffer, Shift and Flip"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compute Output Size"
	      Ports		      [1, 1]
	      Position		      [385, 74, 490, 106]
	      SourceBlock	      "commeqprivlib/Compute Output Size"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Decision Feedback branch"
	      Ports		      [2, 1]
	      Position		      [240, 130, 340, 185]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "Linear EQ branch"
	      TemplateBlock	      "commeqprivlib/Decision Feedback branch"
	      MemberBlocks	      "DFE branch,Linear EQ branch"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      EnableExecutionContextPropagation	on
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Decision Feedback branch"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Input"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Decisions"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Linear EQ branch"
		  Ports			  [2, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "commeqprivlib/Linear EQ branch"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "on"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Output"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  1
		  DstBlock		  "Linear EQ branch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Decisions"
		  SrcPort		  1
		  DstBlock		  "Linear EQ branch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Linear EQ branch"
		  SrcPort		  1
		  DstBlock		  "Output"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Filter Taps"
	      Ports		      [1, 1]
	      Position		      [595, 250, 650, 290]
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      "on"
	      dif_ic_for_ch	      "on"
	      dif_ic_for_dly	      "off"
	      ic		      "initWeights"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      ForIterator
	      Name		      "For Iterator"
	      Ports		      [1, 1]
	      Position		      [105, 583, 160, 617]
	      ShowName		      off
	      IterationSource	      "external"
	      IterationLimit	      "4"
	      IndexMode		      "Zero-based"
	      IterationVariableDataType	"double"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion"
	      Ports		      [1, 1]
	      Position		      [370, 142, 410, 178]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      ShowPortLabels	      "off"
	      growRefPort	      "off"
	      outframe		      "Sample-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion1"
	      Ports		      [1, 1]
	      Position		      [370, 252, 410, 288]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      ShowPortLabels	      "off"
	      growRefPort	      "off"
	      outframe		      "Sample-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [175, 462, 220, 478]
	      ShowName		      off
	      DialogController	      "Simulink.DDGSource"
	      GotoTag		      "ForN"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [190, 589, 235, 611]
	      ShowName		      off
	      DialogController	      "Simulink.DDGSource"
	      GotoTag		      "ForN"
	      TagVisibility	      "scoped"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      GotoTagVisibility
	      Name		      "Goto Tag\nVisibility"
	      Position		      [265, 577, 296, 610]
	      GotoTag		      "ForN"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mode Select logic"
	      Ports		      [2, 1]
	      Position		      [95, 489, 170, 551]
	      SourceBlock	      "commeqprivlib/Mode Select logic"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [700, 154, 725, 181]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      RndMeth		      "Floor"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reference Delay"
	      Ports		      [1, 1]
	      Position		      [170, 370, 225, 410]
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      dly_unit		      "Samples"
	      delay		      "delay"
	      ic_detail		      "off"
	      dif_ic_for_ch	      "off"
	      dif_ic_for_dly	      "off"
	      ic		      "0"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      Ports		      [2, 1]
	      Position		      [245, 441, 285, 479]
	      IndexMode		      "Zero-based"
	      ElementSrc	      "External"
	      Elements		      "[1 3]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slicer"
	      Ports		      [1, 1]
	      Position		      [515, 490, 580, 530]
	      Orientation	      "left"
	      SourceBlock	      "commeqprivlib/Slicer"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortNumber		1
		Name			"decision"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      Position		      [285, 375, 315, 405]
	      Orientation	      "up"
	      ShowName		      off
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Weight Update Algorithm"
	      Ports		      [3, 1]
	      Position		      [455, 221, 535, 319]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "LMS"
	      TemplateBlock	      "commeqprivlib/Weight Update Algorithm"
	      MemberBlocks	      "Complex Sign LMS,LMS,Normalized LMS,RLS"
",Sign LMS,Sign Regressor LMS,Sign Sign LMS,Variable Step LMS"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      EnableExecutionContextPropagation	on
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Weight Update Algorithm"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Input"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Error"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "PrevWts"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "LMS"
		  Ports			  [3, 1]
		  Position		  [100, 40, 140, 80]
		  SourceBlock		  "commeqprivlib/LMS"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "on"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    3
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Wts"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Error"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PrevWts"
		  SrcPort		  1
		  DstBlock		  "LMS"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LMS"
		  SrcPort		  1
		  DstBlock		  "Wts"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Width
	      Name		      "Width1"
	      Position		      [45, 450, 75, 480]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      ShowAdditionalParam     on
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Zero-Pad\n w/Reference port"
	      Ports		      [2, 1]
	      Position		      [80, 370, 155, 410]
	      NamePlacement	      "alternate"
	      SourceBlock	      "commeqprivlib/Zero-Pad\n w//Reference p"
"ort"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum1"
	      Ports		      [2, 1]
	      Position		      [315, 260, 335, 280]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortNumber		1
		Name			"error"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum2"
	      Ports		      [1, 1]
	      Position		      [740, 157, 760, 183]
	      ShowName		      off
	      Inputs		      "+"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortNumber		1
		Name			"u"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Output"
	      Position		      [965, 163, 995, 177]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Err"
	      Position		      [965, 293, 995, 307]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Wts"
	      Position		      [965, 228, 995, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Selector1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Width1"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Mode Select logic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assign outputs"
	      SrcPort		      1
	      DstBlock		      "Output"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compute Output Size"
	      SrcPort		      1
	      Points		      [330, 0]
	      DstBlock		      "Assign outputs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mode Select logic"
	      SrcPort		      1
	      Points		      [125, 0]
	      DstBlock		      "Switch1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mode"
	      SrcPort		      1
	      DstBlock		      "Mode Select logic"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Signal"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[30, 0]
		Branch {
		  Points		  [0, -55]
		  DstBlock		  "Compute Output Size"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Buffer, Shift and Flip"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Zero-Pad\n w/Reference port"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "decision"
	      Labels		      [0, 0]
	      SrcBlock		      "Slicer"
	      SrcPort		      1
	      Points		      [-200, 0]
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Assign outputs"
	      SrcPort		      2
	      DstBlock		      "Wts"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      Points		      [0, -30]
	      Branch {
		Points			[-75, 0]
		DstBlock		"Decision Feedback branch"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sum1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "u"
	      Labels		      [2, 0]
	      SrcBlock		      "sum2"
	      SrcPort		      1
	      Points		      [5, 0; 0, 40]
	      Branch {
		Points			[0, 255]
		Branch {
		  Points		  [-445, 0]
		  DstBlock		  "sum1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Slicer"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Assign outputs"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Filter Taps"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -95]
		DstBlock		"Product"
		DstPort			2
	      }
	      Branch {
		Points			[0, 80; -245, 0; 0, -50]
		DstBlock		"Weight Update Algorithm"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Weight Update Algorithm"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Filter Taps"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50; 155, 0; 0, 40]
		DstBlock		"Assign outputs"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Assign outputs"
	      SrcPort		      3
	      DstBlock		      "Err"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "For Iterator"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      Name		      "error"
	      Labels		      [0, 0]
	      SrcBlock		      "sum1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Frame Status\nConversion1"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 145; 365, 0; 0, -105]
		DstBlock		"Assign outputs"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "BuffLen"
	      SrcPort		      1
	      DstBlock		      "For Iterator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Decision Feedback branch"
	      SrcPort		      1
	      DstBlock		      "Frame Status\nConversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Buffer, Shift and Flip"
	      SrcPort		      1
	      DstBlock		      "Decision Feedback branch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"Product"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Weight Update Algorithm"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion1"
	      SrcPort		      1
	      DstBlock		      "Weight Update Algorithm"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reference Delay"
	      SrcPort		      1
	      DstBlock		      "Selector1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Desired"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Width1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Zero-Pad\n w/Reference port"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Zero-Pad\n w/Reference port"
	      SrcPort		      1
	      DstBlock		      "Reference Delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Width
	  Name			  "Width"
	  Position		  [235, 175, 265, 205]
	  ShowName		  off
	  ShowAdditionalParam	  on
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Equalized"
	  Position		  [785, 63, 815, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Err"
	  Position		  [785, 103, 815, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [785, 143, 815, 157]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 0; 0, 125]
	    DstBlock		    "Width"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Check Signal\nAttributes"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion1"
	  SrcPort		  1
	  DstBlock		  "Check Signal\nAttributes1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion2"
	  SrcPort		  1
	  DstBlock		  "Equalized"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Frame Status\nConversion2"
	  DstPort		  1
	}
	Line {
	  Labels		  [2, 0]
	  SrcBlock		  "Check Mode range"
	  SrcPort		  1
	  Points		  [75, 0; 0, -70]
	  DstBlock		  "Subsystem"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  3
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  2
	  DstBlock		  "Err"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mode"
	  SrcPort		  1
	  DstBlock		  "Check Mode range"
	  DstPort		  1
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [150, 0; 0, -65]
	  DstBlock		  "Subsystem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Overlap"
	  SrcPort		  1
	  DstBlock		  "Subsystem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Desired"
	  SrcPort		  1
	  DstBlock		  "Frame Status\nConversion1"
	  DstPort		  1
	}
	Line {
	  Name			  "Frame Reference"
	  SrcBlock		  "Input"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Frame Status\nConversion"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, -35; 785, 0; 0, 65; -150, 0]
	    DstBlock		    "Frame Status\nConversion2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Width"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Check Signal\nAttributes1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -40]
	  DstBlock		  "Subsystem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Check Signal\nAttributes"
	  SrcPort		  1
	  DstBlock		  "Overlap"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Flush"
      Ports		      [1, 1]
      Position		      [185, 49, 245, 101]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Flush"
	Location		[398, 281, 706, 615]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [40, 33, 70, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [120, 165, 170, 195]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "delay"
	  ic_detail		  "off"
	  dif_ic_for_ch		  "off"
	  dif_ic_for_dly	  "off"
	  ic			  "0"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [2, 1]
	  Position		  [105, 29, 160, 71]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Signal Specification"
	  Ports			  [1, 1]
	  Position		  [60, 115, 110, 135]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "simulink/Signal\nAttributes/Signal Specific"
"ation"
	  SourceType		  "Signal Specification"
	  D			  "[delay 1]"
	  Ts			  "-1"
	  DataType		  "auto"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SignalType		  "auto"
	  SamplingMode		  "auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix"
	  Ports			  [1, 1]
	  Position		  [160, 100, 210, 140]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "Offset from last"
	  RowStartIndex		  "delay-1"
	  RowEndMode		  "Last"
	  RowEndIndex		  "1"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [205, 43, 235, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Submatrix"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [-30, 0]
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Matrix\nConcatenation"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Submatrix"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  Points		  [0, -50]
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  2
	}
	Annotation {
	  Name			  "This subsytem appends delay \nsamples to th"
"e reference signal.\nThe purpose of this is to flush out the \nfinal samples "
"from the delay block \nthat follows this subsystem."
	  Position		  [139, 235]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "LMS"
      Ports		      [3, 1]
      Position		      [735, 154, 820, 266]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"LMS"
	Location		[84, 433, 567, 719]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [60, 173, 90, 187]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [60, 123, 90, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [200, 43, 230, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [260, 35, 300, 65]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [245, 107, 295, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj"
	  Ports			  [1, 1]
	  Position		  [110, 164, 145, 196]
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [170, 115, 210, 145]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [320, 145, 340, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [375, 148, 405, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "mu"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "conj"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Linear EQ branch"
      Ports		      [2, 1]
      Position		      [230, 481, 330, 539]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Linear EQ branch"
	Location		[602, 121, 817, 452]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Decisions"
	  Position		  [50, 295, 80, 310]
	  Orientation		  "up"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [55, 240, 75, 260]
	  Orientation		  "up"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Output"
	  Position		  [160, 33, 190, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Decisions"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Output"
	  DstPort		  1
	}
	Annotation {
	  Name			  "There is no feedback in a linear equalizer"
	  Position		  [107, 185]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Mode Select logic"
      Ports		      [2, 1]
      Position		      [200, 159, 275, 221]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Mode Select logic"
	Location		[400, 146, 896, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "desSize"
	  Position		  [15, 70, 45, 85]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "inMode"
	  Position		  [155, 348, 185, 362]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  Ports			  [2, 1]
	  Position		  [155, 167, 185, 198]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [130, 325, 160, 355]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [15, 240, 45, 270]
	  ShowName		  off
	  Value			  "delay"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  Position		  [341, 110, 389, 140]
	  Orientation		  "up"
	  ShowName		  off
	  OutDataTypeMode	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [155, 132, 200, 148]
	  ShowName		  off
	  DialogController	  "Simulink.DDGSource"
	  GotoTag		  "ForN"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [170, 217, 215, 233]
	  ShowName		  off
	  DialogController	  "Simulink.DDGSource"
	  GotoTag		  "ForN"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  Ports			  [3, 1]
	  Position		  [320, 217, 360, 253]
	  ShowName		  off
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Boolean"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  Ports			  [2, 1]
	  Position		  [95, 247, 125, 278]
	  Operator		  "mod"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator1"
	  Position		  [230, 217, 260, 248]
	  ShowName		  off
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "Boolean"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator2"
	  Position		  [210, 332, 240, 363]
	  Operator		  "=="
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "Boolean"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    1
	    Name		    "Mode==1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator3"
	  Position		  [255, 132, 285, 163]
	  ShowName		  off
	  Operator		  "<"
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "Boolean"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    1
	    Name		    "N < SizeDes"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outMode"
	  Position		  [350, 55, 380, 70]
	  Orientation		  "up"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "inMode"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "desSize"
	  SrcPort		  1
	  Points		  [0, 85; 30, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Math\nFunction"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "outMode"
	  DstPort		  1
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  Name			  "N < SizeDes"
	  Labels		  [0, 0]
	  SrcBlock		  "Relational\nOperator3"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator2"
	  DstPort		  1
	}
	Line {
	  Name			  "Mode==1"
	  Labels		  [0, 0]
	  SrcBlock		  "Relational\nOperator2"
	  SrcPort		  1
	  Points		  [30, 0; 0, -105]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational\nOperator1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Relational\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [45, 0; 0, -25]
	    DstBlock		    "Relational\nOperator1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Annotation {
	  Name			  "outMode  = (inMode==1) && (forN<desSigSize+"
"delay) && forN>delay)"
	  Position		  [211, 26]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Normalized LMS"
      Ports		      [3, 1]
      Position		      [745, 614, 830, 726]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Normalized LMS"
	Location		[157, 167, 707, 606]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [15, 213, 45, 227]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [240, 345, 270, 375]
	  Orientation		  "up"
	  ShowName		  off
	  Value			  "bias"
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  Ports			  [2, 1]
	  Position		  [130, 192, 160, 223]
	  Inputs		  "*/"
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [275, 35, 315, 65]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [200, 107, 250, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [140, 267, 185, 343]
	  ShowName		  off
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Transpose"
	  Ports			  [1, 1]
	  Position		  [90, 270, 120, 300]
	  ShowName		  off
	  SourceBlock		  "dspmtrx3/Transpose"
	  SourceType		  "Transpose"
	  Hermitian		  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [360, 140, 390, 170]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj2"
	  Ports			  [1, 1]
	  Position		  [70, 115, 100, 145]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [215, 35, 245, 65]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [70, 185, 100, 215]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [320, 145, 340, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum1"
	  Ports			  [2, 1]
	  Position		  [245, 295, 265, 315]
	  Orientation		  "up"
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [410, 148, 440, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "conj2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj2"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transpose"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Transpose"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "mu"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum1"
	  SrcPort		  1
	  Points		  [0, -40; -140, 0]
	  DstBlock		  "Divide"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Overlap"
      Ports		      [1, 1]
      Position		      [55, 44, 120, 96]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Overlap"
	Location		[97, 277, 382, 655]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [25, 188, 55, 202]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [85, 30, 135, 60]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "nFwdTaps"
	  ic_detail		  "off"
	  dif_ic_for_ch		  "off"
	  dif_ic_for_dly	  "off"
	  ic			  "0"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [2, 1]
	  Position		  [80, 164, 135, 206]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Signal Specification"
	  Ports			  [1, 1]
	  Position		  [41, 85, 89, 105]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "simulink/Signal\nAttributes/Signal Specific"
"ation"
	  SourceType		  "Signal Specification"
	  D			  "[nFwdTaps 1]"
	  Ts			  "-1"
	  DataType		  "auto"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SignalType		  "auto"
	  SamplingMode		  "auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix"
	  Ports			  [1, 1]
	  Position		  [135, 95, 185, 135]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "Offset from last"
	  RowStartIndex		  "nFwdTaps-1"
	  RowEndMode		  "Last"
	  RowEndIndex		  "1"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [180, 178, 210, 192]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Submatrix"
	  SrcPort		  1
	  Points		  [0, -45]
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [-15, 0]
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Matrix\nConcatenation"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Submatrix"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  1
	}
	Annotation {
	  Name			  "This subsystem appends nTaps samples \nto t"
"he input signal. The purpose of this is to remember\nthe previous nTaps sampe"
"s, as they are needed to \ncompute the current weights.\n"
	  Position		  [147, 260]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RLS"
      Ports		      [3, 1]
      Position		      [905, 152, 990, 268]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"RLS"
	Location		[102, 149, 1033, 786]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [370, 203, 400, 217]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [285, 103, 315, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [460, 33, 490, 47]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  Position		  [250, 330, 285, 360]
	  Bias			  "lambda"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Correlation Matrix"
	  Ports			  [1, 1]
	  Position		  [535, 460, 595, 500]
	  Orientation		  "left"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  "on"
	  dif_ic_for_ch		  "on"
	  dif_ic_for_dly	  "off"
	  ic			  "invCorr"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [615, 335, 645, 365]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Gain			  "1/lambda"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "Input1"
	  Position		  [35, 318, 65, 332]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "Input2"
	  Position		  [355, 445, 385, 455]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [405, 99, 465, 141]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [280, 260, 340, 300]
	  Orientation		  "up"
	  ShowName		  off
	  Inputs		  "/*"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  Ports			  [3, 1]
	  Position		  [475, 182, 540, 238]
	  ShowName		  off
	  Inputs		  "3"
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  Ports			  [3, 1]
	  Position		  [160, 317, 225, 373]
	  ShowName		  off
	  Inputs		  "3"
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product4"
	  Ports			  [2, 1]
	  Position		  [295, 375, 355, 420]
	  Orientation		  "up"
	  ShowName		  off
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "Signal Specification"
	  Position		  [287, 195, 333, 220]
	  Orientation		  "up"
	  ShowName		  off
	  Dimensions		  "[nTaps 1]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "Signal Specification1"
	  Position		  [607, 385, 653, 410]
	  Orientation		  "down"
	  ShowName		  off
	  Dimensions		  "[nTaps nTaps]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj"
	  Ports			  [1, 1]
	  Position		  [95, 309, 130, 341]
	  ShowName		  off
	  Operator		  "hermitian"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [420, 194, 455, 226]
	  ShowName		  off
	  Operator		  "hermitian"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj2"
	  Ports			  [1, 1]
	  Position		  [335, 94, 370, 126]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [520, 55, 550, 85]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj4"
	  Ports			  [1, 1]
	  Position		  [575, 105, 605, 135]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [525, 110, 545, 130]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum1"
	  Ports			  [2, 1]
	  Position		  [620, 290, 640, 310]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "+-"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [645, 115, 675, 125]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "conj2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj"
	  SrcPort		  1
	  DstBlock		  "Product3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "conj"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Product3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product4"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Input2"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "Product4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Correlation Matrix"
	  SrcPort		  1
	  Points		  [-45, 0]
	  Branch {
	    Points		    [-60, 0]
	    Branch {
	      Points		      [-115, 0]
	      Branch {
		DstBlock		"Product4"
		DstPort			1
	      }
	      Branch {
		Points			[-190, 0; 0, -135]
		DstBlock		"Product3"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [0, -250]
	      DstBlock		      "Product2"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -180]
	    DstBlock		    "sum1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [110, 0]
	  DstBlock		  "sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sum1"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Signal Specification1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "conj2"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Product"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Signal Specification1"
	  SrcPort		  1
	  Points		  [0, 65]
	  DstBlock		  "Correlation Matrix"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj4"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Annotation {
	  Name			  "G"
	  Position		  [296, 159]
	}
	Annotation {
	  Name			  "lambda + u'*Delta*u"
	  Position		  [202, 290]
	}
	Annotation {
	  Name			  "G*u'*Delta"
	  Position		  [592, 195]
	}
	Annotation {
	  Position		  [658, 323]
	}
	Annotation {
	  Name			  "1/lambda*(Delta - G*u'*Delta)"
	  Position		  [742, 405]
	}
	Annotation {
	  Name			  "Delta * u"
	  Position		  [350, 331]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sign LMS"
      Ports		      [3, 1]
      Position		      [740, 314, 825, 426]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Sign LMS"
	Location		[520, 100, 1003, 386]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [25, 173, 55, 187]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  Ports			  [1, 1]
	  Position		  [65, 115, 95, 145]
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [275, 35, 315, 65]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [200, 107, 250, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign"
	  Position		  [115, 114, 145, 146]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [360, 140, 390, 170]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [215, 35, 245, 65]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [270, 140, 300, 170]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [320, 145, 340, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [410, 148, 440, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "mu"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Sign"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sign Regressor LMS"
      Ports		      [3, 1]
      Position		      [910, 319, 995, 431]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Sign Regressor LMS"
	Location		[352, 448, 886, 730]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [35, 173, 65, 187]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [145, 43, 175, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  Ports			  [1, 1]
	  Position		  [100, 115, 130, 145]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag1"
	  Ports			  [1, 1]
	  Position		  [100, 165, 130, 195]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [275, 35, 315, 65]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [200, 107, 250, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign"
	  Position		  [155, 163, 180, 197]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "Signal Specification"
	  Position		  [400, 137, 435, 173]
	  ShowName		  off
	  SignalType		  "complex"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [360, 140, 385, 170]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [215, 35, 245, 65]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [270, 140, 300, 170]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [320, 145, 340, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [460, 148, 490, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "mu"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag1"
	  SrcPort		  1
	  DstBlock		  "Sign"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sign Sign LMS"
      Ports		      [3, 1]
      Position		      [740, 459, 825, 571]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Sign Sign LMS"
	Location		[112, 264, 624, 562]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [15, 173, 45, 187]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [20, 123, 50, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [75, 43, 105, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag1"
	  Ports			  [1, 1]
	  Position		  [80, 165, 110, 195]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag2"
	  Ports			  [1, 1]
	  Position		  [80, 115, 110, 145]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [205, 35, 245, 65]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [190, 107, 240, 203]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign1"
	  Position		  [130, 164, 160, 196]
	  ShowName		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign2"
	  Position		  [130, 114, 160, 146]
	  ShowName		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "Signal Specification"
	  Position		  [405, 138, 435, 172]
	  ShowName		  off
	  SignalType		  "complex"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [355, 140, 385, 170]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [140, 35, 170, 65]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "mu"
	  Position		  [270, 140, 295, 170]
	  Gain			  "stepSize"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [315, 145, 335, 165]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [450, 148, 480, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Signal Specification"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "mu"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag2"
	  SrcPort		  1
	  DstBlock		  "Sign2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign2"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag1"
	  SrcPort		  1
	  DstBlock		  "Sign1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign1"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Signal Specification"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Slicer"
      Ports		      [1, 1]
      Position		      [340, 160, 405, 200]
      Orientation	      "left"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Slicer"
	Location		[398, 564, 748, 666]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [295, 43, 325, 57]
	  Orientation		  "left"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Linear Demodulator"
	  Ports			  [1, 1]
	  Position		  [200, 25, 260, 75]
	  Orientation		  "left"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  EnableExecutionContextPropagation on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Linear Demodulator"
	    Location		    [333, 255, 844, 499]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs"
	      Position		      [215, 30, 245, 60]
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constellation"
	      Position		      [30, 102, 120, 188]
	      Value		      "sigConst"
	      VectorParams1D	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Minimum"
	      Ports		      [1, 1]
	      Position		      [290, 25, 345, 65]
	      SourceBlock	      "dspstat3/Minimum"
	      SourceType	      "Minimum"
	      fcn		      "Index"
	      reset		      "None"
	      additionalParams	      "off"
	      allowOverrides	      "on"
	      accumMode		      "Same as input"
	      accumWordLength	      "32"
	      accumFracLength	      "30"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      roundingMode	      "Floor"
	      overflowMode	      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      Ports		      [2, 1]
	      Position		      [160, 35, 180, 55]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [445, 38, 475, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Minimum"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constellation"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Abs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Abs"
	      SrcPort		      1
	      DstBlock		      "Minimum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Lookup
	  Name			  "Linear Modulator"
	  Position		  [85, 25, 135, 75]
	  Orientation		  "left"
	  DialogController	  "Simulink.DDGSource"
	  InputValues		  "[1:length(sigConst)]"
	  OutputValues		  "sigConst"
	  LookUpMeth		  "Use Input Nearest"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Slice"
	  Position		  [25, 43, 55, 57]
	  Orientation		  "left"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Linear Modulator"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Linear Demodulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Linear Demodulator"
	  SrcPort		  1
	  DstBlock		  "Linear Modulator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Variable Step LMS"
      Ports		      [3, 1]
      Position		      [920, 614, 1005, 726]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Variable Step LMS"
	Location		[252, 157, 868, 623]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [95, 148, 125, 162]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [100, 98, 130, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [295, 33, 325, 47]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  Ports			  [1, 1]
	  Position		  [165, 215, 195, 245]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP\nConstant"
	  Ports			  [0, 1]
	  Position		  [165, 260, 205, 290]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "dspsrcs4/DSP\nConstant"
	  SourceType		  "DSP Constant"
	  ShowPortLabels	  "on"
	  Value			  "incMu"
	  SampleMode		  "Discrete"
	  discreteOutput	  "Sample-based"
	  continuousOutput	  "Sample-based"
	  sampTime		  "-1"
	  framePeriod		  "2"
	  additionalParams	  "off"
	  allowOverrides	  "on"
	  dataType		  "Inherit from 'Constant value'"
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	  InterpretAs1D		  "-inf"
	  Ts			  "-inf"
	  FramebasedOutput	  "-inf"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  Position		  [325, 335, 365, 365]
	  ShowName		  off
	  Gain			  "2"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [420, 25, 460, 55]
	  ShowName		  off
	  Gain			  "leakage"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [250, 82, 300, 178]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [220, 210, 260, 250]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  Ports			  [2, 1]
	  Position		  [95, 245, 135, 285]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  Ports			  [2, 1]
	  Position		  [405, 228, 445, 272]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  Position		  [260, 335, 290, 365]
	  UpperLimit		  "maxMu"
	  LowerLimit		  "minMu"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj1"
	  Ports			  [1, 1]
	  Position		  [530, 235, 560, 265]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj2"
	  Ports			  [1, 1]
	  Position		  [160, 90, 190, 120]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj3"
	  Ports			  [1, 1]
	  Position		  [355, 25, 385, 55]
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "gOld"
	  Ports			  [1, 1]
	  Position		  [285, 220, 345, 260]
	  Orientation		  "left"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  "on"
	  dif_ic_for_ch		  "off"
	  dif_ic_for_dly	  "off"
	  ic			  "0"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mu"
	  Ports			  [1, 1]
	  Position		  [100, 365, 160, 405]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  "on"
	  dif_ic_for_ch		  "off"
	  dif_ic_for_dly	  "off"
	  ic			  "initMu"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum"
	  Ports			  [2, 1]
	  Position		  [495, 240, 515, 260]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum1"
	  Ports			  [2, 1]
	  Position		  [65, 310, 85, 330]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [580, 243, 610, 257]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "conj3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 75; -45, 0]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [45, 0; 0, 110]
	    Branch {
	      DstBlock		      "Product3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "gOld"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "conj1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj3"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj1"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "conj2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj2"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP\nConstant"
	  SrcPort		  1
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gOld"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "Product2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 15]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "mu"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Saturation"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mu"
	  SrcPort		  1
	  Points		  [20, 0; 0, 50; -135, 0]
	  DstBlock		  "sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [-15, 0]
	  DstBlock		  "sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Product3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  DstBlock		  "sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "g"
	  Position		  [315, 125]
	}
	Annotation {
	  Name			  "IncMu * real(g.*gOld)"
	  Position		  [83, 230]
	}
	Annotation {
	  Name			  "2*mu.*g"
	  Position		  [442, 307]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Weight Update Algorithm"
      Ports		      [3, 1]
      Position		      [795, 59, 895, 101]
      BlockChoice	      "LMS"
      TemplateBlock	      "self"
      MemberBlocks	      "Complex Sign LMS,LMS,Normalized LMS,RLS,Sign LM"
"S,Sign Regressor LMS,Sign Sign LMS,Variable Step LMS"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"Weight Update Algorithm"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Error"
	  Position		  [20, 80, 40, 100]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrevWts"
	  Position		  [20, 120, 40, 140]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "LMS"
	  Ports			  [3, 1]
	  Position		  [100, 40, 140, 80]
	  SourceBlock		  "commeqprivlib/LMS"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Wts"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Input"
	  SrcPort		  1
	  DstBlock		  "LMS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Error"
	  SrcPort		  1
	  DstBlock		  "LMS"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PrevWts"
	  SrcPort		  1
	  DstBlock		  "LMS"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "LMS"
	  SrcPort		  1
	  DstBlock		  "Wts"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Zero-Pad\n w/Reference port"
      Ports		      [2, 1]
      Position		      [60, 256, 125, 294]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      EnableExecutionContextPropagation	on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Zero-Pad\n w/Reference port"
	Location		[149, 94, 900, 402]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Ref"
	  Position		  [75, 63, 105, 77]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [70, 138, 100, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Assignment
	  Name			  "Assignment"
	  Ports			  [3, 1]
	  Position		  [415, 85, 490, 145]
	  NamePlacement		  "alternate"
	  IndexMode		  "Zero-based"
	  ElementSrc		  "External"
	  Rows			  "-1"
	  ColumnSrc		  "External"
	  DiagnosticForDimensions "Error"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant Ramp"
	  Ports			  [1, 1]
	  Position		  [190, 156, 235, 194]
	  ShowName		  off
	  SourceBlock		  "dspsrcs4/Constant Ramp"
	  SourceType		  "Constant Ramp"
	  L			  "Rows"
	  Slope			  "1"
	  Offset		  "0"
	  additionalParams	  "off"
	  allowOverrides	  "on"
	  dataType		  "Same as input"
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [300, 55, 330, 85]
	  Gain			  "0"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Padded"
	  Position		  [515, 108, 545, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Ref"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Assignment"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Constant Ramp"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "Assignment"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assignment"
	  SrcPort		  1
	  DstBlock		  "Padded"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant Ramp"
	  SrcPort		  1
	  Points		  [70, 0; 0, -40]
	  DstBlock		  "Assignment"
	  DstPort		  3
	}
      }
    }
    Annotation {
      Name		      "Basic building blocks"
      Position		      [99, 20]
    }
    Annotation {
      Name		      "Decision Feedback configurable subsystem"
      Position		      [171, 369]
    }
    Annotation {
      Name		      "Generic Equalizer"
      Position		      [514, 327]
    }
    Annotation {
      Name		      "Weight Update Algorithms"
      Position		      [841, 25]
    }
  }
}

# Finite State Machines
#
#    Stateflow Version 6.0 (R14 Prerelease) dated Dec 28 2003, 15:35:26
#
#

Stateflow {

	machine {
		id                   		1
		name                 		"commeqprivlib"
		created              		"22-Jul-2003 10:16:38"
		isLibrary            		1
		firstTarget          		2
		sfVersion            		60014000.000004
	}

	target {
		id               		2
		name             		"sfun"
		description      		"Default Simulink S-Function Target."
		machine          		1
		linkNode         		[1 0 0]
	}
}
