

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.339 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118423|   132038|  0.947 ms|  1.056 ms|  118424|  132039|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label1  |    16392|    16392|           8196|          -|          -|     2|        no|
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        |- sha_stream_label2  |       10|       10|              2|          -|          -|     5|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:19]   --->   Operation 12 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln197 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [data/benchmarks/sha/sha.c:197]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 0, i2 %i" [data/benchmarks/sha/sha.c:202]   --->   Operation 20 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln206 = br void %VITIS_LOOP_208_1" [data/benchmarks/sha/sha.c:206]   --->   Operation 21 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i" [data/benchmarks/sha/sha.c:206]   --->   Operation 22 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i2 %i_12" [data/benchmarks/sha/sha.c:206]   --->   Operation 23 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.43ns)   --->   "%icmp_ln206 = icmp_eq  i2 %i_12, i2 2" [data/benchmarks/sha/sha.c:206]   --->   Operation 24 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.43ns)   --->   "%add_ln206 = add i2 %i_12, i2 1" [data/benchmarks/sha/sha.c:206]   --->   Operation 25 'add' 'add_ln206' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %VITIS_LOOP_208_1.split, void %for.end12" [data/benchmarks/sha/sha.c:206]   --->   Operation 26 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln206, i13 0" [data/benchmarks/sha/sha.c:210]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.01ns)   --->   "%call_ln210 = call void @sha_stream_Pipeline_VITIS_LOOP_208_1, i14 %tmp, i8 %indata, i8 %local_indata" [data/benchmarks/sha/sha.c:210]   --->   Operation 28 'call' 'call_ln210' <Predicate = (!icmp_ln206)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 %add_ln206, i2 %i" [data/benchmarks/sha/sha.c:202]   --->   Operation 29 'store' 'store_ln202' <Predicate = (!icmp_ln206)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 30 'alloca' 'j' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln214 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:214]   --->   Operation 31 'call' 'call_ln214' <Predicate = (icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 32 'store' 'store_ln202' <Predicate = (icmp_ln206)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln207 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:207]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/sha/sha.c:212]   --->   Operation 34 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln210 = call void @sha_stream_Pipeline_VITIS_LOOP_208_1, i14 %tmp, i8 %indata, i8 %local_indata" [data/benchmarks/sha/sha.c:210]   --->   Operation 35 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln206 = br void %VITIS_LOOP_208_1" [data/benchmarks/sha/sha.c:206]   --->   Operation 36 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln214 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:214]   --->   Operation 37 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc21" [data/benchmarks/sha/sha.c:217]   --->   Operation 38 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.82>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%j_2 = load i2 %j" [data/benchmarks/sha/sha.c:217]   --->   Operation 39 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln217 = icmp_eq  i2 %j_2, i2 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 40 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.43ns)   --->   "%add_ln217 = add i2 %j_2, i2 1" [data/benchmarks/sha/sha.c:217]   --->   Operation 41 'add' 'add_ln217' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:217]   --->   Operation 42 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i2 %j_2" [data/benchmarks/sha/sha.c:217]   --->   Operation 43 'zext' 'zext_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i2 %j_2" [data/benchmarks/sha/sha.c:217]   --->   Operation 44 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln217" [data/benchmarks/sha/sha.c:219]   --->   Operation 45 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.69ns)   --->   "%i_13 = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:219]   --->   Operation 46 'load' 'i_13' <Predicate = (!icmp_ln217)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 %add_ln217, i2 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 47 'store' 'store_ln202' <Predicate = (!icmp_ln217)> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 48 'alloca' 'i_7' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln224 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:224]   --->   Operation 49 'call' 'call_ln224' <Predicate = (icmp_ln217)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln202 = store i3 0, i3 %i_7" [data/benchmarks/sha/sha.c:202]   --->   Operation 50 'store' 'store_ln202' <Predicate = (icmp_ln217)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 3.33>
ST_6 : Operation 51 [1/2] (0.69ns)   --->   "%i_13 = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:219]   --->   Operation 51 'load' 'i_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 52 [2/2] (2.64ns)   --->   "%call_ln221 = call void @sha_update, i8 %local_indata, i1 %trunc_ln217, i32 %i_13, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:221]   --->   Operation 52 'call' 'call_ln221' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:218]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/sha/sha.c:222]   --->   Operation 54 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln221 = call void @sha_update, i8 %local_indata, i1 %trunc_ln217, i32 %i_13, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:221]   --->   Operation 55 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc21" [data/benchmarks/sha/sha.c:217]   --->   Operation 56 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln224 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:224]   --->   Operation 57 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc31" [data/benchmarks/sha/sha.c:226]   --->   Operation 58 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.95>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%i_14 = load i3 %i_7" [data/benchmarks/sha/sha.c:226]   --->   Operation 59 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.57ns)   --->   "%icmp_ln226 = icmp_eq  i3 %i_14, i3 5" [data/benchmarks/sha/sha.c:226]   --->   Operation 60 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.57ns)   --->   "%add_ln226 = add i3 %i_14, i3 1" [data/benchmarks/sha/sha.c:226]   --->   Operation 61 'add' 'add_ln226' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %for.inc31.split, void %for.end33" [data/benchmarks/sha/sha.c:226]   --->   Operation 62 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i3 %i_14" [data/benchmarks/sha/sha.c:226]   --->   Operation 63 'zext' 'zext_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%sha_info_digest_addr = getelementptr i32 %sha_info_digest, i64 0, i64 %zext_ln226" [data/benchmarks/sha/sha.c:228]   --->   Operation 64 'getelementptr' 'sha_info_digest_addr' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 65 'load' 'sha_info_digest_load' <Predicate = (!icmp_ln226)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln202 = store i3 %add_ln226, i3 %i_7" [data/benchmarks/sha/sha.c:202]   --->   Operation 66 'store' 'store_ln202' <Predicate = (!icmp_ln226)> <Delay = 0.38>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln230 = ret" [data/benchmarks/sha/sha.c:230]   --->   Operation 67 'ret' 'ret_ln230' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.39>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/sha/sha.c:227]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/sha/sha.c:229]   --->   Operation 69 'specloopname' 'specloopname_ln229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 70 'load' 'sha_info_digest_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr i32 %outdata, i64 0, i64 %zext_ln226" [data/benchmarks/sha/sha.c:228]   --->   Operation 71 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln228 = store i32 %sha_info_digest_load, i3 %outdata_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 72 'store' 'store_ln228' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc31" [data/benchmarks/sha/sha.c:226]   --->   Operation 73 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', data/benchmarks/sha/sha.c:202) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln202', data/benchmarks/sha/sha.c:202) of constant 0 on local variable 'i', data/benchmarks/sha/sha.c:202 [18]  (0.387 ns)

 <State 2>: 2.449ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/sha/sha.c:206) on local variable 'i', data/benchmarks/sha/sha.c:202 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln206', data/benchmarks/sha/sha.c:206) [23]  (0.436 ns)
	'call' operation 0 bit ('call_ln210', data/benchmarks/sha/sha.c:210) to 'sha_stream_Pipeline_VITIS_LOOP_208_1' [30]  (2.013 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.823ns
The critical path consists of the following:
	'load' operation 2 bit ('j', data/benchmarks/sha/sha.c:217) on local variable 'j', data/benchmarks/sha/sha.c:202 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln217', data/benchmarks/sha/sha.c:217) [40]  (0.436 ns)
	'store' operation 0 bit ('store_ln202', data/benchmarks/sha/sha.c:202) of constant 0 on local variable 'i', data/benchmarks/sha/sha.c:202 [56]  (0.387 ns)

 <State 6>: 3.339ns
The critical path consists of the following:
	'load' operation 32 bit ('i', data/benchmarks/sha/sha.c:219) on array 'in_i' [49]  (0.699 ns)
	'call' operation 0 bit ('call_ln221', data/benchmarks/sha/sha.c:221) to 'sha_update' [50]  (2.640 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.959ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/sha/sha.c:226) on local variable 'i', data/benchmarks/sha/sha.c:202 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln226', data/benchmarks/sha/sha.c:226) [60]  (0.572 ns)
	'store' operation 0 bit ('store_ln202', data/benchmarks/sha/sha.c:202) of variable 'add_ln226', data/benchmarks/sha/sha.c:226 on local variable 'i', data/benchmarks/sha/sha.c:202 [71]  (0.387 ns)

 <State 10>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('sha_info_digest_load', data/benchmarks/sha/sha.c:228) on array 'sha_info_digest' [68]  (0.699 ns)
	'store' operation 0 bit ('store_ln228', data/benchmarks/sha/sha.c:228) of variable 'sha_info_digest_load', data/benchmarks/sha/sha.c:228 on array 'outdata' [70]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
