Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 31 08:07:53 2022
| Host         : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | switch_count[3]_i_2_n_0 | switch_count[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | switch_count            | second2[3]_i_1_n_0            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | second1                 | mincount[3]_i_1_n_0           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                         |                               |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                         | UUT/clock_count[0]_i_1__0_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | enable_watch_reg_n_0    | clock_count[0]_i_1_n_0        |                6 |             24 |         4.00 |
+----------------+-------------------------+-------------------------------+------------------+----------------+--------------+


