cvt.s32.u32 %r0, %ctaid.y
opcode cvt a %ctaid.y b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 1557
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f40
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols + 48]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 1
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1f48
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

mul.lo.s32 %r2, %r0, %r1
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 0
src2 1
src3 0
src4 0
dest1 2
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f50
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s32.u32 %r3, %tid.x
opcode cvt a %tid.x b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 1551
src2 0
src3 0
src4 0
dest1 3
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f58
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s32.u32 %r4, %tid.y
opcode cvt a %tid.y b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 1551
src2 0
src3 0
src4 0
dest1 4
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f60
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s32.u32 %r5, %ctaid.x
opcode cvt a %ctaid.x b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 1557
src2 0
src3 0
src4 0
dest1 5
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f68
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r6, %r2, %r5
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 2
src2 5
src3 0
src4 0
dest1 6
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f70
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.s32 %r7, %r6, 16
opcode mul a  b %r7 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 6
src2 0
src3 0
src4 0
dest1 7
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f78
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r8, %r7, %r3
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 7
src2 3
src3 0
src4 0
dest1 8
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f80
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r9, %r3
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 3
src2 0
src3 0
src4 0
dest1 9
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f88
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r10, %r4
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 4
src2 0
src3 0
src4 0
dest1 10
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f90
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r11, %r4, 16
opcode mul a  b %r5 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 4
src2 0
src3 0
src4 0
dest1 11
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1f98
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r12, %r9, %r11
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 9
src2 11
src3 0
src4 0
dest1 12
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fa0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.u64 %r13, %r12, 4
opcode mul a  b %rd4 c  d 
*** begin of the data strcture *** 
opcode 65
num_read_regs 1
num_dest_regs 1
src1 12
src2 0
src3 0
src4 0
dest1 13
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fa8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

sub.s32 %r14, %r8, %r1
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 8
src2 1
src3 0
src4 0
dest1 14
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fb0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda + 32]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 15
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 1fb8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

mov.u32 %r16, 0
opcode mov a %r11 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 16
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fc0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.le.s32 %p17, %r14, %r16
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 14
src2 16
src3 0
src4 0
dest1 17
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 1fc8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p17 bra BB_1_4
opcode bra a  b  c  d BB_1_4
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 17
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 1fd0
active_mask ffffffff
br_target_addr 2010
reconv_inst_addr/mem_addr 2010
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 2010
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2010
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r18, __cuda___cuda_local_var_39930_33_non_const_north60
opcode mov a __cuda___cuda_local_var_39930_33_non_const_north60 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 18
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2018
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.s32 %r24, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows + 52]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 24
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2020
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

mul.lo.s32 %r25, %r24, %r1
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 24
src2 1
src3 0
src4 0
dest1 25
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2028
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r26, %r6, %r1
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 6
src2 1
src3 0
src4 0
dest1 26
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2030
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.s32 %r27, %r26, 16
opcode mul a  b %r14 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 26
src2 0
src3 0
src4 0
dest1 27
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2038
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r28, %r27, %r3
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 27
src2 3
src3 0
src4 0
dest1 28
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2040
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.le.s32 %p29, %r25, %r28
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 25
src2 28
src3 0
src4 0
dest1 29
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2048
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p29 bra BB_1_6
opcode bra a  b  c  d BB_1_6
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 29
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2050
active_mask 0
br_target_addr 2090
reconv_inst_addr/mem_addr 2090
br_taken_mask 0
mem_addr/reconv_inst_addr 2090
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r30, __cuda___cuda_local_var_39931_33_non_const_south1084
opcode mov a __cuda___cuda_local_var_39931_33_non_const_south1084 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 30
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2058
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r31, %r28
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 28
src2 0
src3 0
src4 0
dest1 31
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2060
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r32, %r28, 4
opcode mul a  b %r16 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 28
src2 0
src3 0
src4 0
dest1 32
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2068
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r33, %r15, %r32
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 15
src2 32
src3 0
src4 0
dest1 33
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2070
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d200
br_taken_mask 0
mem_addr/reconv_inst_addr 110d200
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d204
br_taken_mask 0
mem_addr/reconv_inst_addr 110d204
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d208
br_taken_mask 0
mem_addr/reconv_inst_addr 110d208
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d20c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d20c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d210
br_taken_mask 0
mem_addr/reconv_inst_addr 110d210
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d214
br_taken_mask 0
mem_addr/reconv_inst_addr 110d214
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d218
br_taken_mask 0
mem_addr/reconv_inst_addr 110d218
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d21c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d21c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d220
br_taken_mask 0
mem_addr/reconv_inst_addr 110d220
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d224
br_taken_mask 0
mem_addr/reconv_inst_addr 110d224
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d228
br_taken_mask 0
mem_addr/reconv_inst_addr 110d228
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d22c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d22c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d230
br_taken_mask 0
mem_addr/reconv_inst_addr 110d230
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d234
br_taken_mask 0
mem_addr/reconv_inst_addr 110d234
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d238
br_taken_mask 0
mem_addr/reconv_inst_addr 110d238
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d23c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d23c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d200
br_taken_mask 0
mem_addr/reconv_inst_addr 110d200
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d204
br_taken_mask 0
mem_addr/reconv_inst_addr 110d204
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d208
br_taken_mask 0
mem_addr/reconv_inst_addr 110d208
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d20c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d20c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d210
br_taken_mask 0
mem_addr/reconv_inst_addr 110d210
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d214
br_taken_mask 0
mem_addr/reconv_inst_addr 110d214
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d218
br_taken_mask 0
mem_addr/reconv_inst_addr 110d218
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d21c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d21c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d220
br_taken_mask 0
mem_addr/reconv_inst_addr 110d220
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d224
br_taken_mask 0
mem_addr/reconv_inst_addr 110d224
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d228
br_taken_mask 0
mem_addr/reconv_inst_addr 110d228
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d22c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d22c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d230
br_taken_mask 0
mem_addr/reconv_inst_addr 110d230
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d234
br_taken_mask 0
mem_addr/reconv_inst_addr 110d234
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d238
br_taken_mask 0
mem_addr/reconv_inst_addr 110d238
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r34, [%r33]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 33
src2 0
src3 0
src4 0
dest1 34
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2078
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110d23c
br_taken_mask 0
mem_addr/reconv_inst_addr 110d23c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r35, %r13, %r30
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 30
src3 0
src4 0
dest1 35
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2080
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c00
br_taken_mask 0
mem_addr/reconv_inst_addr 40c00
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c04
br_taken_mask 0
mem_addr/reconv_inst_addr 40c04
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c08
br_taken_mask 0
mem_addr/reconv_inst_addr 40c08
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c0c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c0c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c10
br_taken_mask 0
mem_addr/reconv_inst_addr 40c10
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c14
br_taken_mask 0
mem_addr/reconv_inst_addr 40c14
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c18
br_taken_mask 0
mem_addr/reconv_inst_addr 40c18
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c1c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c1c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c20
br_taken_mask 0
mem_addr/reconv_inst_addr 40c20
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c24
br_taken_mask 0
mem_addr/reconv_inst_addr 40c24
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c28
br_taken_mask 0
mem_addr/reconv_inst_addr 40c28
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c2c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c2c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c30
br_taken_mask 0
mem_addr/reconv_inst_addr 40c30
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c34
br_taken_mask 0
mem_addr/reconv_inst_addr 40c34
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c38
br_taken_mask 0
mem_addr/reconv_inst_addr 40c38
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c3c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c3c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c40
br_taken_mask 0
mem_addr/reconv_inst_addr 40c40
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c44
br_taken_mask 0
mem_addr/reconv_inst_addr 40c44
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c48
br_taken_mask 0
mem_addr/reconv_inst_addr 40c48
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c4c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c4c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c50
br_taken_mask 0
mem_addr/reconv_inst_addr 40c50
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c54
br_taken_mask 0
mem_addr/reconv_inst_addr 40c54
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c58
br_taken_mask 0
mem_addr/reconv_inst_addr 40c58
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c5c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c5c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c60
br_taken_mask 0
mem_addr/reconv_inst_addr 40c60
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c64
br_taken_mask 0
mem_addr/reconv_inst_addr 40c64
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c68
br_taken_mask 0
mem_addr/reconv_inst_addr 40c68
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c6c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c6c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c70
br_taken_mask 0
mem_addr/reconv_inst_addr 40c70
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c74
br_taken_mask 0
mem_addr/reconv_inst_addr 40c74
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c78
br_taken_mask 0
mem_addr/reconv_inst_addr 40c78
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r35], %r34
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 34
src2 35
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2088
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40c7c
br_taken_mask 0
mem_addr/reconv_inst_addr 40c7c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2090
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r30, __cuda___cuda_local_var_39931_33_non_const_south1084
opcode mov a __cuda___cuda_local_var_39931_33_non_const_south1084 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 30
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2098
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r36, 0
opcode mov a %r17 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 36
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.ne.s32 %p37, %r0, %r36
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 0
src2 36
src3 0
src4 0
dest1 37
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p37 bra BB_1_8
opcode bra a  b  c  d BB_1_8
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 37
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 20b0
active_mask 0
br_target_addr 2100
reconv_inst_addr/mem_addr 2180
br_taken_mask 0
mem_addr/reconv_inst_addr 2180
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.s32 %r38, %r5, 16
opcode mul a  b %r6 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 5
src2 0
src3 0
src4 0
dest1 38
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r39, %r3, %r38
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 3
src2 38
src3 0
src4 0
dest1 39
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r40, %r39
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 40
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r41, %r39, 4
opcode mul a  b %r19 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 39
src2 0
src3 0
src4 0
dest1 41
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r42, %r15, %r41
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 15
src2 41
src3 0
src4 0
dest1 42
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a004
br_taken_mask 0
mem_addr/reconv_inst_addr 110a004
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a008
br_taken_mask 0
mem_addr/reconv_inst_addr 110a008
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a00c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a00c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a010
br_taken_mask 0
mem_addr/reconv_inst_addr 110a010
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a014
br_taken_mask 0
mem_addr/reconv_inst_addr 110a014
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a018
br_taken_mask 0
mem_addr/reconv_inst_addr 110a018
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a01c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a01c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a020
br_taken_mask 0
mem_addr/reconv_inst_addr 110a020
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a024
br_taken_mask 0
mem_addr/reconv_inst_addr 110a024
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a028
br_taken_mask 0
mem_addr/reconv_inst_addr 110a028
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a02c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a02c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a030
br_taken_mask 0
mem_addr/reconv_inst_addr 110a030
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a034
br_taken_mask 0
mem_addr/reconv_inst_addr 110a034
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a038
br_taken_mask 0
mem_addr/reconv_inst_addr 110a038
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a03c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a03c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a004
br_taken_mask 0
mem_addr/reconv_inst_addr 110a004
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a008
br_taken_mask 0
mem_addr/reconv_inst_addr 110a008
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a00c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a00c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a010
br_taken_mask 0
mem_addr/reconv_inst_addr 110a010
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a014
br_taken_mask 0
mem_addr/reconv_inst_addr 110a014
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a018
br_taken_mask 0
mem_addr/reconv_inst_addr 110a018
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a01c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a01c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a020
br_taken_mask 0
mem_addr/reconv_inst_addr 110a020
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a024
br_taken_mask 0
mem_addr/reconv_inst_addr 110a024
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a028
br_taken_mask 0
mem_addr/reconv_inst_addr 110a028
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a02c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a02c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a030
br_taken_mask 0
mem_addr/reconv_inst_addr 110a030
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a034
br_taken_mask 0
mem_addr/reconv_inst_addr 110a034
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a038
br_taken_mask 0
mem_addr/reconv_inst_addr 110a038
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r43, [%r42]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 42
src2 0
src3 0
src4 0
dest1 43
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 20e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a03c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a03c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r44, %r13, %r18
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 18
src3 0
src4 0
dest1 44
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40800
br_taken_mask 0
mem_addr/reconv_inst_addr 40800
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40804
br_taken_mask 0
mem_addr/reconv_inst_addr 40804
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40808
br_taken_mask 0
mem_addr/reconv_inst_addr 40808
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4080c
br_taken_mask 0
mem_addr/reconv_inst_addr 4080c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40810
br_taken_mask 0
mem_addr/reconv_inst_addr 40810
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40814
br_taken_mask 0
mem_addr/reconv_inst_addr 40814
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40818
br_taken_mask 0
mem_addr/reconv_inst_addr 40818
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4081c
br_taken_mask 0
mem_addr/reconv_inst_addr 4081c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40820
br_taken_mask 0
mem_addr/reconv_inst_addr 40820
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40824
br_taken_mask 0
mem_addr/reconv_inst_addr 40824
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40828
br_taken_mask 0
mem_addr/reconv_inst_addr 40828
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4082c
br_taken_mask 0
mem_addr/reconv_inst_addr 4082c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40830
br_taken_mask 0
mem_addr/reconv_inst_addr 40830
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40834
br_taken_mask 0
mem_addr/reconv_inst_addr 40834
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40838
br_taken_mask 0
mem_addr/reconv_inst_addr 40838
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4083c
br_taken_mask 0
mem_addr/reconv_inst_addr 4083c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40840
br_taken_mask 0
mem_addr/reconv_inst_addr 40840
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40844
br_taken_mask 0
mem_addr/reconv_inst_addr 40844
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40848
br_taken_mask 0
mem_addr/reconv_inst_addr 40848
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4084c
br_taken_mask 0
mem_addr/reconv_inst_addr 4084c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40850
br_taken_mask 0
mem_addr/reconv_inst_addr 40850
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40854
br_taken_mask 0
mem_addr/reconv_inst_addr 40854
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40858
br_taken_mask 0
mem_addr/reconv_inst_addr 40858
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4085c
br_taken_mask 0
mem_addr/reconv_inst_addr 4085c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40860
br_taken_mask 0
mem_addr/reconv_inst_addr 40860
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40864
br_taken_mask 0
mem_addr/reconv_inst_addr 40864
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40868
br_taken_mask 0
mem_addr/reconv_inst_addr 40868
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4086c
br_taken_mask 0
mem_addr/reconv_inst_addr 4086c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40870
br_taken_mask 0
mem_addr/reconv_inst_addr 40870
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40874
br_taken_mask 0
mem_addr/reconv_inst_addr 40874
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40878
br_taken_mask 0
mem_addr/reconv_inst_addr 40878
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r44], %r43
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 43
src2 44
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 20f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4087c
br_taken_mask 0
mem_addr/reconv_inst_addr 4087c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

bra.uni BB_1_10
opcode bra a  b  c  d BB_1_10
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 20f8
active_mask ffffffff
br_target_addr 2180
reconv_inst_addr/mem_addr 1f40
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2180
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bar.sync 0
opcode bar a  b  c  d 
*** begin of the data strcture *** 
opcode 13
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2188
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.s32 %r59, %r4, %r1
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 4
src2 1
src3 0
src4 0
dest1 59
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2190
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r60, %r59, %r7
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 59
src2 7
src3 0
src4 0
dest1 60
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2198
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

sub.s32 %r61, %r60, 1
opcode sub a  b %r29 c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 61
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r62, 0
opcode mov a %r31 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 62
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.le.s32 %p63, %r61, %r62
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 61
src2 62
src3 0
src4 0
dest1 63
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p63 bra BB_1_12
opcode bra a  b  c  d BB_1_12
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 63
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 21b8
active_mask ffff
br_target_addr 21f8
reconv_inst_addr/mem_addr 21f8
br_taken_mask ffff
mem_addr/reconv_inst_addr 21f8
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r64, __cuda___cuda_local_var_39933_33_non_const_west2108
opcode mov a __cuda___cuda_local_var_39933_33_non_const_west2108 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21c0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r65, %r60
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 65
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21c8
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r66, %r60, 4
opcode mul a  b %r29 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 66
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21d0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r67, %r15, %r66
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 15
src2 66
src3 0
src4 0
dest1 67
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21d8
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r68, [%r67 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 67
src2 0
src3 0
src4 0
dest1 68
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 21e0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 110a31c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a31c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r69, %r13, %r64
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 64
src3 0
src4 0
dest1 69
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21e8
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41440
br_taken_mask 0
mem_addr/reconv_inst_addr 41440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41444
br_taken_mask 0
mem_addr/reconv_inst_addr 41444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41448
br_taken_mask 0
mem_addr/reconv_inst_addr 41448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4144c
br_taken_mask 0
mem_addr/reconv_inst_addr 4144c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41450
br_taken_mask 0
mem_addr/reconv_inst_addr 41450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41454
br_taken_mask 0
mem_addr/reconv_inst_addr 41454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41458
br_taken_mask 0
mem_addr/reconv_inst_addr 41458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4145c
br_taken_mask 0
mem_addr/reconv_inst_addr 4145c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41460
br_taken_mask 0
mem_addr/reconv_inst_addr 41460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41464
br_taken_mask 0
mem_addr/reconv_inst_addr 41464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41468
br_taken_mask 0
mem_addr/reconv_inst_addr 41468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4146c
br_taken_mask 0
mem_addr/reconv_inst_addr 4146c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41470
br_taken_mask 0
mem_addr/reconv_inst_addr 41470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41474
br_taken_mask 0
mem_addr/reconv_inst_addr 41474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 41478
br_taken_mask 0
mem_addr/reconv_inst_addr 41478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r69], %r68
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 68
src2 69
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f0
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4147c
br_taken_mask 0
mem_addr/reconv_inst_addr 4147c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f8
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 21f8
active_mask ffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r64, __cuda___cuda_local_var_39933_33_non_const_west2108
opcode mov a __cuda___cuda_local_var_39933_33_non_const_west2108 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 64
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2200
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r70, %r60, 16
opcode add a  b %r29 c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 70
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2208
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.le.s32 %p71, %r25, %r70
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 25
src2 70
src3 0
src4 0
dest1 71
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2210
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p71 bra BB_1_14
opcode bra a  b  c  d BB_1_14
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 71
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2218
active_mask 0
br_target_addr 2258
reconv_inst_addr/mem_addr 2258
br_taken_mask 0
mem_addr/reconv_inst_addr 2258
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r72, __cuda___cuda_local_var_39932_33_non_const_east3132
opcode mov a __cuda___cuda_local_var_39932_33_non_const_east3132 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 72
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2220
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r73, %r60
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 73
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2228
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r74, %r60, 4
opcode mul a  b %r29 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 60
src2 0
src3 0
src4 0
dest1 74
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2230
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r75, %r15, %r74
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 15
src2 74
src3 0
src4 0
dest1 75
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2238
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a040
br_taken_mask 0
mem_addr/reconv_inst_addr 110a040
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r76, [%r75 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 75
src2 0
src3 0
src4 0
dest1 76
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2240
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a360
br_taken_mask 0
mem_addr/reconv_inst_addr 110a360
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r77, %r13, %r72
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 72
src3 0
src4 0
dest1 77
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2248
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41000
br_taken_mask 0
mem_addr/reconv_inst_addr 41000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41004
br_taken_mask 0
mem_addr/reconv_inst_addr 41004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41008
br_taken_mask 0
mem_addr/reconv_inst_addr 41008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4100c
br_taken_mask 0
mem_addr/reconv_inst_addr 4100c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41010
br_taken_mask 0
mem_addr/reconv_inst_addr 41010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41014
br_taken_mask 0
mem_addr/reconv_inst_addr 41014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41018
br_taken_mask 0
mem_addr/reconv_inst_addr 41018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4101c
br_taken_mask 0
mem_addr/reconv_inst_addr 4101c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41020
br_taken_mask 0
mem_addr/reconv_inst_addr 41020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41024
br_taken_mask 0
mem_addr/reconv_inst_addr 41024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41028
br_taken_mask 0
mem_addr/reconv_inst_addr 41028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4102c
br_taken_mask 0
mem_addr/reconv_inst_addr 4102c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41030
br_taken_mask 0
mem_addr/reconv_inst_addr 41030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41034
br_taken_mask 0
mem_addr/reconv_inst_addr 41034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41038
br_taken_mask 0
mem_addr/reconv_inst_addr 41038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4103c
br_taken_mask 0
mem_addr/reconv_inst_addr 4103c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41040
br_taken_mask 0
mem_addr/reconv_inst_addr 41040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41044
br_taken_mask 0
mem_addr/reconv_inst_addr 41044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41048
br_taken_mask 0
mem_addr/reconv_inst_addr 41048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4104c
br_taken_mask 0
mem_addr/reconv_inst_addr 4104c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41050
br_taken_mask 0
mem_addr/reconv_inst_addr 41050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41054
br_taken_mask 0
mem_addr/reconv_inst_addr 41054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41058
br_taken_mask 0
mem_addr/reconv_inst_addr 41058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4105c
br_taken_mask 0
mem_addr/reconv_inst_addr 4105c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41060
br_taken_mask 0
mem_addr/reconv_inst_addr 41060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41064
br_taken_mask 0
mem_addr/reconv_inst_addr 41064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41068
br_taken_mask 0
mem_addr/reconv_inst_addr 41068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4106c
br_taken_mask 0
mem_addr/reconv_inst_addr 4106c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41070
br_taken_mask 0
mem_addr/reconv_inst_addr 41070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41074
br_taken_mask 0
mem_addr/reconv_inst_addr 41074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41078
br_taken_mask 0
mem_addr/reconv_inst_addr 41078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r77], %r76
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 76
src2 77
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2250
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4107c
br_taken_mask 0
mem_addr/reconv_inst_addr 4107c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2258
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r72, __cuda___cuda_local_var_39932_33_non_const_east3132
opcode mov a __cuda___cuda_local_var_39932_33_non_const_east3132 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 72
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2260
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r78, 0
opcode mov a %r33 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 78
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2268
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.ne.s32 %p79, %r5, %r78
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 5
src2 78
src3 0
src4 0
dest1 79
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2270
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p79 bra BB_1_16
opcode bra a  b  c  d BB_1_16
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 79
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2278
active_mask 0
br_target_addr 22c8
reconv_inst_addr/mem_addr 2338
br_taken_mask 0
mem_addr/reconv_inst_addr 2338
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.lo.s32 %r80, %r2, 16
opcode mul a  b %r3 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 2
src2 0
src3 0
src4 0
dest1 80
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2280
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r81, %r59, %r80
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 59
src2 80
src3 0
src4 0
dest1 81
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2288
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r82, %r81
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 81
src2 0
src3 0
src4 0
dest1 82
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2290
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r83, %r81, 4
opcode mul a  b %r35 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 81
src2 0
src3 0
src4 0
dest1 83
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2298
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r84, %r15, %r83
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 15
src2 83
src3 0
src4 0
dest1 84
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r85, [%r84]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 84
src2 0
src3 0
src4 0
dest1 85
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 22a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

add.u64 %r86, %r13, %r64
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 64
src3 0
src4 0
dest1 86
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41400
br_taken_mask 0
mem_addr/reconv_inst_addr 41400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41404
br_taken_mask 0
mem_addr/reconv_inst_addr 41404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41408
br_taken_mask 0
mem_addr/reconv_inst_addr 41408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4140c
br_taken_mask 0
mem_addr/reconv_inst_addr 4140c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41410
br_taken_mask 0
mem_addr/reconv_inst_addr 41410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41414
br_taken_mask 0
mem_addr/reconv_inst_addr 41414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41418
br_taken_mask 0
mem_addr/reconv_inst_addr 41418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4141c
br_taken_mask 0
mem_addr/reconv_inst_addr 4141c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41420
br_taken_mask 0
mem_addr/reconv_inst_addr 41420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41424
br_taken_mask 0
mem_addr/reconv_inst_addr 41424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41428
br_taken_mask 0
mem_addr/reconv_inst_addr 41428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4142c
br_taken_mask 0
mem_addr/reconv_inst_addr 4142c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41430
br_taken_mask 0
mem_addr/reconv_inst_addr 41430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41434
br_taken_mask 0
mem_addr/reconv_inst_addr 41434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41438
br_taken_mask 0
mem_addr/reconv_inst_addr 41438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4143c
br_taken_mask 0
mem_addr/reconv_inst_addr 4143c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41440
br_taken_mask 0
mem_addr/reconv_inst_addr 41440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41444
br_taken_mask 0
mem_addr/reconv_inst_addr 41444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41448
br_taken_mask 0
mem_addr/reconv_inst_addr 41448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4144c
br_taken_mask 0
mem_addr/reconv_inst_addr 4144c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41450
br_taken_mask 0
mem_addr/reconv_inst_addr 41450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41454
br_taken_mask 0
mem_addr/reconv_inst_addr 41454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41458
br_taken_mask 0
mem_addr/reconv_inst_addr 41458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4145c
br_taken_mask 0
mem_addr/reconv_inst_addr 4145c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41460
br_taken_mask 0
mem_addr/reconv_inst_addr 41460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41464
br_taken_mask 0
mem_addr/reconv_inst_addr 41464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41468
br_taken_mask 0
mem_addr/reconv_inst_addr 41468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4146c
br_taken_mask 0
mem_addr/reconv_inst_addr 4146c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41470
br_taken_mask 0
mem_addr/reconv_inst_addr 41470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41474
br_taken_mask 0
mem_addr/reconv_inst_addr 41474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 41478
br_taken_mask 0
mem_addr/reconv_inst_addr 41478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r86], %r85
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 85
src2 86
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 22b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4147c
br_taken_mask 0
mem_addr/reconv_inst_addr 4147c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

bra.uni BB_1_18
opcode bra a  b  c  d BB_1_18
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 22c0
active_mask ffffffff
br_target_addr 2338
reconv_inst_addr/mem_addr 1f40
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2338
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bar.sync 0
opcode bar a  b  c  d 
*** begin of the data strcture *** 
opcode 13
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2340
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r99, __cuda___cuda_local_var_39927_33_non_const_temp4156
opcode mov a __cuda___cuda_local_var_39927_33_non_const_temp4156 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 99
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2348
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r100, %r13, %r99
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 99
src3 0
src4 0
dest1 100
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2350
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.s32 %r101, %r60, %r3
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 60
src2 3
src3 0
src4 0
dest1 101
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2358
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.s64.s32 %r102, %r101
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 101
src2 0
src3 0
src4 0
dest1 102
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2360
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.wide.s32 %r103, %r101, 4
opcode mul a  b %r42 c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 1
num_dest_regs 1
src1 101
src2 0
src3 0
src4 0
dest1 103
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2368
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r104, %r103, %r15
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 103
src2 15
src3 0
src4 0
dest1 104
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2370
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a000
br_taken_mask 0
mem_addr/reconv_inst_addr 110a000
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a004
br_taken_mask 0
mem_addr/reconv_inst_addr 110a004
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a008
br_taken_mask 0
mem_addr/reconv_inst_addr 110a008
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a00c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a00c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a010
br_taken_mask 0
mem_addr/reconv_inst_addr 110a010
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a014
br_taken_mask 0
mem_addr/reconv_inst_addr 110a014
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a018
br_taken_mask 0
mem_addr/reconv_inst_addr 110a018
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a01c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a01c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a020
br_taken_mask 0
mem_addr/reconv_inst_addr 110a020
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a024
br_taken_mask 0
mem_addr/reconv_inst_addr 110a024
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a028
br_taken_mask 0
mem_addr/reconv_inst_addr 110a028
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a02c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a02c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a030
br_taken_mask 0
mem_addr/reconv_inst_addr 110a030
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a034
br_taken_mask 0
mem_addr/reconv_inst_addr 110a034
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a038
br_taken_mask 0
mem_addr/reconv_inst_addr 110a038
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a03c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a03c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a320
br_taken_mask 0
mem_addr/reconv_inst_addr 110a320
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a324
br_taken_mask 0
mem_addr/reconv_inst_addr 110a324
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a328
br_taken_mask 0
mem_addr/reconv_inst_addr 110a328
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a32c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a32c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a330
br_taken_mask 0
mem_addr/reconv_inst_addr 110a330
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a334
br_taken_mask 0
mem_addr/reconv_inst_addr 110a334
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a338
br_taken_mask 0
mem_addr/reconv_inst_addr 110a338
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a33c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a33c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a340
br_taken_mask 0
mem_addr/reconv_inst_addr 110a340
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a344
br_taken_mask 0
mem_addr/reconv_inst_addr 110a344
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a348
br_taken_mask 0
mem_addr/reconv_inst_addr 110a348
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a34c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a34c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a350
br_taken_mask 0
mem_addr/reconv_inst_addr 110a350
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a354
br_taken_mask 0
mem_addr/reconv_inst_addr 110a354
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a358
br_taken_mask 0
mem_addr/reconv_inst_addr 110a358
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.global.f32 %r105, [%r104]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 140
num_read_regs 1
num_dest_regs 1
src1 104
src2 0
src3 0
src4 0
dest1 105
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2378
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 110a35c
br_taken_mask 0
mem_addr/reconv_inst_addr 110a35c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r100], %r105
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 105
src2 100
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2380
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

bar.sync 0
opcode bar a  b  c  d 
*** begin of the data strcture *** 
opcode 13
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2388
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r106, [%r100]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 106
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2390
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

mov.s32 %r107, 0
opcode mov a %r43 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 107
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2398
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p108, %r3, %r107
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 3
src2 107
src3 0
src4 0
dest1 108
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.s32 %r109, 0
opcode mov a %r44 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 109
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p110, %r4, %r109
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 4
src2 109
src3 0
src4 0
dest1 110
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

selp.s32 %r111, 1, 0, %p108
opcode selp a %r45 b %r45 c  d 
*** begin of the data strcture *** 
opcode 91
num_read_regs 1
num_dest_regs 1
src1 108
src2 0
src3 0
src4 0
dest1 111
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

selp.s32 %r112, 1, 0, %p110
opcode selp a %r46 b %r46 c  d 
*** begin of the data strcture *** 
opcode 91
num_read_regs 1
num_dest_regs 1
src1 110
src2 0
src3 0
src4 0
dest1 112
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

and.b32 %r113, %r111, %r112
opcode and a  b  c  d 
*** begin of the data strcture *** 
opcode 6
num_read_regs 2
num_dest_regs 1
src1 111
src2 112
src3 0
src4 0
dest1 113
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r114, 0
opcode mov a %r48 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 114
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p115, %r113, %r114
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 113
src2 114
src3 0
src4 0
dest1 115
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p115 bra BB_1_20
opcode bra a  b  c  d BB_1_20
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 115
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 23e0
active_mask fffffffe
br_target_addr 26c8
reconv_inst_addr/mem_addr 2498
br_taken_mask fffffffe
mem_addr/reconv_inst_addr 2498
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r116, %r13, %r18
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 18
src3 0
src4 0
dest1 116
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 23e8
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 40800
br_taken_mask 0
mem_addr/reconv_inst_addr 40800
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r117, [%r116]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 116
src2 0
src3 0
src4 0
dest1 117
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 23f0
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r118, %r117, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 117
src2 106
src3 0
src4 0
dest1 118
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 23f8
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r119, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 119
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2400
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r120, %r119, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 119
src2 106
src3 0
src4 0
dest1 120
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2408
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r121, %r13, %r64
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 64
src3 0
src4 0
dest1 121
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2410
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 41400
br_taken_mask 0
mem_addr/reconv_inst_addr 41400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r122, [%r121]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 121
src2 0
src3 0
src4 0
dest1 122
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2418
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r122, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 122
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2420
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r124, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 124
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2428
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r125, %r124, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 124
src2 106
src3 0
src4 0
dest1 125
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2430
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bra.uni BB_1_38
opcode bra a  b  c  d BB_1_38
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2438
active_mask 1
br_target_addr 2498
reconv_inst_addr/mem_addr 1f40
br_taken_mask 1
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2498
active_mask 1
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.s32 %r126, 15
opcode mov a %r49 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 126
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26c8
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p127, %r3, %r126
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 3
src2 126
src3 0
src4 0
dest1 127
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26d0
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

selp.s32 %r128, 1, 0, %p127
opcode selp a %r50 b %r50 c  d 
*** begin of the data strcture *** 
opcode 91
num_read_regs 1
num_dest_regs 1
src1 127
src2 0
src3 0
src4 0
dest1 128
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26d8
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

and.b32 %r129, %r112, %r128
opcode and a  b  c  d 
*** begin of the data strcture *** 
opcode 6
num_read_regs 2
num_dest_regs 1
src1 112
src2 128
src3 0
src4 0
dest1 129
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26e0
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r130, 0
opcode mov a %r52 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 130
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26e8
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p131, %r129, %r130
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 129
src2 130
src3 0
src4 0
dest1 131
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26f0
active_mask fffffffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p131 bra BB_1_22
opcode bra a  b  c  d BB_1_22
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 131
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 26f8
active_mask ffff7ffe
br_target_addr 2758
reconv_inst_addr/mem_addr 2498
br_taken_mask ffff7ffe
mem_addr/reconv_inst_addr 2498
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r132, %r13, %r18
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 18
src3 0
src4 0
dest1 132
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2700
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 4083c
br_taken_mask 0
mem_addr/reconv_inst_addr 4083c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r133, [%r132]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 132
src2 0
src3 0
src4 0
dest1 133
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2708
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r118, %r133, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 133
src2 106
src3 0
src4 0
dest1 118
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2710
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r134, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 134
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2718
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r120, %r134, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 134
src2 106
src3 0
src4 0
dest1 120
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2720
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r135, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 135
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2728
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r135, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 135
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2730
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r136, %r13, %r72
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 72
src3 0
src4 0
dest1 136
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2738
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 4103c
br_taken_mask 0
mem_addr/reconv_inst_addr 4103c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r137, [%r136]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 136
src2 0
src3 0
src4 0
dest1 137
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2740
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r125, %r137, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 137
src2 106
src3 0
src4 0
dest1 125
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2748
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bra.uni BB_1_38
opcode bra a  b  c  d BB_1_38
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2750
active_mask 8000
br_target_addr 2498
reconv_inst_addr/mem_addr 1f40
br_taken_mask 8000
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2498
active_mask 8000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.s32 %r138, 15
opcode mov a %r53 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 138
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2758
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p139, %r4, %r138
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 4
src2 138
src3 0
src4 0
dest1 139
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2760
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

selp.s32 %r140, 1, 0, %p139
opcode selp a %r54 b %r54 c  d 
*** begin of the data strcture *** 
opcode 91
num_read_regs 1
num_dest_regs 1
src1 139
src2 0
src3 0
src4 0
dest1 140
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2768
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

and.b32 %r141, %r128, %r140
opcode and a  b  c  d 
*** begin of the data strcture *** 
opcode 6
num_read_regs 2
num_dest_regs 1
src1 128
src2 140
src3 0
src4 0
dest1 141
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2770
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r142, 0
opcode mov a %r56 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 142
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2778
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p143, %r141, %r142
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 141
src2 142
src3 0
src4 0
dest1 143
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2780
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p143 bra BB_1_24
opcode bra a  b  c  d BB_1_24
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 143
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2788
active_mask ffff7ffe
br_target_addr 27e8
reconv_inst_addr/mem_addr 2498
br_taken_mask ffff7ffe
mem_addr/reconv_inst_addr 2498
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

and.b32 %r150, %r111, %r140
opcode and a  b  c  d 
*** begin of the data strcture *** 
opcode 6
num_read_regs 2
num_dest_regs 1
src1 111
src2 140
src3 0
src4 0
dest1 150
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 27e8
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u32 %r151, 0
opcode mov a %r58 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 151
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 27f0
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.eq.s32 %p152, %r150, %r151
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 150
src2 151
src3 0
src4 0
dest1 152
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 27f8
active_mask ffff7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@%p152 bra BB_1_26
opcode bra a  b  c  d BB_1_26
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 152
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2800
active_mask ffff7ffe
br_target_addr 2860
reconv_inst_addr/mem_addr 2498
br_taken_mask ffff7ffe
mem_addr/reconv_inst_addr 2498
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@!%p110 bra BB_1_28
opcode bra a  b  c  d BB_1_28
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 110
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2860
active_mask ffff0000
br_target_addr 28b8
reconv_inst_addr/mem_addr 2498
br_taken_mask ffff0000
mem_addr/reconv_inst_addr 2498
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r159, %r13, %r18
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 18
src3 0
src4 0
dest1 159
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2868
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40804
br_taken_mask 0
mem_addr/reconv_inst_addr 40804
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40808
br_taken_mask 0
mem_addr/reconv_inst_addr 40808
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4080c
br_taken_mask 0
mem_addr/reconv_inst_addr 4080c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40810
br_taken_mask 0
mem_addr/reconv_inst_addr 40810
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40814
br_taken_mask 0
mem_addr/reconv_inst_addr 40814
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40818
br_taken_mask 0
mem_addr/reconv_inst_addr 40818
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4081c
br_taken_mask 0
mem_addr/reconv_inst_addr 4081c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40820
br_taken_mask 0
mem_addr/reconv_inst_addr 40820
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40824
br_taken_mask 0
mem_addr/reconv_inst_addr 40824
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40828
br_taken_mask 0
mem_addr/reconv_inst_addr 40828
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4082c
br_taken_mask 0
mem_addr/reconv_inst_addr 4082c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40830
br_taken_mask 0
mem_addr/reconv_inst_addr 40830
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40834
br_taken_mask 0
mem_addr/reconv_inst_addr 40834
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40838
br_taken_mask 0
mem_addr/reconv_inst_addr 40838
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r160, [%r159]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 159
src2 0
src3 0
src4 0
dest1 160
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2870
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r118, %r160, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 160
src2 106
src3 0
src4 0
dest1 118
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2878
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r161, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 161
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2880
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r120, %r161, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 161
src2 106
src3 0
src4 0
dest1 120
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2888
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r162, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 162
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2890
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r162, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 162
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2898
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r163, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 163
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28a0
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r125, %r163, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 163
src2 106
src3 0
src4 0
dest1 125
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 28a8
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bra.uni BB_1_38
opcode bra a  b  c  d BB_1_38
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 28b0
active_mask 7ffe
br_target_addr 2498
reconv_inst_addr/mem_addr 1f40
br_taken_mask 7ffe
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2498
active_mask 7ffe
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@!%p127 bra BB_1_30
opcode bra a  b  c  d BB_1_30
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 127
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 28b8
active_mask 7fff0000
br_target_addr 2900
reconv_inst_addr/mem_addr 2480
br_taken_mask 7fff0000
mem_addr/reconv_inst_addr 2480
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r164, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 164
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28c0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 400bc
br_taken_mask 0
mem_addr/reconv_inst_addr 400bc
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r120, %r164, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 164
src2 106
src3 0
src4 0
dest1 120
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 28c8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r165, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 165
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28d0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r165, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 165
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 28d8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r166, %r13, %r72
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 72
src3 0
src4 0
dest1 166
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 28e0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r167, [%r166]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 166
src2 0
src3 0
src4 0
dest1 167
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 28e8
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 4107c
br_taken_mask 0
mem_addr/reconv_inst_addr 4107c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r125, %r167, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 167
src2 106
src3 0
src4 0
dest1 125
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 28f0
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bra.uni BB_1_37
opcode bra a  b  c  d BB_1_37
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 28f8
active_mask 80000000
br_target_addr 2480
reconv_inst_addr/mem_addr 1f40
br_taken_mask 80000000
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2480
active_mask 80000000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@!%p139 bra BB_1_32
opcode bra a  b  c  d BB_1_32
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 139
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2900
active_mask 7fff0000
br_target_addr 2938
reconv_inst_addr/mem_addr 2468
br_taken_mask 7fff0000
mem_addr/reconv_inst_addr 2468
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@!%p108 bra BB_1_34
opcode bra a  b  c  d BB_1_34
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 108
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2938
active_mask 7ffe0000
br_target_addr 2440
reconv_inst_addr/mem_addr 2450
br_taken_mask 7ffe0000
mem_addr/reconv_inst_addr 2450
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r171, %r13, %r64
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 64
src3 0
src4 0
dest1 171
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2940
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 41440
br_taken_mask 0
mem_addr/reconv_inst_addr 41440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r172, [%r171]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 171
src2 0
src3 0
src4 0
dest1 172
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2948
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r172, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 172
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2950
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bra.uni BB_1_35
opcode bra a  b  c  d BB_1_35
*** begin of the data strcture *** 
opcode 21
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 2958
active_mask 10000
br_target_addr 2450
reconv_inst_addr/mem_addr 1f40
br_taken_mask 10000
mem_addr/reconv_inst_addr 1f40
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2450
active_mask 10000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40040
br_taken_mask 0
mem_addr/reconv_inst_addr 40040
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r173, [%r100 + -4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 173
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2440
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r123, %r173, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 173
src2 106
src3 0
src4 0
dest1 123
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2448
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2450
active_mask 7ffe0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40080
br_taken_mask 0
mem_addr/reconv_inst_addr 40080
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40084
br_taken_mask 0
mem_addr/reconv_inst_addr 40084
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40088
br_taken_mask 0
mem_addr/reconv_inst_addr 40088
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4008c
br_taken_mask 0
mem_addr/reconv_inst_addr 4008c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40090
br_taken_mask 0
mem_addr/reconv_inst_addr 40090
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40094
br_taken_mask 0
mem_addr/reconv_inst_addr 40094
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40098
br_taken_mask 0
mem_addr/reconv_inst_addr 40098
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4009c
br_taken_mask 0
mem_addr/reconv_inst_addr 4009c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400a0
br_taken_mask 0
mem_addr/reconv_inst_addr 400a0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400a4
br_taken_mask 0
mem_addr/reconv_inst_addr 400a4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400a8
br_taken_mask 0
mem_addr/reconv_inst_addr 400a8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400ac
br_taken_mask 0
mem_addr/reconv_inst_addr 400ac
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400b0
br_taken_mask 0
mem_addr/reconv_inst_addr 400b0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400b4
br_taken_mask 0
mem_addr/reconv_inst_addr 400b4
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 400b8
br_taken_mask 0
mem_addr/reconv_inst_addr 400b8
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r174, [%r100 + 64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 174
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2458
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r120, %r174, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 174
src2 106
src3 0
src4 0
dest1 120
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2460
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2468
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40044
br_taken_mask 0
mem_addr/reconv_inst_addr 40044
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40048
br_taken_mask 0
mem_addr/reconv_inst_addr 40048
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4004c
br_taken_mask 0
mem_addr/reconv_inst_addr 4004c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40050
br_taken_mask 0
mem_addr/reconv_inst_addr 40050
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40054
br_taken_mask 0
mem_addr/reconv_inst_addr 40054
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40058
br_taken_mask 0
mem_addr/reconv_inst_addr 40058
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4005c
br_taken_mask 0
mem_addr/reconv_inst_addr 4005c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40060
br_taken_mask 0
mem_addr/reconv_inst_addr 40060
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40064
br_taken_mask 0
mem_addr/reconv_inst_addr 40064
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40068
br_taken_mask 0
mem_addr/reconv_inst_addr 40068
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4006c
br_taken_mask 0
mem_addr/reconv_inst_addr 4006c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40070
br_taken_mask 0
mem_addr/reconv_inst_addr 40070
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40074
br_taken_mask 0
mem_addr/reconv_inst_addr 40074
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40078
br_taken_mask 0
mem_addr/reconv_inst_addr 40078
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4007c
br_taken_mask 0
mem_addr/reconv_inst_addr 4007c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r175, [%r100 + 4]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 175
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2470
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r125, %r175, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 175
src2 106
src3 0
src4 0
dest1 125
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2478
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2480
active_mask 7fff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40004
br_taken_mask 0
mem_addr/reconv_inst_addr 40004
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4000c
br_taken_mask 0
mem_addr/reconv_inst_addr 4000c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40014
br_taken_mask 0
mem_addr/reconv_inst_addr 40014
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4001c
br_taken_mask 0
mem_addr/reconv_inst_addr 4001c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40020
br_taken_mask 0
mem_addr/reconv_inst_addr 40020
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40024
br_taken_mask 0
mem_addr/reconv_inst_addr 40024
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4002c
br_taken_mask 0
mem_addr/reconv_inst_addr 4002c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40030
br_taken_mask 0
mem_addr/reconv_inst_addr 40030
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40034
br_taken_mask 0
mem_addr/reconv_inst_addr 40034
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r176, [%r100 + -64]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 100
src2 0
src3 0
src4 0
dest1 176
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2488
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 4003c
br_taken_mask 0
mem_addr/reconv_inst_addr 4003c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

sub.f32 %r118, %r176, %r106
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 176
src2 106
src3 0
src4 0
dest1 118
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2490
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2498
active_mask ffff0000
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.f32 %r177, %r118, %r120
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 118
src2 120
src3 0
src4 0
dest1 177
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.f32 %r178, %r177, %r123
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 177
src2 123
src3 0
src4 0
dest1 178
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.f32 %r179, %r178, %r125
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 178
src2 125
src3 0
src4 0
dest1 179
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

div.rn.f32 %r180, %r179, %r106
opcode div a  b  c  d 
*** begin of the data strcture *** 
opcode 37
num_read_regs 2
num_dest_regs 1
src1 179
src2 106
src3 0
src4 0
dest1 180
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f64 %r181, 0d3ff0000000000000
opcode mov a %fd1 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 181
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.f64.f32 %r182, %r180
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 180
src2 0
src3 0
src4 0
dest1 182
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f64 %r183, 0d3fd0000000000000
opcode mov a %fd3 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 183
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mad.rn.f64 %r184, %r182, %r183, %r181
opcode mad a  b  c  d 
*** begin of the data strcture *** 
opcode 51
num_read_regs 3
num_dest_regs 1
src1 182
src2 183
src3 181
src4 0
dest1 184
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.rn.f32.f64 %r185, %r184
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 184
src2 0
src3 0
src4 0
dest1 185
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.f32 %r186, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr + 56]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 186
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 24e8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40038
br_taken_mask 0
mem_addr/reconv_inst_addr 40038
mem_access_size/barrier_id 4
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

mul.f32 %r187, %r180, %r180
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 180
src2 180
src3 0
src4 0
dest1 187
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24f0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.f64.f32 %r188, %r187
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 187
src2 0
src3 0
src4 0
dest1 188
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 24f8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f64 %r189, 0d3fb0000000000000
opcode mov a %fd6 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 189
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2500
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f64 %r190, %r188, %r189
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 65
num_read_regs 2
num_dest_regs 1
src1 188
src2 189
src3 0
src4 0
dest1 190
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2508
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f32 %r191, %r120, %r120
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 120
src2 120
src3 0
src4 0
dest1 191
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2510
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

fma.rn.f32 %r192, %r118, %r118, %r191
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 118
src2 118
src3 191
src4 0
dest1 192
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2518
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

fma.rn.f32 %r193, %r123, %r123, %r192
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 123
src2 123
src3 192
src4 0
dest1 193
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2520
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

fma.rn.f32 %r194, %r125, %r125, %r193
opcode fma a  b  c  d 
*** begin of the data strcture *** 
opcode 41
num_read_regs 3
num_dest_regs 1
src1 125
src2 125
src3 193
src4 0
dest1 194
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2528
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f32 %r195, %r106, %r106
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 106
src2 106
src3 0
src4 0
dest1 195
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2530
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

div.rn.f32 %r196, %r194, %r195
opcode div a  b  c  d 
*** begin of the data strcture *** 
opcode 37
num_read_regs 2
num_dest_regs 1
src1 194
src2 195
src3 0
src4 0
dest1 196
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2538
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.f64.f32 %r197, %r196
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 196
src2 0
src3 0
src4 0
dest1 197
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2540
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f64 %r198, 0d3fe0000000000000
opcode mov a %fd9 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 198
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2548
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f64 %r199, %r197, %r198
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 65
num_read_regs 2
num_dest_regs 1
src1 197
src2 198
src3 0
src4 0
dest1 199
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2550
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

sub.f64 %r200, %r199, %r190
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 111
num_read_regs 2
num_dest_regs 1
src1 199
src2 190
src3 0
src4 0
dest1 200
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2558
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.rn.f32.f64 %r201, %r200
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 200
src2 0
src3 0
src4 0
dest1 201
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2560
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f32 %r202, %r185, %r185
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 185
src2 185
src3 0
src4 0
dest1 202
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2568
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

div.rn.f32 %r203, %r201, %r202
opcode div a  b  c  d 
*** begin of the data strcture *** 
opcode 37
num_read_regs 2
num_dest_regs 1
src1 201
src2 202
src3 0
src4 0
dest1 203
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2570
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

sub.f32 %r204, %r203, %r186
opcode sub a  b  c  d 
*** begin of the data strcture *** 
opcode 110
num_read_regs 2
num_dest_regs 1
src1 203
src2 186
src3 0
src4 0
dest1 204
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2578
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f32 %r205, 0f3f800000
opcode mov a %f62 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 205
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2580
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.f32 %r206, %r186, %r205
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 3
num_read_regs 2
num_dest_regs 1
src1 186
src2 205
src3 0
src4 0
dest1 206
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2588
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mul.f32 %r207, %r186, %r206
opcode mul a  b  c  d 
*** begin of the data strcture *** 
opcode 64
num_read_regs 2
num_dest_regs 1
src1 186
src2 206
src3 0
src4 0
dest1 207
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2590
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

div.rn.f32 %r208, %r204, %r207
opcode div a  b  c  d 
*** begin of the data strcture *** 
opcode 37
num_read_regs 2
num_dest_regs 1
src1 204
src2 207
src3 0
src4 0
dest1 208
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2598
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.f64.f32 %r209, %r208
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 34
num_read_regs 1
num_dest_regs 1
src1 208
src2 0
src3 0
src4 0
dest1 209
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f64 %r210, 0d3ff0000000000000
opcode mov a %fd13 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 210
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.f64 %r211, %r209, %r210
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 209
src2 210
src3 0
src4 0
dest1 211
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

rcp.rn.f64 %r212, %r211
opcode rcp a  b  c  d 
*** begin of the data strcture *** 
opcode 79
num_read_regs 1
num_dest_regs 1
src1 211
src2 0
src3 0
src4 0
dest1 212
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

cvt.rn.f32.f64 %r213, %r212
opcode cvt a  b  c  d 
*** begin of the data strcture *** 
opcode 33
num_read_regs 1
num_dest_regs 1
src1 212
src2 0
src3 0
src4 0
dest1 213
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.u64 %r214, __cuda___cuda_local_var_39928_33_non_const_temp_result5180
opcode mov a __cuda___cuda_local_var_39928_33_non_const_temp_result5180 b  c  d 
*** begin of the data strcture *** 
opcode 62
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 214
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 25c8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

add.u64 %r215, %r13, %r214
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 13
src2 214
src3 0
src4 0
dest1 215
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 25d0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f32 %r216, 0f00000000
opcode mov a %f67 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 216
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25d8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.lt.f32 %p217, %r213, %r216
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 213
src2 216
src3 0
src4 0
dest1 217
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 25e0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

@!%p217 bra BB_1_40
opcode bra a  b  c  d BB_1_40
*** begin of the data strcture *** 
opcode 21
num_read_regs 1
num_dest_regs 0
src1 217
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 2
is_load 0
inst_size 4
inst_addr 25e8
active_mask ffffffff
br_target_addr 2608
reconv_inst_addr/mem_addr 2630
br_taken_mask ffffffff
mem_addr/reconv_inst_addr 2630
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f32 %r219, 0f3f800000
opcode mov a %f69 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 219
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2608
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

mov.f32 %r220, 0f3f800000
opcode mov a %f70 b  c  d 
*** begin of the data strcture *** 
opcode 61
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 220
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2610
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

setp.gt.f32 %p221, %r213, %r220
opcode setp a  b  c  d 
*** begin of the data strcture *** 
opcode 95
num_read_regs 2
num_dest_regs 1
src1 213
src2 220
src3 0
src4 0
dest1 221
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2618
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

selp.f32 %r222, %r219, %r213, %p221
opcode selp a  b  c  d 
*** begin of the data strcture *** 
opcode 91
num_read_regs 3
num_dest_regs 1
src1 219
src2 213
src3 221
src4 0
dest1 222
dest2 0
dest3 0
dest4 0
is_fp 1
cf_type 0
is_load 0
inst_size 4
inst_addr 2620
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

st.shared.f32 [%r215], %r222
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 149
num_read_regs 2
num_dest_regs 0
src1 222
src2 215
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2628
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

reconverge
opcode reconverge a  b  c  d 
*** begin of the data strcture *** 
opcode 138
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2630
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

bar.sync 0
opcode bar a  b  c  d 
*** begin of the data strcture *** 
opcode 13
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2638
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40400
br_taken_mask 0
mem_addr/reconv_inst_addr 40400
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40404
br_taken_mask 0
mem_addr/reconv_inst_addr 40404
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40408
br_taken_mask 0
mem_addr/reconv_inst_addr 40408
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4040c
br_taken_mask 0
mem_addr/reconv_inst_addr 4040c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40410
br_taken_mask 0
mem_addr/reconv_inst_addr 40410
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40414
br_taken_mask 0
mem_addr/reconv_inst_addr 40414
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40418
br_taken_mask 0
mem_addr/reconv_inst_addr 40418
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4041c
br_taken_mask 0
mem_addr/reconv_inst_addr 4041c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40420
br_taken_mask 0
mem_addr/reconv_inst_addr 40420
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40424
br_taken_mask 0
mem_addr/reconv_inst_addr 40424
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40428
br_taken_mask 0
mem_addr/reconv_inst_addr 40428
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4042c
br_taken_mask 0
mem_addr/reconv_inst_addr 4042c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40430
br_taken_mask 0
mem_addr/reconv_inst_addr 40430
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40434
br_taken_mask 0
mem_addr/reconv_inst_addr 40434
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40438
br_taken_mask 0
mem_addr/reconv_inst_addr 40438
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4043c
br_taken_mask 0
mem_addr/reconv_inst_addr 4043c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40440
br_taken_mask 0
mem_addr/reconv_inst_addr 40440
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40444
br_taken_mask 0
mem_addr/reconv_inst_addr 40444
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40448
br_taken_mask 0
mem_addr/reconv_inst_addr 40448
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4044c
br_taken_mask 0
mem_addr/reconv_inst_addr 4044c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40450
br_taken_mask 0
mem_addr/reconv_inst_addr 40450
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40454
br_taken_mask 0
mem_addr/reconv_inst_addr 40454
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40458
br_taken_mask 0
mem_addr/reconv_inst_addr 40458
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4045c
br_taken_mask 0
mem_addr/reconv_inst_addr 4045c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40460
br_taken_mask 0
mem_addr/reconv_inst_addr 40460
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40464
br_taken_mask 0
mem_addr/reconv_inst_addr 40464
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40468
br_taken_mask 0
mem_addr/reconv_inst_addr 40468
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4046c
br_taken_mask 0
mem_addr/reconv_inst_addr 4046c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40470
br_taken_mask 0
mem_addr/reconv_inst_addr 40470
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40474
br_taken_mask 0
mem_addr/reconv_inst_addr 40474
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40478
br_taken_mask 0
mem_addr/reconv_inst_addr 40478
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.shared.f32 %r223, [%r215]
opcode ld a  b  c  d 
*** begin of the data strcture *** 
opcode 142
num_read_regs 1
num_dest_regs 1
src1 215
src2 0
src3 0
src4 0
dest1 223
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2640
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 4047c
br_taken_mask 0
mem_addr/reconv_inst_addr 4047c
mem_access_size/barrier_id 4
addr_space/fence_level 5
cache_operator 1
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 5
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r224, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda + 40]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 224
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2648
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40028
br_taken_mask 0
mem_addr/reconv_inst_addr 40028
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u64 %r225, %r224, %r103
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 224
src2 103
src3 0
src4 0
dest1 225
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2650
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d900
br_taken_mask 0
mem_addr/reconv_inst_addr 111d900
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d904
br_taken_mask 0
mem_addr/reconv_inst_addr 111d904
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d908
br_taken_mask 0
mem_addr/reconv_inst_addr 111d908
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d90c
br_taken_mask 0
mem_addr/reconv_inst_addr 111d90c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d910
br_taken_mask 0
mem_addr/reconv_inst_addr 111d910
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d914
br_taken_mask 0
mem_addr/reconv_inst_addr 111d914
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d918
br_taken_mask 0
mem_addr/reconv_inst_addr 111d918
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d91c
br_taken_mask 0
mem_addr/reconv_inst_addr 111d91c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d920
br_taken_mask 0
mem_addr/reconv_inst_addr 111d920
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d924
br_taken_mask 0
mem_addr/reconv_inst_addr 111d924
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d928
br_taken_mask 0
mem_addr/reconv_inst_addr 111d928
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d92c
br_taken_mask 0
mem_addr/reconv_inst_addr 111d92c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d930
br_taken_mask 0
mem_addr/reconv_inst_addr 111d930
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d934
br_taken_mask 0
mem_addr/reconv_inst_addr 111d934
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d938
br_taken_mask 0
mem_addr/reconv_inst_addr 111d938
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111d93c
br_taken_mask 0
mem_addr/reconv_inst_addr 111d93c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc20
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc20
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc24
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc24
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc28
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc28
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc2c
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc2c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc30
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc30
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc34
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc34
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc38
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc38
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc3c
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc3c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc40
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc40
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc44
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc44
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc48
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc48
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc4c
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc4c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc50
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc50
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc54
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc54
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc58
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc58
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r225], %r223
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 223
src2 225
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2658
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 111dc5c
br_taken_mask 0
mem_addr/reconv_inst_addr 111dc5c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r226, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 226
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2660
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40000
br_taken_mask 0
mem_addr/reconv_inst_addr 40000
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u64 %r227, %r226, %r103
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 226
src2 103
src3 0
src4 0
dest1 227
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2668
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131500
br_taken_mask 0
mem_addr/reconv_inst_addr 1131500
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131504
br_taken_mask 0
mem_addr/reconv_inst_addr 1131504
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131508
br_taken_mask 0
mem_addr/reconv_inst_addr 1131508
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113150c
br_taken_mask 0
mem_addr/reconv_inst_addr 113150c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131510
br_taken_mask 0
mem_addr/reconv_inst_addr 1131510
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131514
br_taken_mask 0
mem_addr/reconv_inst_addr 1131514
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131518
br_taken_mask 0
mem_addr/reconv_inst_addr 1131518
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113151c
br_taken_mask 0
mem_addr/reconv_inst_addr 113151c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131520
br_taken_mask 0
mem_addr/reconv_inst_addr 1131520
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131524
br_taken_mask 0
mem_addr/reconv_inst_addr 1131524
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131528
br_taken_mask 0
mem_addr/reconv_inst_addr 1131528
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113152c
br_taken_mask 0
mem_addr/reconv_inst_addr 113152c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131530
br_taken_mask 0
mem_addr/reconv_inst_addr 1131530
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131534
br_taken_mask 0
mem_addr/reconv_inst_addr 1131534
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131538
br_taken_mask 0
mem_addr/reconv_inst_addr 1131538
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113153c
br_taken_mask 0
mem_addr/reconv_inst_addr 113153c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131820
br_taken_mask 0
mem_addr/reconv_inst_addr 1131820
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131824
br_taken_mask 0
mem_addr/reconv_inst_addr 1131824
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131828
br_taken_mask 0
mem_addr/reconv_inst_addr 1131828
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113182c
br_taken_mask 0
mem_addr/reconv_inst_addr 113182c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131830
br_taken_mask 0
mem_addr/reconv_inst_addr 1131830
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131834
br_taken_mask 0
mem_addr/reconv_inst_addr 1131834
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131838
br_taken_mask 0
mem_addr/reconv_inst_addr 1131838
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113183c
br_taken_mask 0
mem_addr/reconv_inst_addr 113183c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131840
br_taken_mask 0
mem_addr/reconv_inst_addr 1131840
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131844
br_taken_mask 0
mem_addr/reconv_inst_addr 1131844
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131848
br_taken_mask 0
mem_addr/reconv_inst_addr 1131848
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113184c
br_taken_mask 0
mem_addr/reconv_inst_addr 113184c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131850
br_taken_mask 0
mem_addr/reconv_inst_addr 1131850
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131854
br_taken_mask 0
mem_addr/reconv_inst_addr 1131854
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1131858
br_taken_mask 0
mem_addr/reconv_inst_addr 1131858
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r227], %r125
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 125
src2 227
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2670
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 113185c
br_taken_mask 0
mem_addr/reconv_inst_addr 113185c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r228, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C + 8]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 228
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2678
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40008
br_taken_mask 0
mem_addr/reconv_inst_addr 40008
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u64 %r229, %r228, %r103
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 228
src2 103
src3 0
src4 0
dest1 229
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2680
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f00
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f00
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f04
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f04
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f08
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f08
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f0c
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f0c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f10
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f10
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f14
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f14
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f18
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f18
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f1c
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f1c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f20
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f20
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f24
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f24
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f28
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f28
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f2c
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f2c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f30
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f30
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f34
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f34
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f38
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f38
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1144f3c
br_taken_mask 0
mem_addr/reconv_inst_addr 1144f3c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145220
br_taken_mask 0
mem_addr/reconv_inst_addr 1145220
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145224
br_taken_mask 0
mem_addr/reconv_inst_addr 1145224
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145228
br_taken_mask 0
mem_addr/reconv_inst_addr 1145228
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 114522c
br_taken_mask 0
mem_addr/reconv_inst_addr 114522c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145230
br_taken_mask 0
mem_addr/reconv_inst_addr 1145230
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145234
br_taken_mask 0
mem_addr/reconv_inst_addr 1145234
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145238
br_taken_mask 0
mem_addr/reconv_inst_addr 1145238
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 114523c
br_taken_mask 0
mem_addr/reconv_inst_addr 114523c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145240
br_taken_mask 0
mem_addr/reconv_inst_addr 1145240
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145244
br_taken_mask 0
mem_addr/reconv_inst_addr 1145244
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145248
br_taken_mask 0
mem_addr/reconv_inst_addr 1145248
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 114524c
br_taken_mask 0
mem_addr/reconv_inst_addr 114524c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145250
br_taken_mask 0
mem_addr/reconv_inst_addr 1145250
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145254
br_taken_mask 0
mem_addr/reconv_inst_addr 1145254
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1145258
br_taken_mask 0
mem_addr/reconv_inst_addr 1145258
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r229], %r123
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 123
src2 229
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2688
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 114525c
br_taken_mask 0
mem_addr/reconv_inst_addr 114525c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r230, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C + 24]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 230
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 2690
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40018
br_taken_mask 0
mem_addr/reconv_inst_addr 40018
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u64 %r231, %r230, %r103
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 230
src2 103
src3 0
src4 0
dest1 231
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 2698
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158900
br_taken_mask 0
mem_addr/reconv_inst_addr 1158900
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158904
br_taken_mask 0
mem_addr/reconv_inst_addr 1158904
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158908
br_taken_mask 0
mem_addr/reconv_inst_addr 1158908
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 115890c
br_taken_mask 0
mem_addr/reconv_inst_addr 115890c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158910
br_taken_mask 0
mem_addr/reconv_inst_addr 1158910
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158914
br_taken_mask 0
mem_addr/reconv_inst_addr 1158914
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158918
br_taken_mask 0
mem_addr/reconv_inst_addr 1158918
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 115891c
br_taken_mask 0
mem_addr/reconv_inst_addr 115891c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158920
br_taken_mask 0
mem_addr/reconv_inst_addr 1158920
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158924
br_taken_mask 0
mem_addr/reconv_inst_addr 1158924
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158928
br_taken_mask 0
mem_addr/reconv_inst_addr 1158928
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 115892c
br_taken_mask 0
mem_addr/reconv_inst_addr 115892c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158930
br_taken_mask 0
mem_addr/reconv_inst_addr 1158930
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158934
br_taken_mask 0
mem_addr/reconv_inst_addr 1158934
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158938
br_taken_mask 0
mem_addr/reconv_inst_addr 1158938
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 115893c
br_taken_mask 0
mem_addr/reconv_inst_addr 115893c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c20
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c20
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c24
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c24
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c28
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c28
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c2c
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c2c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c30
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c30
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c34
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c34
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c38
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c38
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c3c
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c3c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c40
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c40
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c44
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c44
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c48
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c48
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c4c
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c4c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c50
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c50
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c54
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c54
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c58
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c58
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r231], %r120
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 120
src2 231
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26a0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 1158c5c
br_taken_mask 0
mem_addr/reconv_inst_addr 1158c5c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

ld.param.u64 %r232, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C + 16]
opcode ld a __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C b  c  d 
*** begin of the data strcture *** 
opcode 145
num_read_regs 0
num_dest_regs 1
src1 0
src2 0
src3 0
src4 0
dest1 232
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 1
inst_size 4
inst_addr 26a8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 40010
br_taken_mask 0
mem_addr/reconv_inst_addr 40010
mem_access_size/barrier_id 8
addr_space/fence_level 4
cache_operator 1
barrier_id/mem_access_size 8
num_barrier_threads 0
cache_level 0
fence_level/addr_space 4
*** end of the data strcture *** 

add.u64 %r233, %r232, %r103
opcode add a  b  c  d 
*** begin of the data strcture *** 
opcode 4
num_read_regs 2
num_dest_regs 1
src1 232
src2 103
src3 0
src4 0
dest1 233
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c200
br_taken_mask 0
mem_addr/reconv_inst_addr 116c200
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c204
br_taken_mask 0
mem_addr/reconv_inst_addr 116c204
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c208
br_taken_mask 0
mem_addr/reconv_inst_addr 116c208
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c20c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c20c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c210
br_taken_mask 0
mem_addr/reconv_inst_addr 116c210
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c214
br_taken_mask 0
mem_addr/reconv_inst_addr 116c214
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c218
br_taken_mask 0
mem_addr/reconv_inst_addr 116c218
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c21c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c21c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c220
br_taken_mask 0
mem_addr/reconv_inst_addr 116c220
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c224
br_taken_mask 0
mem_addr/reconv_inst_addr 116c224
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c228
br_taken_mask 0
mem_addr/reconv_inst_addr 116c228
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c22c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c22c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c230
br_taken_mask 0
mem_addr/reconv_inst_addr 116c230
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c234
br_taken_mask 0
mem_addr/reconv_inst_addr 116c234
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c238
br_taken_mask 0
mem_addr/reconv_inst_addr 116c238
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c23c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c23c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c520
br_taken_mask 0
mem_addr/reconv_inst_addr 116c520
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c524
br_taken_mask 0
mem_addr/reconv_inst_addr 116c524
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c528
br_taken_mask 0
mem_addr/reconv_inst_addr 116c528
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c52c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c52c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c530
br_taken_mask 0
mem_addr/reconv_inst_addr 116c530
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c534
br_taken_mask 0
mem_addr/reconv_inst_addr 116c534
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c538
br_taken_mask 0
mem_addr/reconv_inst_addr 116c538
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c53c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c53c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c540
br_taken_mask 0
mem_addr/reconv_inst_addr 116c540
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c544
br_taken_mask 0
mem_addr/reconv_inst_addr 116c544
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c548
br_taken_mask 0
mem_addr/reconv_inst_addr 116c548
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c54c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c54c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c550
br_taken_mask 0
mem_addr/reconv_inst_addr 116c550
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c554
br_taken_mask 0
mem_addr/reconv_inst_addr 116c554
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c558
br_taken_mask 0
mem_addr/reconv_inst_addr 116c558
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

st.global.f32 [%r233], %r118
opcode st a  b  c  d 
*** begin of the data strcture *** 
opcode 147
num_read_regs 2
num_dest_regs 0
src1 118
src2 233
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 0
is_load 0
inst_size 4
inst_addr 26b8
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 116c55c
br_taken_mask 0
mem_addr/reconv_inst_addr 116c55c
mem_access_size/barrier_id 4
addr_space/fence_level 2
cache_operator 5
barrier_id/mem_access_size 4
num_barrier_threads 0
cache_level 0
fence_level/addr_space 2
*** end of the data strcture *** 

exit
opcode exit a  b  c  d 
*** begin of the data strcture *** 
opcode 40
num_read_regs 0
num_dest_regs 0
src1 0
src2 0
src3 0
src4 0
dest1 0
dest2 0
dest3 0
dest4 0
is_fp 0
cf_type 8
is_load 0
inst_size 4
inst_addr 26c0
active_mask ffffffff
br_target_addr 0
reconv_inst_addr/mem_addr 0
br_taken_mask 0
mem_addr/reconv_inst_addr 0
mem_access_size/barrier_id 0
addr_space/fence_level 0
cache_operator 0
barrier_id/mem_access_size 0
num_barrier_threads 0
cache_level 0
fence_level/addr_space 0
*** end of the data strcture *** 

