
*** Running vivado
    with args -log A_2_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source A_2_2.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A_2_2.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.734 ; gain = 132.086 ; free physical = 551 ; free virtual = 3814
INFO: [Synth 8-638] synthesizing module 'A_2_2' [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_2_2/synth/A_2_2.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'A_2_2' (6#1) [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_2_2/synth/A_2_2.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1114.203 ; gain = 182.555 ; free physical = 498 ; free virtual = 3762
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1114.203 ; gain = 182.555 ; free physical = 498 ; free virtual = 3762
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1399.227 ; gain = 0.000 ; free physical = 397 ; free virtual = 3661
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 403 ; free virtual = 3662
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 403 ; free virtual = 3662
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 403 ; free virtual = 3662
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 403 ; free virtual = 3662
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 388 ; free virtual = 3646
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 344 ; free virtual = 3603
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 336 ; free virtual = 3595
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    12|
|2     |LUT1     |     8|
|3     |LUT2     |    36|
|4     |LUT3     |    11|
|5     |LUT4     |    33|
|6     |MULT_AND |    37|
|7     |MUXCY    |    39|
|8     |SRL16E   |     1|
|9     |XORCY    |    42|
|10    |FDRE     |   123|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.227 ; gain = 467.578 ; free physical = 326 ; free virtual = 3585
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1399.234 ; gain = 400.082 ; free physical = 316 ; free virtual = 3576
