{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654675334694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654675334694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 12:32:12 2022 " "Processing started: Wed Jun 08 12:32:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654675334694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654675334694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654675334694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654675335712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Reg " "Found entity 1: Status_Reg" {  } { { "../Codes/Status_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(26) " "Verilog HDL information at SRAM_Controller.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654675335745 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(35) " "Verilog HDL information at SRAM_Controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654675335746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(72) " "Verilog HDL warning at SRAM_Controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654675335746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../Codes/SRAM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "../Codes/Mux4to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit2 " "Found entity 1: Hazard_Detection_Unit2" {  } { { "../Codes/Hazard_Detection_Unit2.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Codes/Fowarding_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_Controller " "Found entity 1: Cache_Controller" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335772 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cache.v(90) " "Verilog HDL warning at Cache.v(90): extended using \"x\" or \"z\"" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654675335773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_Testbench " "Found entity 1: ARM_Testbench" {  } { { "../Codes/ARM_Testbench.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675335779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675335779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheR Cache_Controller.v(27) " "Verilog HDL Implicit Net warning at Cache_Controller.v(27): created implicit net for \"write_cacheR\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675335780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheW Cache_Controller.v(28) " "Verilog HDL Implicit Net warning at Cache_Controller.v(28): created implicit net for \"write_cacheW\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675335780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654675336009 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(187) " "Output port \"HEX0\" at ARM.v(187) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(188) " "Output port \"HEX1\" at ARM.v(188) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(189) " "Output port \"HEX2\" at ARM.v(189) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(190) " "Output port \"HEX3\" at ARM.v(190) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(191) " "Output port \"HEX4\" at ARM.v(191) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(192) " "Output port \"HEX5\" at ARM.v(192) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(193) " "Output port \"HEX6\" at ARM.v(193) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(194) " "Output port \"HEX7\" at ARM.v(194) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] ARM.v(196) " "Output port \"LEDG\[8..2\]\" at ARM.v(196) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ARM.v(197) " "Output port \"LEDR\" at ARM.v(197) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(206) " "Output port \"DRAM_ADDR\" at ARM.v(206) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336010 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(219) " "Output port \"FL_ADDR\" at ARM.v(219) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(234) " "Output port \"OTG_ADDR\" at ARM.v(234) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(276) " "Output port \"VGA_R\" at ARM.v(276) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(277) " "Output port \"VGA_G\" at ARM.v(277) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(278) " "Output port \"VGA_B\" at ARM.v(278) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(207) " "Output port \"DRAM_LDQM\" at ARM.v(207) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(208) " "Output port \"DRAM_UDQM\" at ARM.v(208) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(209) " "Output port \"DRAM_WE_N\" at ARM.v(209) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(210) " "Output port \"DRAM_CAS_N\" at ARM.v(210) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(211) " "Output port \"DRAM_RAS_N\" at ARM.v(211) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(212) " "Output port \"DRAM_CS_N\" at ARM.v(212) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(213) " "Output port \"DRAM_BA_0\" at ARM.v(213) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(214) " "Output port \"DRAM_BA_1\" at ARM.v(214) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(215) " "Output port \"DRAM_CLK\" at ARM.v(215) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(216) " "Output port \"DRAM_CKE\" at ARM.v(216) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(220) " "Output port \"FL_WE_N\" at ARM.v(220) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(221) " "Output port \"FL_RST_N\" at ARM.v(221) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(222) " "Output port \"FL_OE_N\" at ARM.v(222) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(223) " "Output port \"FL_CE_N\" at ARM.v(223) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(235) " "Output port \"OTG_CS_N\" at ARM.v(235) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(236) " "Output port \"OTG_RD_N\" at ARM.v(236) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(237) " "Output port \"OTG_WR_N\" at ARM.v(237) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(238) " "Output port \"OTG_RST_N\" at ARM.v(238) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(239) " "Output port \"OTG_FSPEED\" at ARM.v(239) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(240) " "Output port \"OTG_LSPEED\" at ARM.v(240) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(245) " "Output port \"OTG_DACK0_N\" at ARM.v(245) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(246) " "Output port \"OTG_DACK1_N\" at ARM.v(246) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(249) " "Output port \"LCD_ON\" at ARM.v(249) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336011 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(250) " "Output port \"LCD_BLON\" at ARM.v(250) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(251) " "Output port \"LCD_RW\" at ARM.v(251) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(252) " "Output port \"LCD_EN\" at ARM.v(252) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(253) " "Output port \"LCD_RS\" at ARM.v(253) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(269) " "Output port \"TDO\" at ARM.v(269) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(261) " "Output port \"I2C_SCLK\" at ARM.v(261) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(271) " "Output port \"VGA_CLK\" at ARM.v(271) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(272) " "Output port \"VGA_HS\" at ARM.v(272) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(273) " "Output port \"VGA_VS\" at ARM.v(273) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(274) " "Output port \"VGA_BLANK\" at ARM.v(274) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(275) " "Output port \"VGA_SYNC\" at ARM.v(275) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(281) " "Output port \"ENET_CMD\" at ARM.v(281) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(282) " "Output port \"ENET_CS_N\" at ARM.v(282) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(283) " "Output port \"ENET_WR_N\" at ARM.v(283) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(284) " "Output port \"ENET_RD_N\" at ARM.v(284) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(285) " "Output port \"ENET_RST_N\" at ARM.v(285) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(287) " "Output port \"ENET_CLK\" at ARM.v(287) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(292) " "Output port \"AUD_DACDAT\" at ARM.v(292) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(294) " "Output port \"AUD_XCK\" at ARM.v(294) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(299) " "Output port \"TD_RESET\" at ARM.v(299) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654675336012 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_cpu ARM_cpu:CPU " "Elaborating entity \"ARM_cpu\" for hierarchy \"ARM_cpu:CPU\"" {  } { { "../Codes/ARM.v" "CPU" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage ARM_cpu:CPU\|IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336023 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654675336023 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654675336023 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654675336023 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ARM_cpu:CPU\|ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336035 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(20) " "Verilog HDL Always Construct warning at RegisterFile.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336038 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit ARM_cpu:CPU\|Hazard_Detection_Unit:hazard_unit1 " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"ARM_cpu:CPU\|Hazard_Detection_Unit:hazard_unit1\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit1" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit2 ARM_cpu:CPU\|Hazard_Detection_Unit2:hazard_unit2 " "Elaborating entity \"Hazard_Detection_Unit2\" for hierarchy \"ARM_cpu:CPU\|Hazard_Detection_Unit2:hazard_unit2\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage ARM_cpu:CPU\|EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336047 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"x1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"x2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x3 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"x3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x4 ALU.v(23) " "Verilog HDL Always Construct warning at ALU.v(23): variable \"x4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x5 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"x5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x6 ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"x6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336048 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x7 ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): variable \"x7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336049 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x8 ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"x8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336049 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x9 ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): variable \"x9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336049 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336050 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_wire Val2_Ganerator.v(30) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable \"rotate_wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(30) " "Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immd Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"immd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_im Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"rotate_im\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(34) " "Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 Val2_Ganerator.v(21) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[0\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[1\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[2\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[3\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[4\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[5\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[6\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336051 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[7\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[8\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[9\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[10\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[11\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[12\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[13\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[14\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[15\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[16\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[17\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[18\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[19\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[20\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[21\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[22\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[23\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[24\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[25\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[26\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[27\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[28\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[29\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[30\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[31\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336052 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ARM_cpu:CPU\|EXE_Stage:exe_stage\|Mux4to1:mux_rn " "Elaborating entity \"Mux4to1\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|Mux4to1:mux_rn\"" {  } { { "../Codes/EXE_Stage.v" "mux_rn" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Reg ARM_cpu:CPU\|Status_Reg:st_reg " "Elaborating entity \"Status_Reg\" for hierarchy \"ARM_cpu:CPU\|Status_Reg:st_reg\"" {  } { { "../Codes/ARM_cpu.v" "st_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit ARM_cpu:CPU\|Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"ARM_cpu:CPU\|Forwarding_Unit:forwarding_unit\"" {  } { { "../Codes/ARM_cpu.v" "forwarding_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|Mux2to1:mux_wb_en " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|Mux2to1:mux_wb_en\"" {  } { { "../Codes/ARM_cpu.v" "mux_wb_en" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller ARM_cpu:CPU\|SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"ARM_cpu:CPU\|SRAM_Controller:sram_controller\"" {  } { { "../Codes/ARM_cpu.v" "sram_controller" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336064 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(48) " "Verilog HDL Always Construct warning at SRAM_Controller.v(48): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(50) " "Verilog HDL Always Construct warning at SRAM_Controller.v(50): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(52) " "Verilog HDL Always Construct warning at SRAM_Controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(54) " "Verilog HDL Always Construct warning at SRAM_Controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(58) " "Verilog HDL Always Construct warning at SRAM_Controller.v(58): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(60) " "Verilog HDL Always Construct warning at SRAM_Controller.v(60): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336065 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336066 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336067 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336068 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654675336069 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_Controller ARM_cpu:CPU\|Cache_Controller:cache_ctrl " "Elaborating entity \"Cache_Controller\" for hierarchy \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\"" {  } { { "../Codes/ARM_cpu.v" "cache_ctrl" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Cache_Controller.v(42) " "Verilog HDL assignment warning at Cache_Controller.v(42): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654675336073 "|ARM|ARM_cpu:CPU|Cache_Controller:cache_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem " "Elaborating entity \"Cache\" for hierarchy \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\"" {  } { { "../Codes/Cache_Controller.v" "cache_mem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336075 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(35) " "Verilog HDL Always Construct warning at Cache.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654675336091 "|ARM|ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage ARM_cpu:CPU\|WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"ARM_cpu:CPU\|WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675336095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nv14 " "Found entity 1: altsyncram_nv14" {  } { { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675338497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675338497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjq1 " "Found entity 1: altsyncram_vjq1" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675338582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675338582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675338927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675338927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675338983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675338983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kdi " "Found entity 1: cntr_kdi" {  } { { "db/cntr_kdi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_kdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Found entity 1: cntr_u4j" {  } { { "db/cntr_u4j.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_u4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675339473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675339473 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675339682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654675340522 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654675340522 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654675342457 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654675342457 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654675342458 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654675342460 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1654675344173 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654675392772 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654675392772 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654675392772 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|Add2\"" {  } { { "../Codes/ALU.v" "Add2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675392776 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654675392776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Instantiated megafunction \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392792 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654675392792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74i1 " "Found entity 1: altsyncram_74i1" {  } { { "db/altsyncram_74i1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_74i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675392835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675392835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Instantiated megafunction \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 64 " "Parameter \"WIDTH_BYTEENA_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392848 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654675392848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftk1 " "Found entity 1: altsyncram_ftk1" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675392901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675392901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\"" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675392925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Instantiated megafunction \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675392925 ""}  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654675392925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675392968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675392968 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a0 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 43 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a1 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 73 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a2 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 103 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a3 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 133 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a4 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 163 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a5 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 193 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a6 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 223 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a7 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 253 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a8 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 283 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a9 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 313 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a10 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 343 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a11 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 373 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a12 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 403 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a13 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 433 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a14 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 463 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a15 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 493 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a16 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 523 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a17 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 553 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a18 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 583 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a19 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 613 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a20 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 643 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a21 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 673 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a22 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 703 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a23 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 733 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a24 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 763 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a25 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 793 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a26 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 823 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a27 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 853 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a28 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 883 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a29 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 913 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a30 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 943 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a31 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 973 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a32 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1003 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a33 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1033 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a34 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1063 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a35 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1093 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a36 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1123 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a37 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1153 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a38 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1183 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a39 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1213 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a40 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1243 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a41 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1273 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a42 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1303 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a43 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1333 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a44 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1363 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a45 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1393 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a46 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1423 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a47 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1453 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a48 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1483 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a49 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1513 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a50 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1543 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a51 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1573 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a52 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1603 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a53 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1633 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a54 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1663 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a55 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1693 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a56 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1723 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a57 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1753 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a58 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1783 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a59 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1813 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a60 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1843 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a61 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1873 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a62 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1903 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a63 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1933 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a64 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a64\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1963 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a65 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 1993 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a66 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a66\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2023 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a67 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a67\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2053 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a68 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a68\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2083 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a69 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a69\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2113 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a70 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a70\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2143 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a71 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a71\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2173 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a72 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a72\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2203 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a73 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a73\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2233 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a74 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a74\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2263 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a75 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a75\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2293 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a76 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a76\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2323 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a77 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a77\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2353 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a78 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a78\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2383 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a79 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a79\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2413 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a80 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a80\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2443 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a81 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a81\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2473 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a82 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a82\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2503 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a83 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a83\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2533 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a84 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a84\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2563 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a85 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a85\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2593 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a86 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a86\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2623 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a87 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a87\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2653 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a88 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a88\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2683 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a89 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a89\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2713 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a90 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a90\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2743 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a91 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a91\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2773 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a92 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a92\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2803 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a93 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a93\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2833 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a94 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a94\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2863 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a95 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a95\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2893 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a96 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a96\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2923 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a97 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a97\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2953 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a98 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a98\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 2983 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a99 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a99\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3013 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a100\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3043 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a101\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3073 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a102\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3103 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a103\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3133 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a104\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3163 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a105\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3193 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a106\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3223 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a107\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3253 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a108\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3283 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a109\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3313 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a110\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3343 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a111\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3373 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a112\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3403 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a113\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3433 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a114\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3463 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a115\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3493 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a116\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3523 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a117\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3553 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a118\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3583 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a119\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3613 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a120\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3643 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a121\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3673 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a122\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3703 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a123\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3733 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a124\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3763 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a125\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3793 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a126\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3823 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a127\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3853 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a128\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3883 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a129\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3913 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a130\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3943 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a131\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 3973 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a132\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4003 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a133\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4033 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a134\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4063 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a135\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4093 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a136\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4123 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a137\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4153 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a138\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4183 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a139\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4213 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a140\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4243 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a141\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4273 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a142\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4303 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a143\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4333 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a144\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4363 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a145\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4393 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a146\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4423 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a147\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4453 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a148\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4483 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a149\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4513 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a150\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4543 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a151\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4573 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a152\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4603 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a153\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4633 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a154\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4663 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a155\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4693 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a156\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4723 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a157\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4753 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a158\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4783 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a159\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4813 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a160\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4843 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a161\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4873 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a162\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4903 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a163\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4933 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a164\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4963 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a165\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 4993 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a166\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5023 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a167\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5053 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a168\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5083 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a169\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5113 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a170\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5143 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a171\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5173 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a172\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5203 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a173\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5233 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a174\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5263 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a175\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5293 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a176\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5323 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a177\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5353 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a178\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5383 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a179\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5413 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a180\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5443 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a181\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5473 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a182\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5503 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a183\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5533 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a184\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5563 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a185\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5593 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a186\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5623 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a187\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5653 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a188\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5683 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a189\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5713 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a190\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5743 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a191\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5773 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a192\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5803 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a193\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5833 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a194\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5863 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a195\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5893 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a196\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5923 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a197\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5953 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a198 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a198\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 5983 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a199 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a199\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6013 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a200 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a200\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6043 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a201 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a201\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6073 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a202 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a202\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6103 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a203 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a203\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6133 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a204 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a204\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6163 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a205 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a205\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6193 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a206 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a206\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6223 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a207 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a207\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6253 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a208 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a208\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6283 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a209 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a209\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6313 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a210 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a210\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6343 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a211 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a211\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6373 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a212 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a212\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6403 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a213 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a213\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6433 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a214 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a214\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6463 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a215 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a215\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6493 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a216 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a216\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6523 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a217 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a217\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6553 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a218 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a218\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6583 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a219 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a219\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6613 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a220 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a220\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6643 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a221 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a221\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6673 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a222 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a222\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6703 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a223 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a223\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6733 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a224 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a224\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6763 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a225 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a225\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6793 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a226 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a226\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6823 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a227 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a227\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6853 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a228 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a228\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6883 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a229 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a229\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6913 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a230 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a230\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6943 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a231 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a231\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 6973 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a232 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a232\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7003 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a233 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a233\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7033 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a234 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a234\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7063 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a235 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a235\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7093 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a236 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a236\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7123 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a237 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a237\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7153 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a238 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a238\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7183 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a239 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a239\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7213 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a240 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a240\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7243 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a241 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a241\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7273 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a242 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a242\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7303 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a243 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a243\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7333 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a244 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a244\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7363 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a245 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a245\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7393 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a246 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a246\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7423 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a247 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a247\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7453 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a248 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a248\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7483 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a249 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a249\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7513 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a250 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a250\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7543 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a251 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a251\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7573 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a252 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a252\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7603 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a253 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a253\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7633 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a254 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a254\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7663 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a255 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a255\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7693 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a256 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a256\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7723 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a257 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a257\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7753 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a258 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a258\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7783 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a259 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|ram_block2a259\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 7813 2 0 } } { "db/altsyncram_nv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_nv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675395451 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1654675395451 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1654675395451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|altsyncram:ram_block2a0 " "Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|altsyncram:ram_block2a0\"" {  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 43 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|altsyncram:ram_block2a0 " "Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nv14:auto_generated\|altsyncram_vjq1:altsyncram1\|altsyncram:ram_block2a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 260 " "Parameter \"WIDTH_A\" = \"260\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 260 " "Parameter \"WIDTH_B\" = \"260\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654675396476 ""}  } { { "db/altsyncram_vjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_vjq1.tdf" 43 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654675396476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8424 " "Found entity 1: altsyncram_8424" {  } { { "db/altsyncram_8424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8424.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675396669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675396669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675397730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675397730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_klb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_klb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_klb " "Found entity 1: mux_klb" {  } { { "db/mux_klb.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/mux_klb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654675397797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654675397797 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654675398734 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1654675398734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|shift_operand\[4\] " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|shift_operand\[4\]" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398778 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398779 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398780 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398781 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654675398782 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654675398782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654675398881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654675398881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675401575 "|ARM|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654675401575 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654675412366 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654675412754 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654675412754 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1654675414514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654675417258 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654675417258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654675417304 "|ARM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654675417304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654675417650 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 778 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 778 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1654675419049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654675419374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675419374 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654675420462 "|ARM|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654675420462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13717 " "Implemented 13717 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654675420464 ""} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Implemented 216 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654675420464 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1654675420464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12124 " "Implemented 12124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654675420464 ""} { "Info" "ICUT_CUT_TM_RAMS" "1170 " "Implemented 1170 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654675420464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654675420464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 611 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 611 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654675420569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 12:33:40 2022 " "Processing ended: Wed Jun 08 12:33:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654675420569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654675420569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654675420569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654675420569 ""}
