// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VIBEX_DEMO_SYSTEM_H_
#define _VIBEX_DEMO_SYSTEM_H_  // guard

#include "verilated_heavy.h"
#include "Vibex_demo_system__Dpi.h"

//==========

class Vibex_demo_system__Syms;
class Vibex_demo_system_VerilatedFst;


//----------

VL_MODULE(Vibex_demo_system) {
  public:
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk_sys_i,0,0);
    VL_IN8(rst_sys_ni,0,0);
    VL_IN8(gp_i,7,0);
    VL_IN8(uart_rx_i,0,0);
    VL_OUT8(uart_tx_o,0,0);
    VL_IN8(spi_rx_i,0,0);
    VL_OUT8(spi_tx_o,0,0);
    VL_OUT8(spi_sck_o,0,0);
    VL_OUT16(gp_o,15,0);
    VL_OUT16(pwm_o,11,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__rst_core_n;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__clk;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__trst_n;
        CData/*0:0*/ ibex_demo_system__DOT__core_instr_gnt;
        CData/*0:0*/ ibex_demo_system__DOT__core_instr_rvalid;
        CData/*0:0*/ ibex_demo_system__DOT__core_instr_sel_dbg;
        CData/*0:0*/ ibex_demo_system__DOT__mem_instr_req;
        CData/*0:0*/ ibex_demo_system__DOT__dbg_instr_req;
        CData/*0:0*/ ibex_demo_system__DOT__dbg_slave_req;
        CData/*0:0*/ ibex_demo_system__DOT__dbg_slave_we;
        CData/*0:0*/ ibex_demo_system__DOT__dbg_slave_rvalid;
        CData/*0:0*/ ibex_demo_system__DOT__u_bus__DOT__host_sel_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_bus__DOT__host_sel_resp;
        CData/*2:0*/ ibex_demo_system__DOT__u_bus__DOT__device_sel_req;
        CData/*2:0*/ ibex_demo_system__DOT__u_bus__DOT__device_sel_resp;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__double_fault_seen_o;
        CData/*3:0*/ ibex_demo_system__DOT__u_top__DOT__core_busy_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__core_clock_gate_i__DOT__en_latch;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_is_compressed_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_fetch_err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_fetch_err_plus2;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__illegal_c_insn_id;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__imd_val_we_ex;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__icache_inval;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_valid_clear;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__pc_set;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__pc_mux_id;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__exc_pc_mux_id;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__exc_cause;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__lsu_load_err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__lsu_store_err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__lsu_addr_incr_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ctrl_busy;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__mult_sel_ex;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__div_sel_ex;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_access;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_op;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_op_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__illegal_csr_insn_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_in_ready;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_valid;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__lsu_resp_valid;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_req_int;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__data_req_out;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_save_if;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_save_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_restore_mret_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_restore_dret_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_save_cause;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_mtvec_init;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__debug_mode_entering;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__debug_csr_save;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_instr_ret_wb;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_jump;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_branch;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_tbranch;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_load;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__perf_store;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__illegal_insn_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_valid_raw;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__illegal_c_insn;
        CData/*4:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__irq_vec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__mret_insn_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__dret_insn_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__wfi_insn_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_in_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set_raw_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_in_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_done;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_run;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_branch;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_jump;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__multicycle_done;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_we_raw;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_alu;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_en_dec;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_operator;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_type;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_sign_ext;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__csr_pipe_flush;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu;
        CData/*3:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs;
        CData/*3:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_cause_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq;
        CData/*3:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mfip_id;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left;
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid;
        CData/*4:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q;
        CData/*4:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_update;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ctrl_update;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_update;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_type_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q;
        CData/*3:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__split_misaligned_access;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__lsu_err_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_or_pmp_err;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_ns;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_2_en_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_2_en_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_rvalid_1;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_rvalid_2;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_bus_err_1_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__fcov_mis_bus_err_1_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_d;
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstatus_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mscratch_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_en;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcause_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtvec_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch0_en;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dscratch1_en;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_en;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_we;
        CData/*7:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrlsts_part_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrlsts_part_wdata;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrlsts_part_we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_we_int;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dbg_csr;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__illegal_csr;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_we;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_we;
        CData/*1:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match;
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q;
        CData/*6:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we;
        CData/*7:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrlsts_part_csr__DOT__rdata_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__we;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_control_csr__DOT__rdata_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_control_csr__DOT__rdata_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_ram__DOT__b_rvalid_o;
        CData/*3:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__a_wmask;
        CData/*3:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__b_wmask;
        CData/*0:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__unnamedblk3__DOT__show_mem_paths;
        IData/*23:0*/ ibex_demo_system__DOT__u_gpio__DOT__gp_i_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_gpio__DOT__gp_i_dbnc;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__gp_i_rd_en_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__gp_i_dbnc_rd_en_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__0__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__0__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__1__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__1__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__2__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__2__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__3__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__3__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__4__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__4__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__5__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__5__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__6__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__6__KET____DOT__dbnc__DOT__btn_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__7__KET____DOT__dbnc__DOT__btn_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__7__KET____DOT__dbnc__DOT__btn_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__0__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__0__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__1__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__1__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__2__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__2__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__3__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__3__KET____DOT__pulse_width_q;
    };
    struct {
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__4__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__4__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__5__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__5__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__6__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__6__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__7__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__7__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__8__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__8__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__9__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__9__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__10__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__10__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__11__KET____DOT__counter_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__11__KET____DOT__pulse_width_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__0__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__1__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__2__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__3__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__4__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__5__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__6__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__7__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__8__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__9__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__10__KET____DOT__u_pwm__DOT__counter;
        CData/*7:0*/ ibex_demo_system__DOT__u_pwm__DOT__gen_pwm__BRA__11__KET____DOT__u_pwm__DOT__counter;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__device_rvalid_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__device_rvalid_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_state_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_state_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_bit_counter_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_bit_counter_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_current_byte_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_current_byte_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_start;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_valid;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_fifo_rready;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_fifo_rvalid;
        CData/*1:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_state_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_state_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_bit_counter_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_bit_counter_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_current_byte_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_current_byte_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_next_byte;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_fifo_rvalid;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__full;
        WData/*1023:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__storage[32];
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap_cnt;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap_cnt;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__full;
        WData/*1023:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__storage[32];
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap_cnt;
        CData/*0:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap_cnt;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__byte_data_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__read_status_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__next_tx_byte_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__next_tx_byte_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__tx_fifo_rvalid;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__full;
        WData/*1015:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__storage[32];
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap_cnt;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap_cnt;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__count;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__sck;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__count_at_limit;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__sck_pos;
        CData/*0:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__sck_neg;
        CData/*1:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__state_q;
        CData/*1:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__state_d;
        CData/*2:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__bit_counter_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__bit_counter_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__current_byte_q;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__current_byte_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__recieved_byte_d;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_spi_host__DOT__recieved_byte_q;
        CData/*2:0*/ ibex_demo_system__DOT__u_simulator_ctrl__DOT__sim_finish;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__timer_we;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmp_we;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmph_we;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__interrupt_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__interrupt_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__error_q;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__error_d;
        CData/*0:0*/ ibex_demo_system__DOT__u_timer__DOT__rvalid_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__haltreq;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__resumereq;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__clear_resumeack;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__cmderror_valid;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__cmderror;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__cmdbusy;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__data_valid;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sbaddress_write_valid;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sbdata_read_valid;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sbdata_write_valid;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sberror_valid;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sberror;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dmi_req_ready;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dmi_rsp_valid;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__cmderr_d;
    };
    struct {
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__cmderr_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__havereset_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__selected_hart;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__under_rst;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__wptr_wrap_cnt;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__u_fifo_cnt__DOT__rptr_wrap_cnt;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__state_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__state_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__req;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__we;
        CData/*3:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__be;
        CData/*3:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_sba__DOT__be_mask;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__halted_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__resuming_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__resume;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__go;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__going;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__exception;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__unsupported_command;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__word_enable32_q;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__halted_aligned;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__state_d;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__state_q;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__rdata;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__td_o;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__tdo_oe_o;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__error_d;
        CData/*1:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__error_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dtmcs_select;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dmi_select;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dmi_req_valid;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__state_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__state_q;
        CData/*6:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__address_d;
        CData/*6:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__address_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__error_dmi_busy;
        CData/*3:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_q;
        CData/*3:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_d;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_dr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_dr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_dr;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d;
        CData/*4:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_ir;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_ir;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_select;
    };
    struct {
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_select;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_d;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync_combi;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_sync;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_sync;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_d;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_incr_wptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_incr_rptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__empty_rclk;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_wptr__DOT__intq;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_rptr__DOT__intq;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync_combi;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_sync;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_sync;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_d;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_q;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_d;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_incr_wptr;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__empty_rclk;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_wptr__DOT__intq;
        CData/*2:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_rptr__DOT__intq;
        SData/*15:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_rdata_c_id;
        SData/*11:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_addr;
        SData/*15:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a;
        SData/*15:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b;
        SData/*12:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_d;
        SData/*12:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q;
        SData/*15:0*/ ibex_demo_system__DOT__u_gpio__DOT__gp_o_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__0__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__0__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__1__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__1__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__2__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__2__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__3__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__3__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__4__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__4__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__5__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__5__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__6__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__6__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__7__KET____DOT__dbnc__DOT__cnt_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_gpio__DOT__genblk1__BRA__7__KET____DOT__dbnc__DOT__cnt_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_baud_counter_q;
    };
    struct {
        SData/*8:0*/ ibex_demo_system__DOT__u_uart__DOT__rx_baud_counter_d;
        SData/*8:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_baud_counter_q;
        SData/*8:0*/ ibex_demo_system__DOT__u_uart__DOT__tx_baud_counter_d;
        SData/*14:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0;
        SData/*9:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1;
        IData/*31:0*/ ibex_demo_system__DOT__core_instr_rdata;
        IData/*31:0*/ ibex_demo_system__DOT__mem_instr_rdata;
        IData/*31:0*/ ibex_demo_system__DOT__dbg_slave_addr;
        IData/*31:0*/ ibex_demo_system__DOT__dbg_slave_rdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__rf_rdata_a_ecc;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__rf_rdata_b_ecc;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__instr_rdata_id;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__pc_id;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__rf_wdata_wb;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__result_ex;
        IData/*17:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__irqs;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_mtval;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__prefetch_addr;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_rdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_decompressed;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__exc_pc;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr;
        WData/*95:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d[3];
        WData/*95:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[3];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata;
        IData/*30:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_d;
        IData/*30:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_result;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_last_q;
        IData/*23:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_h_ext;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_b_ext;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__exception_pc;
        IData/*17:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mie_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mepc_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mtval_d;
        IData/*17:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mip;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__dcsr_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__depc_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_we;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounterh_we;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter_incr;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q;
        IData/*17:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q;
    };
    struct {
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_value_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_value_csr__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__1__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__2__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__3__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__4__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__5__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__6__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__7__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__8__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__9__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__10__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__11__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__12__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__13__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__14__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__15__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__16__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__17__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__18__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__19__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__20__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__21__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__22__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__23__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__24__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__25__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__26__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__27__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__28__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__29__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__30__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__g_rf_flops__BRA__31__KET____DOT__rf_reg_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_ram__DOT__a_wmask;
        IData/*31:0*/ ibex_demo_system__DOT__u_ram__DOT__b_wmask;
        IData/*31:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__unnamedblk2__DOT__i;
        IData/*31:0*/ ibex_demo_system__DOT__u_uart__DOT__device_rdata_d;
        IData/*31:0*/ ibex_demo_system__DOT__u_uart__DOT__device_rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_simulator_ctrl__DOT__log_fd;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__mtime_wdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimeh_wdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmp_wdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmph_wdata;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__rdata_q;
        IData/*31:0*/ ibex_demo_system__DOT__u_timer__DOT__rdata_d;
        IData/*19:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__hartsel;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__sbaddress_sba_csrs;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__haltsum0;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__haltsum1;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__haltsum2;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__haltsum3;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0;
    };
    struct {
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_flat1;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_flat2;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__halted_flat3;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__dmstatus;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__abstractcs;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__command_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__command_q;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbcs_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbcs_q;
        WData/*255:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[8];
        WData/*255:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[8];
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__data_d;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__data_q;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbcs;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__a_abstractcs;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dtmcs_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dtmcs_q;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__data_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__data_q;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_d;
        IData/*31:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_q;
        WData/*159:0*/ ibex_demo_system__DOT__u_top__DOT__crash_dump_o[5];
        QData/*32:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b;
        QData/*32:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a;
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext;
        QData/*32:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed;
        QData/*32:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext;
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum;
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d;
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d;
        QData/*32:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mhpmcounter_next;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__0__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__1__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
    };
    struct {
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__2__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__3__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__4__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__5__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__6__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__7__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__8__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter;
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_load;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_d;
        QData/*39:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_cntrs__BRA__9__KET____DOT__gen_imp__DOT__mcounters_variable_i__DOT__counter_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_timer__DOT__mtime_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_timer__DOT__mtime_d;
        QData/*63:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmp_q;
        QData/*63:0*/ ibex_demo_system__DOT__u_timer__DOT__mtimecmp_d;
        QData/*33:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dmi_rsp;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbdata_d;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__sbdata_q;
        WData/*511:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[16];
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__rom_rdata;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__rdata_d;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__rdata_q;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__word_mux;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__data_bits;
        QData/*40:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dmi_req;
        QData/*40:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dr_d;
        QData/*40:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dr_q;
        QData/*40:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__rdata_int;
        CData/*0:0*/ ibex_demo_system__DOT__host_req[2];
        CData/*0:0*/ ibex_demo_system__DOT__host_gnt[2];
        IData/*31:0*/ ibex_demo_system__DOT__host_addr[2];
        CData/*0:0*/ ibex_demo_system__DOT__host_we[2];
        CData/*3:0*/ ibex_demo_system__DOT__host_be[2];
        IData/*31:0*/ ibex_demo_system__DOT__host_wdata[2];
        CData/*0:0*/ ibex_demo_system__DOT__host_rvalid[2];
        IData/*31:0*/ ibex_demo_system__DOT__host_rdata[2];
        CData/*0:0*/ ibex_demo_system__DOT__host_err[2];
        CData/*0:0*/ ibex_demo_system__DOT__device_req[8];
        IData/*31:0*/ ibex_demo_system__DOT__device_addr[8];
        CData/*0:0*/ ibex_demo_system__DOT__device_we[8];
        CData/*3:0*/ ibex_demo_system__DOT__device_be[8];
    };
    struct {
        IData/*31:0*/ ibex_demo_system__DOT__device_wdata[8];
        CData/*0:0*/ ibex_demo_system__DOT__device_rvalid[8];
        IData/*31:0*/ ibex_demo_system__DOT__device_rdata[8];
        CData/*0:0*/ ibex_demo_system__DOT__device_err[8];
        IData/*31:0*/ ibex_demo_system__DOT__cfg_device_addr_base[8];
        IData/*31:0*/ ibex_demo_system__DOT__cfg_device_addr_mask[8];
        IData/*21:0*/ ibex_demo_system__DOT__u_top__DOT__ic_tag_rdata[2];
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__ic_data_rdata[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__imd_val_d_ex[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__imd_val_q_ex[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_pmp_addr[4];
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__csr_pmp_cfg[4];
        CData/*0:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__pmp_req_err[3];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[4];
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[4];
        IData/*21:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[2];
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_imd_val_q[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_imd_val_d[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[16];
        CData/*7:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[16];
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[32];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[32];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[32];
        IData/*31:0*/ ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__mem[16384];
        QData/*40:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[4];
        QData/*33:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[4];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_ram__a_rvalid_o;
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_gpio__device_rvalid_o;
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_pwm__device_rvalid_o;
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_spi__device_rvalid_o;
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_simulator_ctrl__rvalid_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__0__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__1__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__2__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__3__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__4__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__5__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__6__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__7__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__8__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__9__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__10__KET____DOT__u_pwm__modulated_o;
        CData/*0:0*/ ibex_demo_system__DOT__u_pwm__DOT____Vcellout__gen_pwm__BRA__11__KET____DOT__u_pwm__modulated_o;
        CData/*7:0*/ ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT____Vlvbound1;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT____Vlvbound2;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT____Vlvbound1;
        CData/*0:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT____Vlvbound1;
        CData/*2:0*/ __Vfunc_load__16__size;
        CData/*2:0*/ __Vfunc_float_load__19__size;
        CData/*4:0*/ __Vfunc_float_load__19__dest;
        CData/*2:0*/ __Vfunc_load__20__size;
        CData/*4:0*/ __Vfunc_load__20__dest;
        CData/*2:0*/ __Vfunc_load__22__size;
        CData/*2:0*/ __Vfunc_store__29__size;
        CData/*2:0*/ __Vfunc_float_store__31__size;
        CData/*4:0*/ __Vfunc_float_store__31__src;
        CData/*2:0*/ __Vfunc_store__32__size;
        CData/*4:0*/ __Vfunc_store__32__src;
        CData/*2:0*/ __Vfunc_store__35__size;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__40__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__40__grayval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__40__dec_tmp;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__40__dec_tmp_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__41__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__41__grayval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__41__dec_tmp;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__gray2dec__41__dec_tmp_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__42__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__42__decval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__42__decval_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__42__decval_in;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__43__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__43__decval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__43__decval_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__g_full_gray_conversion__DOT__dec2gray__43__decval_in;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__44__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__44__grayval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__44__dec_tmp;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__44__dec_tmp_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__45__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__45__grayval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__45__dec_tmp;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__gray2dec__45__dec_tmp_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__46__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__46__decval;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__46__decval_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__46__decval_in;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__47__Vfuncout;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__47__decval;
    };
    struct {
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__47__decval_sub;
        CData/*2:0*/ __Vfunc_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__g_full_gray_conversion__DOT__dec2gray__47__decval_in;
        CData/*5:0*/ __Vtableidx1;
        CData/*6:0*/ __Vtableidx2;
        CData/*6:0*/ __Vtableidx3;
        CData/*6:0*/ __Vtableidx5;
        CData/*4:0*/ __Vtableidx6;
        CData/*4:0*/ __Vtableidx7;
        CData/*7:0*/ __Vdly__ibex_demo_system__DOT__u_uart__DOT__u_rx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*7:0*/ __Vdly__ibex_demo_system__DOT__u_uart__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*7:0*/ __Vdly__ibex_demo_system__DOT__u_spi__DOT__u_tx_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*1:0*/ __Vdly__ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr;
        CData/*0:0*/ __VinpClk__TOP__ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__trst_n;
        CData/*0:0*/ __VinpClk__TOP__ibex_demo_system__DOT__rst_core_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__trst_n;
        CData/*0:0*/ __Vclklast__TOP__clk_sys_i;
        CData/*0:0*/ __Vclklast__TOP__rst_sys_ni;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__ibex_demo_system__DOT__rst_core_n;
        CData/*0:0*/ __Vclklast__TOP__ibex_demo_system__DOT__u_top__DOT__clk;
        CData/*0:0*/ __Vchglast__TOP__ibex_demo_system__DOT__rst_core_n;
        CData/*0:0*/ __Vchglast__TOP__ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__trst_n;
        SData/*11:0*/ __Vfunc_csrw__23__csr;
        SData/*11:0*/ __Vfunc_csrr__34__csr;
        SData/*8:0*/ __Vtableidx4;
        IData/*31:0*/ ibex_demo_system__DOT____Vcellout__u_ram__a_rdata_o;
        QData/*63:0*/ ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT____Vcellout__i_dm_mem__data_o;
        IData/*31:0*/ __Vfunc_load__16__Vfuncout;
        IData/*31:0*/ __Vfunc_float_load__19__Vfuncout;
        IData/*31:0*/ __Vfunc_load__20__Vfuncout;
        IData/*31:0*/ __Vfunc_load__22__Vfuncout;
        IData/*31:0*/ __Vfunc_csrw__23__Vfuncout;
        IData/*31:0*/ __Vfunc_store__29__Vfuncout;
        IData/*31:0*/ __Vfunc_float_store__31__Vfuncout;
        IData/*31:0*/ __Vfunc_store__32__Vfuncout;
        IData/*31:0*/ __Vfunc_csrr__34__Vfuncout;
        IData/*31:0*/ __Vfunc_store__35__Vfuncout;
        IData/*31:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__cfg_device_addr_mask[8];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__cfg_device_addr_base[8];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__device_err_i[8];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__device_rdata_i[8];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__device_rvalid_i[8];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellout__u_bus__device_wdata_o[8];
        CData/*3:0*/ ibex_demo_system__DOT____Vcellout__u_bus__device_be_o[8];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_bus__device_we_o[8];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellout__u_bus__device_addr_o[8];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_bus__device_req_o[8];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_bus__host_err_o[2];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellout__u_bus__host_rdata_o[2];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_bus__host_rvalid_o[2];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__host_wdata_i[2];
        CData/*3:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__host_be_i[2];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__host_we_i[2];
        IData/*31:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__host_addr_i[2];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellout__u_bus__host_gnt_o[2];
        CData/*0:0*/ ibex_demo_system__DOT____Vcellinp__u_bus__host_req_i[2];
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT____Vcellinp__u_ibex_core__ic_data_rdata_i[2];
        IData/*21:0*/ ibex_demo_system__DOT__u_top__DOT____Vcellinp__u_ibex_core__ic_tag_rdata_i[2];
        QData/*63:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellinp__if_stage_i__ic_data_rdata_i[2];
        IData/*21:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellout__ex_block_i__imd_val_d_o[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[4];
    };
    struct {
        CData/*5:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o[4];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[2];
        IData/*31:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_fast__DOT__multdiv_i__imd_val_d_o[2];
        QData/*33:0*/ ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[2];
        CData/*0:0*/ __Vm_traceActivity[13];
    };
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[64];
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[64];
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[64];
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[64];
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[64];
    static CData/*0:0*/ __Vtable1_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[64];
    static CData/*0:0*/ __Vtable2_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[128];
    static CData/*0:0*/ __Vtable2_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[128];
    static CData/*0:0*/ __Vtable2_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[128];
    static CData/*0:0*/ __Vtable2_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[128];
    static CData/*0:0*/ __Vtable3_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[128];
    static CData/*0:0*/ __Vtable4_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[512];
    static CData/*0:0*/ __Vtable5_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[128];
    static CData/*3:0*/ __Vtable6_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be[32];
    static QData/*63:0*/ __Vtable7_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__i_dm_mem__DOT__rom_rdata[32];
    static CData/*0:0*/ __Vtable8_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dmi_select[32];
    static CData/*0:0*/ __Vtable8_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__dtmcs_select[32];
    static CData/*0:0*/ __Vtable8_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_select[32];
    static CData/*0:0*/ __Vtable8_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_select[32];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__trst_n[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_dr[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_dr[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_dr[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_ir[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir[16];
    static CData/*0:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_ir[16];
    static CData/*3:0*/ __Vtable9_ibex_demo_system__DOT__g_dm_top__DOT__u_dm_top__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_d[16];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vibex_demo_system__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vibex_demo_system);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vibex_demo_system(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vibex_demo_system();
    /// Trace signals in the model; called by application code
    void trace(VerilatedFstC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vibex_demo_system__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vibex_demo_system__Syms* symsp, bool first);
    static void __Vdpiexp_ibex_demo_system__DOT__mhpmcounter_get_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, IData/*31:0*/ index, QData/*63:0*/ (&mhpmcounter_get__Vfuncrtn));
    static void __Vdpiexp_ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__simutil_get_mem_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, IData/*31:0*/ index, WData/*311:0*/ (&val)[10], IData/*31:0*/ (&simutil_get_mem__Vfuncrtn));
    static void __Vdpiexp_ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__simutil_memload_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, std::string file);
    static void __Vdpiexp_ibex_demo_system__DOT__u_ram__DOT__u_ram__DOT__simutil_set_mem_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, IData/*31:0*/ index, WData/*311:0*/ val[10], IData/*31:0*/ (&simutil_set_mem__Vfuncrtn));
    static void __Vdpiexp_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__simutil_get_scramble_key_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, WData/*127:0*/ (&val)[4], IData/*31:0*/ (&simutil_get_scramble_key__Vfuncrtn));
    static void __Vdpiexp_ibex_demo_system__DOT__u_top__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__simutil_get_scramble_nonce_TOP(Vibex_demo_system__Syms* __restrict vlSymsp, WData/*319:0*/ (&nonce)[10], IData/*31:0*/ (&simutil_get_scramble_nonce__Vfuncrtn));
  private:
    static QData _change_request(Vibex_demo_system__Syms* __restrict vlSymsp);
    static QData _change_request_1(Vibex_demo_system__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__18(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _combo__TOP__8(Vibex_demo_system__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vibex_demo_system__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _final_TOP(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__14(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__16(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__19(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__17(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__4(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vibex_demo_system__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__3(Vibex_demo_system__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static unsigned long long mhpmcounter_get(int index);
    static int simutil_get_mem(int index, svBitVecVal* val);
    static int simutil_get_scramble_key(svBitVecVal* val);
    static int simutil_get_scramble_nonce(svBitVecVal* nonce);
    static void simutil_memload(const char* file);
    static int simutil_set_mem(int index, const svBitVecVal* val);
  private:
    static void traceChgSub0(void* userp, VerilatedFst* tracep);
    static void traceChgTop0(void* userp, VerilatedFst* tracep);
    static void traceCleanup(void* userp, VerilatedFst* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedFst* tracep, uint32_t code) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
