

================================================================
== Vitis HLS Report for 'fir_n11_maxi_Pipeline_XFER_LOOP'
================================================================
* Date:           Tue Oct  3 02:53:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 16 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 21 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln18_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18_1"   --->   Operation 23 'read' 'sext_ln18_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp"   --->   Operation 24 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln18_1_cast = sext i62 %sext_ln18_1_read"   --->   Operation 25 'sext' 'sext_ln18_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18_1_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 29 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 30 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 32 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 33 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%pn32HPOutput19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPOutput"   --->   Operation 34 'read' 'pn32HPOutput19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%an32Coef_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_10"   --->   Operation 35 'read' 'an32Coef_load_10_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%an32Coef_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_9"   --->   Operation 36 'read' 'an32Coef_load_9_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%an32Coef_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_8"   --->   Operation 37 'read' 'an32Coef_load_8_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%an32Coef_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_7"   --->   Operation 38 'read' 'an32Coef_load_7_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%an32Coef_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_6"   --->   Operation 39 'read' 'an32Coef_load_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%an32Coef_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_5"   --->   Operation 40 'read' 'an32Coef_load_5_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%an32Coef_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_4"   --->   Operation 41 'read' 'an32Coef_load_4_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%an32Coef_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_3"   --->   Operation 42 'read' 'an32Coef_load_3_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%an32Coef_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_2"   --->   Operation 43 'read' 'an32Coef_load_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%an32Coef_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_1"   --->   Operation 44 'read' 'an32Coef_load_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load"   --->   Operation 45 'read' 'an32Coef_load_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%pn32HPInput7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPInput"   --->   Operation 46 'read' 'pn32HPInput7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln16_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %lshr_ln16_cast"   --->   Operation 47 'read' 'lshr_ln16_cast_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_1"   --->   Operation 48 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i62 %sext_ln30_1_read"   --->   Operation 49 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 51 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln30_1_cast" [hls_FIR/FIR.cpp:30]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (7.30ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %p_cast" [hls_FIR/FIR.cpp:30]   --->   Operation 53 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.11>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%n32XferCnt_1 = load i31 %n32XferCnt" [hls_FIR/FIR.cpp:16]   --->   Operation 55 'load' 'n32XferCnt_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_eq  i31 %n32XferCnt_1, i31 %lshr_ln16_cast_read" [hls_FIR/FIR.cpp:16]   --->   Operation 58 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln16 = add i31 %n32XferCnt_1, i31 1" [hls_FIR/FIR.cpp:16]   --->   Operation 59 'add' 'add_ln16' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %SHIFT_ACC_LOOP.split, void %for.end17.loopexit.exitStub" [hls_FIR/FIR.cpp:16]   --->   Operation 60 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln16 = store i31 %add_ln16, i31 %n32XferCnt" [hls_FIR/FIR.cpp:16]   --->   Operation 61 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [1/1] (7.30ns)   --->   "%n32Temp = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [hls_FIR/FIR.cpp:18]   --->   Operation 62 'read' 'n32Temp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIR/FIR.cpp:25]   --->   Operation 63 'load' 'an32ShiftReg_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIR/FIR.cpp:25]   --->   Operation 64 'load' 'an32ShiftReg_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIR/FIR.cpp:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load" [hls_FIR/FIR.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIR/FIR.cpp:25]   --->   Operation 67 'load' 'an32ShiftReg_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIR/FIR.cpp:25]   --->   Operation 68 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load" [hls_FIR/FIR.cpp:28]   --->   Operation 69 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %n32Temp, i32 %an32ShiftReg_0" [hls_FIR/FIR.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp" [hls_FIR/FIR.cpp:28]   --->   Operation 71 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIR/FIR.cpp:25]   --->   Operation 72 'load' 'an32ShiftReg_9_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load" [hls_FIR/FIR.cpp:28]   --->   Operation 73 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIR/FIR.cpp:25]   --->   Operation 74 'load' 'an32ShiftReg_8_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIR/FIR.cpp:25]   --->   Operation 75 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load" [hls_FIR/FIR.cpp:28]   --->   Operation 76 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIR/FIR.cpp:25]   --->   Operation 77 'load' 'an32ShiftReg_7_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIR/FIR.cpp:25]   --->   Operation 78 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load" [hls_FIR/FIR.cpp:28]   --->   Operation 79 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIR/FIR.cpp:25]   --->   Operation 80 'load' 'an32ShiftReg_6_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIR/FIR.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load" [hls_FIR/FIR.cpp:28]   --->   Operation 82 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIR/FIR.cpp:25]   --->   Operation 83 'load' 'an32ShiftReg_5_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIR/FIR.cpp:25]   --->   Operation 84 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load" [hls_FIR/FIR.cpp:28]   --->   Operation 85 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIR/FIR.cpp:25]   --->   Operation 86 'load' 'an32ShiftReg_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIR/FIR.cpp:25]   --->   Operation 87 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load" [hls_FIR/FIR.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIR/FIR.cpp:25]   --->   Operation 89 'load' 'an32ShiftReg_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIR/FIR.cpp:25]   --->   Operation 90 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load" [hls_FIR/FIR.cpp:28]   --->   Operation 91 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIR/FIR.cpp:25]   --->   Operation 92 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load" [hls_FIR/FIR.cpp:28]   --->   Operation 93 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load" [hls_FIR/FIR.cpp:28]   --->   Operation 94 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load" [hls_FIR/FIR.cpp:28]   --->   Operation 95 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp" [hls_FIR/FIR.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load" [hls_FIR/FIR.cpp:28]   --->   Operation 97 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load" [hls_FIR/FIR.cpp:28]   --->   Operation 98 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load" [hls_FIR/FIR.cpp:28]   --->   Operation 99 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load" [hls_FIR/FIR.cpp:28]   --->   Operation 100 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load" [hls_FIR/FIR.cpp:28]   --->   Operation 101 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load" [hls_FIR/FIR.cpp:28]   --->   Operation 102 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load" [hls_FIR/FIR.cpp:28]   --->   Operation 103 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load" [hls_FIR/FIR.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i32 %mul_ln28_9, i32 %mul_ln28_10" [hls_FIR/FIR.cpp:28]   --->   Operation 105 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 106 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i32 %add_ln28_6, i32 %mul_ln28_8" [hls_FIR/FIR.cpp:28]   --->   Operation 106 'add' 'add_ln28_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28_1, i32 %mul_ln28" [hls_FIR/FIR.cpp:28]   --->   Operation 107 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i32 %mul_ln28_3, i32 %mul_ln28_4" [hls_FIR/FIR.cpp:28]   --->   Operation 108 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_2 = add i32 %add_ln28_1, i32 %mul_ln28_2" [hls_FIR/FIR.cpp:28]   --->   Operation 109 'add' 'add_ln28_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %mul_ln28_6, i32 %mul_ln28_7" [hls_FIR/FIR.cpp:28]   --->   Operation 110 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i32 %add_ln28_4, i32 %mul_ln28_5" [hls_FIR/FIR.cpp:28]   --->   Operation 111 'add' 'add_ln28_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 112 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_8 = add i32 %add_ln28_7, i32 %add_ln28_5" [hls_FIR/FIR.cpp:28]   --->   Operation 112 'add' 'add_ln28_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i32 %add_ln28_2, i32 %add_ln28" [hls_FIR/FIR.cpp:28]   --->   Operation 113 'add' 'add_ln28_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 114 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i32 %add_ln28_8, i32 %add_ln28_3" [hls_FIR/FIR.cpp:28]   --->   Operation 114 'add' 'add_ln28_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls_FIR/FIR.cpp:12]   --->   Operation 115 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %add_ln28_9, i4 15" [hls_FIR/FIR.cpp:30]   --->   Operation 116 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln16 = br void %SHIFT_ACC_LOOP" [hls_FIR/FIR.cpp:16]   --->   Operation 117 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 7.30>
ST_16 : Operation 118 [5/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 118 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 9> <Delay = 7.30>
ST_17 : Operation 119 [4/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 119 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 10> <Delay = 7.30>
ST_18 : Operation 120 [3/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 120 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 11> <Delay = 7.30>
ST_19 : Operation 121 [2/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 121 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 12> <Delay = 7.30>
ST_20 : Operation 122 [1/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 122 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln18_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lshr_ln16_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPInput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n32XferCnt            (alloca       ) [ 011111111111111100000]
tmp                   (read         ) [ 000000000000000000000]
sext_ln18_1_read      (read         ) [ 000000000000000000000]
p_cast                (zext         ) [ 001111110000000000000]
sext_ln18_1_cast      (sext         ) [ 000000000000000000000]
gmem_addr             (getelementptr) [ 001111111111111100000]
store_ln0             (store        ) [ 000000000000000000000]
pn32HPOutput19        (read         ) [ 000000000000000000000]
an32Coef_load_10_read (read         ) [ 000000001111111100000]
an32Coef_load_9_read  (read         ) [ 000000001111111100000]
an32Coef_load_8_read  (read         ) [ 000000001111111100000]
an32Coef_load_7_read  (read         ) [ 000000001111111100000]
an32Coef_load_6_read  (read         ) [ 000000001111111100000]
an32Coef_load_5_read  (read         ) [ 000000001111111100000]
an32Coef_load_4_read  (read         ) [ 000000001111111100000]
an32Coef_load_3_read  (read         ) [ 000000001111111100000]
an32Coef_load_2_read  (read         ) [ 000000001111111100000]
an32Coef_load_1_read  (read         ) [ 000000001111111100000]
an32Coef_load_read    (read         ) [ 000000001111111100000]
pn32HPInput7          (read         ) [ 000000000000000000000]
lshr_ln16_cast_read   (read         ) [ 000000001111111100000]
sext_ln30_1_read      (read         ) [ 000000000000000000000]
sext_ln30_1_cast      (sext         ) [ 000000000000000000000]
specinterface_ln0     (specinterface) [ 000000000000000000000]
p_rd_req              (readreq      ) [ 000000000000000000000]
gmem_addr_1           (getelementptr) [ 000000001111111111111]
p_wr_req              (writereq     ) [ 000000000000000000000]
br_ln0                (br           ) [ 000000000000000000000]
n32XferCnt_1          (load         ) [ 000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000000000000000000]
specpipeline_ln0      (specpipeline ) [ 000000000000000000000]
icmp_ln16             (icmp         ) [ 000000001111111100000]
add_ln16              (add          ) [ 000000000000000000000]
br_ln16               (br           ) [ 000000000000000000000]
store_ln16            (store        ) [ 000000000000000000000]
n32Temp               (read         ) [ 000000001011000000000]
an32ShiftReg_2_load   (load         ) [ 000000001001100000000]
an32ShiftReg_1_load   (load         ) [ 000000001001000000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_0_load   (load         ) [ 000000001001000000000]
store_ln25            (store        ) [ 000000000000000000000]
store_ln22            (store        ) [ 000000000000000000000]
an32ShiftReg_9_load   (load         ) [ 000000001000100000000]
an32ShiftReg_8_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_7_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_6_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_5_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_4_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
an32ShiftReg_3_load   (load         ) [ 000000001000100000000]
store_ln25            (store        ) [ 000000000000000000000]
store_ln25            (store        ) [ 000000000000000000000]
mul_ln28_8            (mul          ) [ 000000001000100000000]
mul_ln28_9            (mul          ) [ 000000001000100000000]
mul_ln28_10           (mul          ) [ 000000001000100000000]
mul_ln28              (mul          ) [ 000000001000010000000]
mul_ln28_1            (mul          ) [ 000000001000010000000]
mul_ln28_2            (mul          ) [ 000000001000010000000]
mul_ln28_3            (mul          ) [ 000000001000010000000]
mul_ln28_4            (mul          ) [ 000000001000010000000]
mul_ln28_5            (mul          ) [ 000000001000010000000]
mul_ln28_6            (mul          ) [ 000000001000010000000]
mul_ln28_7            (mul          ) [ 000000001000010000000]
add_ln28_6            (add          ) [ 000000000000000000000]
add_ln28_7            (add          ) [ 000000001000010000000]
add_ln28              (add          ) [ 000000001000001000000]
add_ln28_1            (add          ) [ 000000000000000000000]
add_ln28_2            (add          ) [ 000000001000001000000]
add_ln28_4            (add          ) [ 000000000000000000000]
add_ln28_5            (add          ) [ 000000000000000000000]
add_ln28_8            (add          ) [ 000000001000001000000]
add_ln28_3            (add          ) [ 000000000000000000000]
add_ln28_9            (add          ) [ 000000001000000100000]
specloopname_ln12     (specloopname ) [ 000000000000000000000]
write_ln30            (write        ) [ 000000000000000000000]
br_ln16               (br           ) [ 000000000000000000000]
p_wr_resp             (writeresp    ) [ 000000000000000000000]
ret_ln0               (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln30_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln18_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lshr_ln16_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln16_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pn32HPInput">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPInput"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="an32Coef_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="an32Coef_load_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="an32Coef_load_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="an32Coef_load_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="an32Coef_load_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="an32Coef_load_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="an32Coef_load_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="an32Coef_load_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32Coef_load_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="an32Coef_load_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32Coef_load_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pn32HPOutput">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPOutput"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="n32XferCnt_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n32XferCnt/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln18_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln18_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pn32HPOutput19_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPOutput19/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="an32Coef_load_10_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_10_read/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="an32Coef_load_9_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_9_read/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="an32Coef_load_8_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_8_read/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="an32Coef_load_7_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_7_read/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="an32Coef_load_6_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_6_read/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="an32Coef_load_5_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_5_read/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="an32Coef_load_4_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_4_read/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="an32Coef_load_3_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_3_read/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="an32Coef_load_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_2_read/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="an32Coef_load_1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_1_read/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="an32Coef_load_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_read/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pn32HPInput7_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPInput7/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln16_cast_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln16_cast_read/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln30_1_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="62" slack="0"/>
<pin id="218" dir="0" index="1" bw="62" slack="0"/>
<pin id="219" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_1_read/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_writeresp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="6"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/7 p_wr_resp/16 "/>
</bind>
</comp>

<comp id="228" class="1004" name="n32Temp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="8"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n32Temp/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln30_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="8"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="1" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln18_1_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="gmem_addr_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="62" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln30_1_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1_cast/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem_addr_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="62" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="n32XferCnt_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="7"/>
<pin id="276" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n32XferCnt_1/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="0" index="1" bw="31" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln16_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln16_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="0" index="1" bw="31" slack="7"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="an32ShiftReg_2_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="an32ShiftReg_1_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln25_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="3"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="an32ShiftReg_0_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln25_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="3"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln22_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="an32ShiftReg_9_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="4"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="an32ShiftReg_8_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln25_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="4"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="an32ShiftReg_7_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln25_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="4"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="an32ShiftReg_6_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln25_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="4"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="an32ShiftReg_5_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln25_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="4"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="an32ShiftReg_4_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln25_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="4"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="an32ShiftReg_3_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln25_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="4"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln25_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="4"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln28_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln28_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln28_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln28_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln28_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln28_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln28_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/13 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln28_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln28_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln28_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/14 "/>
</bind>
</comp>

<comp id="489" class="1005" name="n32XferCnt_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="31" slack="0"/>
<pin id="491" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n32XferCnt "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_cast_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="gmem_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="an32Coef_load_10_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_10_read "/>
</bind>
</comp>

<comp id="513" class="1005" name="an32Coef_load_9_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_9_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="an32Coef_load_8_read_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="3"/>
<pin id="520" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_8_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="an32Coef_load_7_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="4"/>
<pin id="525" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_7_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="an32Coef_load_6_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="4"/>
<pin id="530" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_6_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="an32Coef_load_5_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="4"/>
<pin id="535" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_5_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="an32Coef_load_4_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="4"/>
<pin id="540" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_4_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="an32Coef_load_3_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="4"/>
<pin id="545" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_3_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="an32Coef_load_2_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="4"/>
<pin id="550" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_2_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="an32Coef_load_1_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="4"/>
<pin id="555" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_1_read "/>
</bind>
</comp>

<comp id="558" class="1005" name="an32Coef_load_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="4"/>
<pin id="560" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="lshr_ln16_cast_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="31" slack="1"/>
<pin id="565" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln16_cast_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="gmem_addr_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2"/>
<pin id="570" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="n32Temp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n32Temp "/>
</bind>
</comp>

<comp id="583" class="1005" name="an32ShiftReg_2_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_2_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="an32ShiftReg_1_load_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_1_load "/>
</bind>
</comp>

<comp id="594" class="1005" name="an32ShiftReg_0_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_0_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="an32ShiftReg_9_load_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_9_load "/>
</bind>
</comp>

<comp id="604" class="1005" name="an32ShiftReg_8_load_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_8_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="an32ShiftReg_7_load_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_7_load "/>
</bind>
</comp>

<comp id="614" class="1005" name="an32ShiftReg_6_load_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_6_load "/>
</bind>
</comp>

<comp id="619" class="1005" name="an32ShiftReg_5_load_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_5_load "/>
</bind>
</comp>

<comp id="624" class="1005" name="an32ShiftReg_4_load_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_4_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="an32ShiftReg_3_load_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_3_load "/>
</bind>
</comp>

<comp id="634" class="1005" name="mul_ln28_8_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="639" class="1005" name="mul_ln28_9_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln28_10_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="649" class="1005" name="mul_ln28_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="654" class="1005" name="mul_ln28_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="mul_ln28_2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="664" class="1005" name="mul_ln28_3_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="669" class="1005" name="mul_ln28_4_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="674" class="1005" name="mul_ln28_5_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="679" class="1005" name="mul_ln28_6_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="684" class="1005" name="mul_ln28_7_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln28_7_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_7 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln28_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln28_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln28_8_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_8 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln28_9_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="98" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="106" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="245"><net_src comp="114" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="250"><net_src comp="120" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="216" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="274" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="297" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="312" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="345" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="360" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="375" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="390" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="405" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="465"><net_src comp="457" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="110" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="499"><net_src comp="242" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="505"><net_src comp="251" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="511"><net_src comp="138" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="516"><net_src comp="144" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="521"><net_src comp="150" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="526"><net_src comp="156" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="531"><net_src comp="162" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="536"><net_src comp="168" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="541"><net_src comp="174" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="546"><net_src comp="180" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="551"><net_src comp="186" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="556"><net_src comp="192" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="561"><net_src comp="198" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="566"><net_src comp="210" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="571"><net_src comp="267" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="580"><net_src comp="228" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="586"><net_src comp="293" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="592"><net_src comp="297" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="597"><net_src comp="312" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="602"><net_src comp="336" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="607"><net_src comp="345" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="612"><net_src comp="360" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="617"><net_src comp="375" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="622"><net_src comp="390" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="627"><net_src comp="405" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="632"><net_src comp="420" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="637"><net_src comp="307" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="642"><net_src comp="322" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="647"><net_src comp="332" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="652"><net_src comp="340" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="657"><net_src comp="355" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="662"><net_src comp="370" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="667"><net_src comp="385" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="672"><net_src comp="400" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="677"><net_src comp="415" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="682"><net_src comp="430" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="687"><net_src comp="440" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="692"><net_src comp="448" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="697"><net_src comp="453" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="702"><net_src comp="461" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="707"><net_src comp="475" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="712"><net_src comp="484" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 15 16 17 18 19 20 }
	Port: an32ShiftReg_9 | {11 }
	Port: an32ShiftReg_8 | {11 }
	Port: an32ShiftReg_7 | {11 }
	Port: an32ShiftReg_6 | {11 }
	Port: an32ShiftReg_5 | {11 }
	Port: an32ShiftReg_4 | {11 }
	Port: an32ShiftReg_3 | {11 }
	Port: an32ShiftReg_2 | {10 }
	Port: an32ShiftReg_1 | {10 }
	Port: an32ShiftReg_0 | {10 }
 - Input state : 
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : gmem | {1 2 3 4 5 6 7 9 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : sext_ln30_1 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : sext_ln18_1 | {1 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : lshr_ln16_cast | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : pn32HPInput | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : empty | {1 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_1 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_2 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_3 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_4 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_5 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_6 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_7 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_8 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_9 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_10 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : pn32HPOutput | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_9 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_8 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_7 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_6 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_5 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_4 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_3 | {11 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_2 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_1 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_0 | {10 }
  - Chain level:
	State 1
		gmem_addr : 1
		p_rd_req : 2
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		gmem_addr_1 : 1
		p_wr_req : 2
	State 8
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		store_ln16 : 2
	State 9
	State 10
		store_ln25 : 1
		mul_ln28_8 : 1
		store_ln25 : 1
		mul_ln28_9 : 1
	State 11
		mul_ln28 : 1
		store_ln25 : 1
		mul_ln28_1 : 1
		store_ln25 : 1
		mul_ln28_2 : 1
		store_ln25 : 1
		mul_ln28_3 : 1
		store_ln25 : 1
		mul_ln28_4 : 1
		store_ln25 : 1
		mul_ln28_5 : 1
		store_ln25 : 1
		mul_ln28_6 : 1
	State 12
		add_ln28_7 : 1
	State 13
		add_ln28_2 : 1
		add_ln28_5 : 1
		add_ln28_8 : 2
	State 14
		add_ln28_9 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_307            |    3    |   165   |    50   |
|          |             grp_fu_322            |    3    |   165   |    50   |
|          |             grp_fu_332            |    3    |   165   |    50   |
|          |             grp_fu_340            |    3    |   165   |    50   |
|          |             grp_fu_355            |    3    |   165   |    50   |
|    mul   |             grp_fu_370            |    3    |   165   |    50   |
|          |             grp_fu_385            |    3    |   165   |    50   |
|          |             grp_fu_400            |    3    |   165   |    50   |
|          |             grp_fu_415            |    3    |   165   |    50   |
|          |             grp_fu_430            |    3    |   165   |    50   |
|          |             grp_fu_440            |    3    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln16_fu_282          |    0    |    0    |    38   |
|          |         add_ln28_6_fu_444         |    0    |    0    |    32   |
|          |         add_ln28_7_fu_448         |    0    |    0    |    32   |
|          |          add_ln28_fu_453          |    0    |    0    |    39   |
|          |         add_ln28_1_fu_457         |    0    |    0    |    32   |
|    add   |         add_ln28_2_fu_461         |    0    |    0    |    32   |
|          |         add_ln28_4_fu_466         |    0    |    0    |    39   |
|          |         add_ln28_5_fu_470         |    0    |    0    |    32   |
|          |         add_ln28_8_fu_475         |    0    |    0    |    32   |
|          |         add_ln28_3_fu_480         |    0    |    0    |    32   |
|          |         add_ln28_9_fu_484         |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln16_fu_277         |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|          |          tmp_read_fu_114          |    0    |    0    |    0    |
|          |    sext_ln18_1_read_read_fu_120   |    0    |    0    |    0    |
|          |     pn32HPOutput19_read_fu_132    |    0    |    0    |    0    |
|          | an32Coef_load_10_read_read_fu_138 |    0    |    0    |    0    |
|          |  an32Coef_load_9_read_read_fu_144 |    0    |    0    |    0    |
|          |  an32Coef_load_8_read_read_fu_150 |    0    |    0    |    0    |
|          |  an32Coef_load_7_read_read_fu_156 |    0    |    0    |    0    |
|          |  an32Coef_load_6_read_read_fu_162 |    0    |    0    |    0    |
|   read   |  an32Coef_load_5_read_read_fu_168 |    0    |    0    |    0    |
|          |  an32Coef_load_4_read_read_fu_174 |    0    |    0    |    0    |
|          |  an32Coef_load_3_read_read_fu_180 |    0    |    0    |    0    |
|          |  an32Coef_load_2_read_read_fu_186 |    0    |    0    |    0    |
|          |  an32Coef_load_1_read_read_fu_192 |    0    |    0    |    0    |
|          |   an32Coef_load_read_read_fu_198  |    0    |    0    |    0    |
|          |      pn32HPInput7_read_fu_204     |    0    |    0    |    0    |
|          |  lshr_ln16_cast_read_read_fu_210  |    0    |    0    |    0    |
|          |    sext_ln30_1_read_read_fu_216   |    0    |    0    |    0    |
|          |        n32Temp_read_fu_228        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_126        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_222       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln30_write_fu_233      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |           p_cast_fu_242           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |      sext_ln18_1_cast_fu_247      |    0    |    0    |    0    |
|          |      sext_ln30_1_cast_fu_263      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    33   |   1815  |   939   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln28_2_reg_699     |   32   |
|      add_ln28_7_reg_689     |   32   |
|      add_ln28_8_reg_704     |   32   |
|      add_ln28_9_reg_709     |   32   |
|       add_ln28_reg_694      |   32   |
|an32Coef_load_10_read_reg_508|   32   |
| an32Coef_load_1_read_reg_553|   32   |
| an32Coef_load_2_read_reg_548|   32   |
| an32Coef_load_3_read_reg_543|   32   |
| an32Coef_load_4_read_reg_538|   32   |
| an32Coef_load_5_read_reg_533|   32   |
| an32Coef_load_6_read_reg_528|   32   |
| an32Coef_load_7_read_reg_523|   32   |
| an32Coef_load_8_read_reg_518|   32   |
| an32Coef_load_9_read_reg_513|   32   |
|  an32Coef_load_read_reg_558 |   32   |
| an32ShiftReg_0_load_reg_594 |   32   |
| an32ShiftReg_1_load_reg_589 |   32   |
| an32ShiftReg_2_load_reg_583 |   32   |
| an32ShiftReg_3_load_reg_629 |   32   |
| an32ShiftReg_4_load_reg_624 |   32   |
| an32ShiftReg_5_load_reg_619 |   32   |
| an32ShiftReg_6_load_reg_614 |   32   |
| an32ShiftReg_7_load_reg_609 |   32   |
| an32ShiftReg_8_load_reg_604 |   32   |
| an32ShiftReg_9_load_reg_599 |   32   |
|     gmem_addr_1_reg_568     |   32   |
|      gmem_addr_reg_502      |   32   |
| lshr_ln16_cast_read_reg_563 |   31   |
|     mul_ln28_10_reg_644     |   32   |
|      mul_ln28_1_reg_654     |   32   |
|      mul_ln28_2_reg_659     |   32   |
|      mul_ln28_3_reg_664     |   32   |
|      mul_ln28_4_reg_669     |   32   |
|      mul_ln28_5_reg_674     |   32   |
|      mul_ln28_6_reg_679     |   32   |
|      mul_ln28_7_reg_684     |   32   |
|      mul_ln28_8_reg_634     |   32   |
|      mul_ln28_9_reg_639     |   32   |
|       mul_ln28_reg_649      |   32   |
|       n32Temp_reg_577       |   32   |
|      n32XferCnt_reg_489     |   31   |
|        p_cast_reg_496       |   32   |
+-----------------------------+--------+
|            Total            |  1374  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_126  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_126  |  p2  |   2  |  31  |   62   ||    9    |
| grp_writeresp_fu_222 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_222 |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_307      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_322      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_340      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_355      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_370      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_385      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_400      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_415      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_430      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   768  ||  20.644 ||   108   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  1815  |   939  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   108  |
|  Register |    -   |    -   |  1374  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   20   |  3189  |  1047  |
+-----------+--------+--------+--------+--------+
