Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/work/Projects/FPGA_prj/FPGA2USB/DDC_316_SPI_module/SPI_module/FPGA_SPI_module_isim_beh.exe" -prj "D:/work/Projects/FPGA_prj/FPGA2USB/DDC_316_SPI_module/SPI_module/FPGA_SPI_module_beh.prj" "work.FPGA_SPI_module" 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/work/Projects/FPGA_prj/FPGA2USB/DDC_316_SPI_module/SPI_module/main.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behave of entity fpga_spi_module
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/work/Projects/FPGA_prj/FPGA2USB/DDC_316_SPI_module/SPI_module/FPGA_SPI_module_isim_beh.exe
Fuse Memory Usage: 33884 KB
Fuse CPU Usage: 468 ms
