{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764020267556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764020267556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 16:37:47 2025 " "Processing started: Mon Nov 24 16:37:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764020267556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764020267556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_monociclo -c riscv_monociclo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_monociclo -c riscv_monociclo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764020267556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1764020268033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764020268033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_wrapper " "Found entity 1: top_wrapper" {  } { { "src/top_wrapper.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/top_wrapper.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_UNIT " "Found entity 1: REG_UNIT" {  } { { "src/reg_unit.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/reg_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/pc.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "src/instruction_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/instruction_memory.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "src/imm_gen.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/imm_gen.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "src/data_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/data_memory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "src/control_unit.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/control_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_UNIT " "Found entity 1: BRANCH_UNIT" {  } { { "src/branch_unit.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/branch_unit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/alu.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/alu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "src/riscv.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764020276176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764020276176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_wrapper " "Elaborating entity \"top_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1764020276254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:cpu " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:cpu\"" {  } { { "src/top_wrapper.sv" "cpu" { Text "/home/void/Documentos/Github/RISCV32I/src/top_wrapper.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RISCV:cpu\|PC:PCU " "Elaborating entity \"PC\" for hierarchy \"RISCV:cpu\|PC:PCU\"" {  } { { "src/riscv.sv" "PCU" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY RISCV:cpu\|INSTRUCTION_MEMORY:IMEM " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"RISCV:cpu\|INSTRUCTION_MEMORY:IMEM\"" {  } { { "src/riscv.sv" "IMEM" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276289 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 255 instruction_memory.sv(29) " "Verilog HDL warning at instruction_memory.sv(29): number of words (31) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "src/instruction_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/instruction_memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1764020276293 "|top_wrapper|RISCV:cpu|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(24) " "Net \"memory.data_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instruction_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1764020276300 "|top_wrapper|RISCV:cpu|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(24) " "Net \"memory.waddr_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instruction_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1764020276300 "|top_wrapper|RISCV:cpu|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(24) " "Net \"memory.we_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instruction_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1764020276300 "|top_wrapper|RISCV:cpu|INSTRUCTION_MEMORY:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT RISCV:cpu\|CONTROL_UNIT:CU " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"RISCV:cpu\|CONTROL_UNIT:CU\"" {  } { { "src/riscv.sv" "CU" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMM_GEN RISCV:cpu\|IMM_GEN:IMM " "Elaborating entity \"IMM_GEN\" for hierarchy \"RISCV:cpu\|IMM_GEN:IMM\"" {  } { { "src/riscv.sv" "IMM" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_UNIT RISCV:cpu\|REG_UNIT:RU " "Elaborating entity \"REG_UNIT\" for hierarchy \"RISCV:cpu\|REG_UNIT:RU\"" {  } { { "src/riscv.sv" "RU" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV:cpu\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISCV:cpu\|ALU:ALU\"" {  } { { "src/riscv.sv" "ALU" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY RISCV:cpu\|DATA_MEMORY:DMEM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"RISCV:cpu\|DATA_MEMORY:DMEM\"" {  } { { "src/riscv.sv" "DMEM" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 data_memory.sv(22) " "Verilog HDL assignment warning at data_memory.sv(22): truncated value with size 30 to match size of target (8)" {  } { { "src/data_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/data_memory.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764020276552 "|top_wrapper|RISCV:cpu|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_memory.sv(29) " "Verilog HDL assignment warning at data_memory.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "src/data_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/data_memory.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764020276552 "|top_wrapper|RISCV:cpu|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_memory.sv(33) " "Verilog HDL assignment warning at data_memory.sv(33): truncated value with size 32 to match size of target (5)" {  } { { "src/data_memory.sv" "" { Text "/home/void/Documentos/Github/RISCV32I/src/data_memory.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764020276552 "|top_wrapper|RISCV:cpu|DATA_MEMORY:DMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_UNIT RISCV:cpu\|BRANCH_UNIT:BU " "Elaborating entity \"BRANCH_UNIT\" for hierarchy \"RISCV:cpu\|BRANCH_UNIT:BU\"" {  } { { "src/riscv.sv" "BU" { Text "/home/void/Documentos/Github/RISCV32I/src/riscv.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764020276558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764020279875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 16:37:59 2025 " "Processing ended: Mon Nov 24 16:37:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764020279875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764020279875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764020279875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764020279875 ""}
