// Seed: 1607283604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5
);
  tri id_7 = id_1 * -1;
  tri id_8, id_9;
  parameter id_10 = id_8 == -1;
  wire id_11, id_12, id_13;
  assign id_7 = id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11
  );
  tri1 id_15;
  wire id_16;
  wire id_17;
  assign id_12 = id_15 ? id_7 : id_4 - -1;
  id_18(
      id_7
  );
endmodule
