0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/UART_controller_tb.v,1730306204,verilog,,,,tb_UART_controller,,,,,,,,
C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/projecttest/projecttest.sim/sim_1/synth/timing/xsim/tb_UART_controller_time_synth.v,1730478804,verilog,,C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/UART_controller_tb.v,,UART_controller;baud_controller_r;baud_controller_t;glbl;uart_receiver;uart_transmitter,,,,,,,,
