<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="vera_module" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="impl" description="impl" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="source/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="source/reset_sync.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/addr_data.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/main_ram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/dpram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/generated/palette_ram/palette_ram.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/generated/sprite_ram/sprite_ram.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/graphics/composer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/graphics/layer_line_buffer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/graphics/layer_renderer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/graphics/sprite_line_buffer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/graphics/sprite_renderer.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_composite.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_modulator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_modulator_coslut.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_modulator_mult_u8xu8_pair.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_modulator_sinlut.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video/video_vga.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/spi/spictrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/audio/audio.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/audio/dacif.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/vram_if.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/audio/psg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/audio/audio_fifo.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/audio/pcm.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/mult_accum.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/vera_module.ldc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options sdc_synthesis_type="LSE"/>
        </Source>
        <Source name="source/vera_module.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/vera_module.sdc" type="Synplify Design Constraints File" type_short="FDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="vera_module1.sty"/>
</RadiantProject>
