;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -308, @20
	SUB #12, @20
	CMP @100, @23
	SUB -1, <-20
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	CMP -1, <-20
	SLT 121, 200
	SUB #12, @20
	SUB @121, 103
	SUB @12, @10
	CMP #12, @20
	CMP -207, <-120
	SUB @12, @10
	SLT 30, 9
	ADD 100, @200
	SUB <-1, <-20
	CMP #12, @20
	ADD 100, @200
	SUB -207, <-120
	DAT <30, #2
	SUB @-127, 100
	SUB @100, @23
	SLT 280, 30
	DAT #-127, #100
	SUB @121, 170
	CMP -1, <-20
	DAT <-1, #-20
	DAT #121, #103
	ADD @121, 106
	CMP -207, <-120
	DAT <30, #2
	DAT <-1, #-20
	SUB -7, <-120
	DAT #121, #103
	DAT #100, #-101
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
	JMN <-927, 700
	SUB #72, @201
	SUB @10, -20
	MOV -4, <-620
