<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR: mlir::nvgpu Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MLIR
   &#160;<span id="projectnumber">15.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacemlir.html">mlir</a></li><li class="navelem"><a class="el" href="namespacemlir_1_1nvgpu.html">nvgpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mlir::nvgpu Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmlir_1_1nvgpu_1_1DeviceAsyncTokenType.html">DeviceAsyncTokenType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device-side token storage type. There is only one type of device-side token.  <a href="classmlir_1_1nvgpu_1_1DeviceAsyncTokenType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">FragmentElementInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies information about the registers which compose a matrix fragment according to the PTX documentation.  <a href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1nvgpu_1_1PrepareContractToGPUMMASync.html">PrepareContractToGPUMMASync</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Collects information about a warp-level matrix operand represented by a <a class="el" href="namespacemlir_1_1VectorType.html">VectorType</a>.  <a href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ae4c82fd5e3500e2d345d723829e09efe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">MatMulOperandRole</a> : int32_t { <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29">MatMulOperandRole::A</a> = 0, 
<a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571">MatMulOperandRole::B</a>, 
<a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257">MatMulOperandRole::C</a>
 }</td></tr>
<tr class="separator:ae4c82fd5e3500e2d345d723829e09efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a833cda849d4c16ca9e572b561a3d7c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a833cda849d4c16ca9e572b561a3d7c8c">getWarpMatrixInfo</a> (<a class="el" href="classmlir_1_1Operation.html">Operation</a> *op)</td></tr>
<tr class="memdesc:a833cda849d4c16ca9e572b561a3d7c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an op that operates on a <a class="el" href="namespacemlir_1_1VectorType.html">VectorType</a> representing a warp-level matrix operand, the function returns a struct containing relevant type information.  <a href="#a833cda849d4c16ca9e572b561a3d7c8c">More...</a><br /></td></tr>
<tr class="separator:a833cda849d4c16ca9e572b561a3d7c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7d221188b7c25a9615d098a69a8961"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a5c7d221188b7c25a9615d098a69a8961">inferTileWidthInBits</a> (const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type)</td></tr>
<tr class="memdesc:a5c7d221188b7c25a9615d098a69a8961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of bits in a single tile row.  <a href="#a5c7d221188b7c25a9615d098a69a8961">More...</a><br /></td></tr>
<tr class="separator:a5c7d221188b7c25a9615d098a69a8961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4ec5365767add53c11a004b407c2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">FragmentElementInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#afc4ec5365767add53c11a004b407c2c8">getMmaSyncRegisterType</a> (const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type)</td></tr>
<tr class="memdesc:afc4ec5365767add53c11a004b407c2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a <a class="el" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html" title="Specifies information about the registers which compose a matrix fragment according to the PTX docume...">FragmentElementInfo</a> struct describing the register types for the given matrix fragment type.  <a href="#afc4ec5365767add53c11a004b407c2c8">More...</a><br /></td></tr>
<tr class="separator:afc4ec5365767add53c11a004b407c2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9207509879385a32e75b30f142539a55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a9207509879385a32e75b30f142539a55">getRegisterIndexToTileOffsetMap</a> (int64_t lineSize, <a class="el" href="classmlir_1_1Type.html">Type</a> elementType, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt; operandShape, bool isAccumulator, int64_t elementsPerRegister, <a class="el" href="classmlir_1_1AffineExpr.html">AffineExpr</a> logicalValueId)</td></tr>
<tr class="separator:a9207509879385a32e75b30f142539a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff41977f6fa45aa286d58c0c539f7eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a0ff41977f6fa45aa286d58c0c539f7eb">getLaneIdAndValueIdToOperandCoord</a> (<a class="el" href="classmlir_1_1Location.html">Location</a> loc, <a class="el" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;builder, const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;fragmentType)</td></tr>
<tr class="memdesc:a0ff41977f6fa45aa286d58c0c539f7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an <a class="el" href="classmlir_1_1AffineMap.html" title="A multi-dimensional affine map Affine map&#39;s are immutable like Type&#39;s, and they are uniqued...">AffineMap</a> which maps a two dimensions representing (laneId, logicalValueId) and returns two results representing offsets within a matrix operand.  <a href="#a0ff41977f6fa45aa286d58c0c539f7eb">More...</a><br /></td></tr>
<tr class="separator:a0ff41977f6fa45aa286d58c0c539f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa22b0da163d900961409ccda2625c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">nvgpu::LdMatrixParams</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a6fa22b0da163d900961409ccda2625c4">getLdMatrixParams</a> (const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;type, bool transpose)</td></tr>
<tr class="separator:a6fa22b0da163d900961409ccda2625c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9143e901e581d0a1cc65cb0b710707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1nvgpu.html#a1f9143e901e581d0a1cc65cb0b710707">getLaneIdToLdMatrixMatrixCoord</a> (<a class="el" href="classmlir_1_1Location.html">Location</a> loc, <a class="el" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;builder, const <a class="el" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a> &amp;params)</td></tr>
<tr class="memdesc:a1f9143e901e581d0a1cc65cb0b710707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an <a class="el" href="classmlir_1_1AffineMap.html" title="A multi-dimensional affine map Affine map&#39;s are immutable like Type&#39;s, and they are uniqued...">AffineMap</a> which maps a single dimension representing the laneId to two results representing offsets within the matrix operand that should be the pointer locations a thread should pass to the ldmatrix instruction.  <a href="#a1f9143e901e581d0a1cc65cb0b710707">More...</a><br /></td></tr>
<tr class="separator:a1f9143e901e581d0a1cc65cb0b710707"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae4c82fd5e3500e2d345d723829e09efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c82fd5e3500e2d345d723829e09efe">&#9670;&nbsp;</a></span>MatMulOperandRole</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efe">mlir::nvgpu::MatMulOperandRole</a> : int32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29"></a>A&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571"></a>B&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257"></a>C&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8h_source.html#l00027">27</a> of file <a class="el" href="NvGpuSupport_8h_source.html">NvGpuSupport.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0ff41977f6fa45aa286d58c0c539f7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff41977f6fa45aa286d58c0c539f7eb">&#9670;&nbsp;</a></span>getLaneIdAndValueIdToOperandCoord()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a> &gt; mlir::nvgpu::getLaneIdAndValueIdToOperandCoord </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Location.html">Location</a>&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>fragmentType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns an <a class="el" href="classmlir_1_1AffineMap.html" title="A multi-dimensional affine map Affine map&#39;s are immutable like Type&#39;s, and they are uniqued...">AffineMap</a> which maps a two dimensions representing (laneId, logicalValueId) and returns two results representing offsets within a matrix operand. </p>
<p>The offsets point to the values the thread is responsible for (AKA the matrix fragment values) during a warp-collective matrix operation. For a visual reference of this LaneId -&gt; (row, col) mapping, please see NVIDIA's PTX documentation: <a href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-for-mma">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-for-mma</a> </p>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00165">165</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="IR_2AffineExpr_8h_source.html#l00328">mlir::bindDims()</a>, <a class="el" href="LogicalResult_8h_source.html#l00072">mlir::failed()</a>, <a class="el" href="LogicalResult_8h_source.html#l00062">mlir::failure()</a>, <a class="el" href="IR_2AffineExpr_8cpp_source.html#l00766">mlir::AffineExpr::floorDiv()</a>, <a class="el" href="MLIRContext_8cpp_source.html#l00980">mlir::AffineMap::get()</a>, <a class="el" href="Builders_8h_source.html#l00054">mlir::Builder::getContext()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00091">mlir::Type::getIntOrFloatBitWidth()</a>, <a class="el" href="NvGpuSupport_8cpp_source.html#l00100">getMmaSyncRegisterType()</a>, <a class="el" href="NvGpuSupport_8cpp_source.html#l00146">getRegisterIndexToTileOffsetMap()</a>, <a class="el" href="IR_2AffineMap_8cpp_source.html#l00311">mlir::AffineMap::getResult()</a>, <a class="el" href="NvGpuSupport_8cpp_source.html#l00087">inferTileWidthInBits()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00033">mlir::nvgpu::WarpMatrixInfo::operandRole</a>, and <a class="el" href="NvGpuSupport_8h_source.html#l00032">mlir::nvgpu::WarpMatrixInfo::vectorType</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00638">convertTransferWriteToStores()</a>, and <a class="el" href="VectorToGPU_8cpp_source.html#l00512">createNonLdMatrixLoads()</a>.</p>

</div>
</div>
<a id="a1f9143e901e581d0a1cc65cb0b710707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9143e901e581d0a1cc65cb0b710707">&#9670;&nbsp;</a></span>getLaneIdToLdMatrixMatrixCoord()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a> &gt; mlir::nvgpu::getLaneIdToLdMatrixMatrixCoord </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Location.html">Location</a>&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmlir_1_1OpBuilder.html">OpBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a> &amp;&#160;</td>
          <td class="paramname"><em>params</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns an <a class="el" href="classmlir_1_1AffineMap.html" title="A multi-dimensional affine map Affine map&#39;s are immutable like Type&#39;s, and they are uniqued...">AffineMap</a> which maps a single dimension representing the laneId to two results representing offsets within the matrix operand that should be the pointer locations a thread should pass to the ldmatrix instruction. </p>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00230">230</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="NvGpuSupport_8h_source.html#l00074">mlir::nvgpu::LdMatrixParams::contiguousDimType</a>, <a class="el" href="LogicalResult_8h_source.html#l00062">mlir::failure()</a>, <a class="el" href="IR_2AffineExpr_8cpp_source.html#l00766">mlir::AffineExpr::floorDiv()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00071">mlir::nvgpu::LdMatrixParams::fragmentType</a>, <a class="el" href="MLIRContext_8cpp_source.html#l00980">mlir::AffineMap::get()</a>, <a class="el" href="IR_2AffineExpr_8cpp_source.html#l00489">mlir::getAffineDimExpr()</a>, <a class="el" href="Builders_8h_source.html#l00054">mlir::Builder::getContext()</a>, <a class="el" href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55a98402eecfbcefc336954458a01752131">mlir::Parallel</a>, and <a class="el" href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55a9e834f13e35e4edf64863ab414a6217a">mlir::Reduction</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00468">creatLdMatrixCompatibleLoads()</a>.</p>

</div>
</div>
<a id="a6fa22b0da163d900961409ccda2625c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa22b0da163d900961409ccda2625c4">&#9670;&nbsp;</a></span>getLdMatrixParams()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1LdMatrixParams.html">LdMatrixParams</a> &gt; mlir::nvgpu::getLdMatrixParams </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>transpose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00200">200</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29">A</a>, <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257">C</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00074">mlir::nvgpu::LdMatrixParams::contiguousDimType</a>, <a class="el" href="LogicalResult_8h_source.html#l00062">mlir::failure()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00071">mlir::nvgpu::LdMatrixParams::fragmentType</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00091">mlir::Type::getIntOrFloatBitWidth()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00073">mlir::nvgpu::LdMatrixParams::numTiles</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00033">mlir::nvgpu::WarpMatrixInfo::operandRole</a>, <a class="el" href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55a98402eecfbcefc336954458a01752131">mlir::Parallel</a>, <a class="el" href="namespacemlir.html#a77f701680752dfb55505285ab8ce8b55a9e834f13e35e4edf64863ab414a6217a">mlir::Reduction</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00075">mlir::nvgpu::LdMatrixParams::targetLayout</a>, and <a class="el" href="NvGpuSupport_8h_source.html#l00032">mlir::nvgpu::WarpMatrixInfo::vectorType</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00468">creatLdMatrixCompatibleLoads()</a>.</p>

</div>
</div>
<a id="afc4ec5365767add53c11a004b407c2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4ec5365767add53c11a004b407c2c8">&#9670;&nbsp;</a></span>getMmaSyncRegisterType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html">FragmentElementInfo</a> &gt; mlir::nvgpu::getMmaSyncRegisterType </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a <a class="el" href="structmlir_1_1nvgpu_1_1FragmentElementInfo.html" title="Specifies information about the registers which compose a matrix fragment according to the PTX docume...">FragmentElementInfo</a> struct describing the register types for the given matrix fragment type. </p>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00100">100</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="LogicalResult_8h_source.html#l00062">mlir::failure()</a>, <a class="el" href="LLVMTypes_8cpp_source.html#l00856">mlir::LLVM::getFixedVectorType()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00022">mlir::Type::isF16()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00023">mlir::Type::isF32()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00024">mlir::Type::isF64()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00031">mlir::Type::isInteger()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00033">mlir::nvgpu::WarpMatrixInfo::operandRole</a>, and <a class="el" href="NvGpuSupport_8h_source.html#l00032">mlir::nvgpu::WarpMatrixInfo::vectorType</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00443">convertConstantOpMmaSync()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00638">convertTransferWriteToStores()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00512">createNonLdMatrixLoads()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00468">creatLdMatrixCompatibleLoads()</a>, and <a class="el" href="NvGpuSupport_8cpp_source.html#l00165">getLaneIdAndValueIdToOperandCoord()</a>.</p>

</div>
</div>
<a id="a9207509879385a32e75b30f142539a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9207509879385a32e75b30f142539a55">&#9670;&nbsp;</a></span>getRegisterIndexToTileOffsetMap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classmlir_1_1AffineMap.html">AffineMap</a> mlir::nvgpu::getRegisterIndexToTileOffsetMap </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>lineSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Type.html">Type</a>&#160;</td>
          <td class="paramname"><em>elementType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt;&#160;</td>
          <td class="paramname"><em>operandShape</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isAccumulator</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>elementsPerRegister</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmlir_1_1AffineExpr.html">AffineExpr</a>&#160;</td>
          <td class="paramname"><em>logicalValueId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00146">146</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="IR_2AffineExpr_8cpp_source.html#l00766">mlir::AffineExpr::floorDiv()</a>, <a class="el" href="MLIRContext_8cpp_source.html#l00980">mlir::AffineMap::get()</a>, <a class="el" href="IR_2Types_8cpp_source.html#l00019">mlir::Type::getContext()</a>, and <a class="el" href="IR_2Types_8cpp_source.html#l00091">mlir::Type::getIntOrFloatBitWidth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="NvGpuSupport_8cpp_source.html#l00165">getLaneIdAndValueIdToOperandCoord()</a>.</p>

</div>
</div>
<a id="a833cda849d4c16ca9e572b561a3d7c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833cda849d4c16ca9e572b561a3d7c8c">&#9670;&nbsp;</a></span>getWarpMatrixInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &gt; mlir::nvgpu::getWarpMatrixInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Operation.html">Operation</a> *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given an op that operates on a <a class="el" href="namespacemlir_1_1VectorType.html">VectorType</a> representing a warp-level matrix operand, the function returns a struct containing relevant type information. </p>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00054">54</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea7fc56270e7a70fa81a5935b72eacbe29">A</a>, <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea9d5ed678fe57bcca610140957afab571">B</a>, <a class="el" href="namespacemlir_1_1nvgpu.html#ae4c82fd5e3500e2d345d723829e09efea0d61f8370cad1d412f80b84d143e1257">C</a>, <a class="el" href="IR_2Types_8h_source.html#l00250">mlir::Type::cast()</a>, <a class="el" href="RootOrdering_8cpp_source.html#l00048">contract()</a>, <a class="el" href="IR_2Operation_8cpp_source.html#l00231">mlir::Operation::emitError()</a>, <a class="el" href="IR_2Operation_8h_source.html#l00331">mlir::Operation::getResult()</a>, <a class="el" href="Value_8h_source.html#l00118">mlir::Value::getType()</a>, <a class="el" href="IR_2Operation_8h_source.html#l00648">mlir::Operation::getUsers()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00033">mlir::nvgpu::WarpMatrixInfo::operandRole</a>, and <a class="el" href="NvGpuSupport_8h_source.html#l00032">mlir::nvgpu::WarpMatrixInfo::vectorType</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00443">convertConstantOpMmaSync()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00607">convertTransferReadToLoads()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00638">convertTransferWriteToStores()</a>, <a class="el" href="VectorToGPU_8cpp_source.html#l00512">createNonLdMatrixLoads()</a>, and <a class="el" href="VectorToGPU_8cpp_source.html#l00468">creatLdMatrixCompatibleLoads()</a>.</p>

</div>
</div>
<a id="a5c7d221188b7c25a9615d098a69a8961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7d221188b7c25a9615d098a69a8961">&#9670;&nbsp;</a></span>inferTileWidthInBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t mlir::nvgpu::inferTileWidthInBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1nvgpu_1_1WarpMatrixInfo.html">WarpMatrixInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of bits in a single tile row. </p>
<p>It is either 128, 256, or 512 bits depending on the data type and` whether the operand is an accumulator/result operand </p>

<p class="definition">Definition at line <a class="el" href="NvGpuSupport_8cpp_source.html#l00087">87</a> of file <a class="el" href="NvGpuSupport_8cpp_source.html">NvGpuSupport.cpp</a>.</p>

<p class="reference">References <a class="el" href="IR_2Types_8cpp_source.html#l00091">mlir::Type::getIntOrFloatBitWidth()</a>, <a class="el" href="NvGpuSupport_8h_source.html#l00033">mlir::nvgpu::WarpMatrixInfo::operandRole</a>, and <a class="el" href="NvGpuSupport_8h_source.html#l00032">mlir::nvgpu::WarpMatrixInfo::vectorType</a>.</p>

<p class="reference">Referenced by <a class="el" href="VectorToGPU_8cpp_source.html#l00607">convertTransferReadToLoads()</a>, and <a class="el" href="NvGpuSupport_8cpp_source.html#l00165">getLaneIdAndValueIdToOperandCoord()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 3 2022 16:34:00 for MLIR by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
