  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  500/  1280.)(  512/  1298.)(  522/  1314.)(  542/  1346.)
     4/   4. : (    2/     2.)(  532/  1330.)(  550/  1360.)(    B/    11.)
     8/   8. : (    0/     0.)( FFFF/    -1.)(    2/     2.)( FFFD/    -3.)
     C/  12. : (    4/     4.)(    0/     0.)(    0/     0.)(    0/     0.)
 state is decimal format; registers are hex 
   starting instruction 1
    0 FFFF    0   9   0    0    0    0    0    0    0   0    0    0 0000 [pc] -> mar     
    1 FFFF    0   9   0    0    0    0    0    0    0   0    0    0 0000 [[mar]] -> mdr  
    2 FFFF    0   9   0    0    0    0    0    0    0   0  500    0 0000 [mdr] -> ir     
    3 FFFF    0   9   0    0    0    0    0    0    0   0  500  500 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4 FFFF    0   9   0    0    1    0    0    0    0   0  500  500 0000 [q] -> pc       
    5 FFFF    0   9   1    0    1    0    0    0    0   0  500  500 0000 --              
    6 FFFF    0   9   1    0    1    0    0    0    0   0  500  500 0000 --              
  230 FFFF    0   9   1    0    1    0    0    0    0   0  500  500 0000 --              
  240 FFFF    0   9   1    0    1    0    0    0    0   0  500  500 0000 [d] -> t3       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  295 FFFF    0   9   1    0    1    0 FFFF    0    0   0  500  500 0000 --              
  350 FFFF    0   9   1    0    1    0 FFFF    0    0   0  500  500 0000 comp[t3] -> q   
  325 FFFF    0   9   1    0    0    0 FFFF    0    0   0  500  500 0000 [q] -> dst      
   starting instruction 2
    0    0    0   9   1    0    0    0 FFFF    0    0   0  500  500 0010 [pc] -> mar     
    1    0    0   9   1    0    0    0 FFFF    0    0   1  500  500 0010 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    0    0   9   1    0    0    0 FFFF    0    0   1  512  500 0010 [mdr] -> ir     
    3    0    0   9   1    0    0    0 FFFF    0    0   1  512  512 0010 [pc]+1 -> q     
    4    0    0   9   1    0    2    0 FFFF    0    0   1  512  512 0010 [q] -> pc       
    5    0    0   9   2    0    2    0 FFFF    0    0   1  512  512 0010 --              
    6    0    0   9   2    0    2    0 FFFF    0    0   1  512  512 0010 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  230    0    0   9   2    0    2    0 FFFF    0    0   1  512  512 0010 --              
  250    0    0   9   2    0    2    0 FFFF    0    0   1  512  512 0010 [d] -> mar      
  251    0    0   9   2    0    2    0 FFFF    0    0   9  512  512 0010 [[mar]] -> mdr  
  252    0    0   9   2    0    2    0 FFFF    0    0   9 FFFF  512 0010 [mdr] -> t3     
  253    0    0   9   2    0    2    0 FFFF    0    0   9 FFFF  512 0010 [d] -> t5       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  295    0    0   9   2    0    2    0 FFFF    0    9   9 FFFF  512 0010 --              
  350    0    0   9   2    0    2    0 FFFF    0    9   9 FFFF  512 0010 comp[t3] -> q   
  321    0    0   9   2    0    0    0 FFFF    0    9   9 FFFF  512 0010 [q] -> mdr      
  301    0    0   9   2    0    0    0 FFFF    0    9   9    0  512 0010 [t5] -> mar     
  302    0    0   9   2    0    0    0 FFFF    0    9   9    0  512 0010 [mdr] -> [[mar]]

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 3
    0    0    0   9   2    0    0    0 FFFF    0    9   9    0  512 0010 [pc] -> mar     
    1    0    0   9   2    0    0    0 FFFF    0    9   2    0  512 0010 [[mar]] -> mdr  
    2    0    0   9   2    0    0    0 FFFF    0    9   2  522  512 0010 [mdr] -> ir     
    3    0    0   9   2    0    0    0 FFFF    0    9   2  522  522 0010 [pc]+1 -> q     
    4    0    0   9   2    0    3    0 FFFF    0    9   2  522  522 0010 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    5    0    0   9   3    0    3    0 FFFF    0    9   2  522  522 0010 --              
    6    0    0   9   3    0    3    0 FFFF    0    9   2  522  522 0010 --              
  230    0    0   9   3    0    3    0 FFFF    0    9   2  522  522 0010 --              
  250    0    0   9   3    0    3    0 FFFF    0    9   2  522  522 0010 [d] -> mar      
  251    0    0   9   3    0    3    0 FFFF    0    9   9  522  522 0010 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  252    0    0   9   3    0    3    0 FFFF    0    9   9    0  522 0010 [mdr] -> t3     
  253    0    0   9   3    0    3    0    0    0    9   9    0  522 0010 [d] -> t5       
  254    0    0   9   3    0    3    0    0    0    9   9    0  522 0010 [d]+1 -> q      
  255    0    0   9   3    0    A    0    0    0    9   9    0  522 0010 [q] -> d        
  295    0    0   A   3    0    A    0    0    0    9   9    0  522 0010 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  350    0    0   A   3    0    A    0    0    0    9   9    0  522 0010 comp[t3] -> q   
  321    0    0   A   3    0 FFFF    0    0    0    9   9    0  522 0010 [q] -> mdr      
  301    0    0   A   3    0 FFFF    0    0    0    9   9 FFFF  522 0001 [t5] -> mar     
  302    0    0   A   3    0 FFFF    0    0    0    9   9 FFFF  522 0001 [mdr] -> [[mar]]
   starting instruction 4
    0    0    0   A   3    0 FFFF    0    0    0    9   9 FFFF  522 0001 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    0    0   A   3    0 FFFF    0    0    0    9   3 FFFF  522 0001 [[mar]] -> mdr  
    2    0    0   A   3    0 FFFF    0    0    0    9   3  542  522 0001 [mdr] -> ir     
    3    0    0   A   3    0 FFFF    0    0    0    9   3  542  542 0001 [pc]+1 -> q     
    4    0    0   A   3    0    4    0    0    0    9   3  542  542 0001 [q] -> pc       
    5    0    0   A   4    0    4    0    0    0    9   3  542  542 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    6    0    0   A   4    0    4    0    0    0    9   3  542  542 0001 --              
  230    0    0   A   4    0    4    0    0    0    9   3  542  542 0001 --              
  270    0    0   A   4    0    4    0    0    0    9   3  542  542 0001 [pc] -> mar     
  271    0    0   A   4    0    4    0    0    0    9   4  542  542 0001 [[mar]] -> mdr  
  272    0    0   A   4    0    4    0    0    0    9   4    2  542 0001 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  273    0    0   A   4    0    5    0    0    0    9   4    2  542 0001 [q] -> pc       
  280    0    0   A   5    0    5    0    0    0    9   4    2  542 0001 [d] -> t1       
  281    0    0   A   5    A    5    0    0    0    9   4    2  542 0001 [t1]+[mdr] -> q 
  282    0    0   A   5    A    C    0    0    0    9   4    2  542 0001 [q] -> mar      
  283    0    0   A   5    A    C    0    0    0    9   C    2  542 0001 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  284    0    0   A   5    A    C    0    0    0    9   C    4  542 0001 [mdr] -> t3     
  285    0    0   A   5    A    C    0    4    0    9   C    4  542 0001 [q] -> t5       
  295    0    0   A   5    A    C    0    4    0    C   C    4  542 0001 --              
  350    0    0   A   5    A    C    0    4    0    C   C    4  542 0001 comp[t3] -> q   
  321    0    0   A   5    A FFFB    0    4    0    C   C    4  542 0001 [q] -> mdr      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  301    0    0   A   5    A FFFB    0    4    0    C   C FFFB  542 0001 [t5] -> mar     
  302    0    0   A   5    A FFFB    0    4    0    C   C FFFB  542 0001 [mdr] -> [[mar]]
   starting instruction 5
    0    0    0   A   5    A FFFB    0    4    0    C   C FFFB  542 0001 [pc] -> mar     
    1    0    0   A   5    A FFFB    0    4    0    C   5 FFFB  542 0001 [[mar]] -> mdr  
    2    0    0   A   5    A FFFB    0    4    0    C   5  532  542 0001 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    0    0   A   5    A FFFB    0    4    0    C   5  532  532 0001 [pc]+1 -> q     
    4    0    0   A   5    A    6    0    4    0    C   5  532  532 0001 [q] -> pc       
    5    0    0   A   6    A    6    0    4    0    C   5  532  532 0001 --              
    6    0    0   A   6    A    6    0    4    0    C   5  532  532 0001 --              
  230    0    0   A   6    A    6    0    4    0    C   5  532  532 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  260    0    0   A   6    A    6    0    4    0    C   5  532  532 0001 [d] -> t1       
  261    0    0   A   6    A    6    0    4    0    C   5  532  532 0001 [d]-1 -> q      
  262    0    0   A   6    A    9    0    4    0    C   5  532  532 0001 [q] -> mar      
  263    0    0   A   6    A    9    0    4    0    C   9  532  532 0001 [[mar]] -> mdr  
  264    0    0   A   6    A    9    0    4    0    C   9 FFFF  532 0001 [mdr] -> t3     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  265    0    0   A   6    A    9    0 FFFF    0    C   9 FFFF  532 0001 [q] -> t5       
  266    0    0   A   6    A    9    0 FFFF    0    9   9 FFFF  532 0001 [q] -> d        
  295    0    0   9   6    A    9    0 FFFF    0    9   9 FFFF  532 0001 --              
  350    0    0   9   6    A    9    0 FFFF    0    9   9 FFFF  532 0001 comp[t3] -> q   
  321    0    0   9   6    A    0    0 FFFF    0    9   9 FFFF  532 0001 [q] -> mdr      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  301    0    0   9   6    A    0    0 FFFF    0    9   9    0  532 0010 [t5] -> mar     
  302    0    0   9   6    A    0    0 FFFF    0    9   9    0  532 0010 [mdr] -> [[mar]]
   starting instruction 6
    0    0    0   9   6    A    0    0 FFFF    0    9   9    0  532 0010 [pc] -> mar     
    1    0    0   9   6    A    0    0 FFFF    0    9   6    0  532 0010 [[mar]] -> mdr  
    2    0    0   9   6    A    0    0 FFFF    0    9   6  550  532 0010 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    0    0   9   6    A    0    0 FFFF    0    9   6  550  550 0010 [pc]+1 -> q     
    4    0    0   9   6    A    7    0 FFFF    0    9   6  550  550 0010 [q] -> pc       
    5    0    0   9   7    A    7    0 FFFF    0    9   6  550  550 0010 --              
    6    0    0   9   7    A    7    0 FFFF    0    9   6  550  550 0010 --              
  230    0    0   9   7    A    7    0 FFFF    0    9   6  550  550 0010 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  270    0    0   9   7    A    7    0 FFFF    0    9   6  550  550 0010 [pc] -> mar     
  271    0    0   9   7    A    7    0 FFFF    0    9   7  550  550 0010 [[mar]] -> mdr  
  272    0    0   9   7    A    7    0 FFFF    0    9   7    B  550 0010 [pc]+1 -> q     
  273    0    0   9   7    A    8    0 FFFF    0    9   7    B  550 0010 [q] -> pc       
  290    0    0   9   8    A    8    0 FFFF    0    9   7    B  550 0010 [mdr] -> mar    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  291    0    0   9   8    A    8    0 FFFF    0    9   B    B  550 0010 [mdr] -> t5     
  292    0    0   9   8    A    8    0 FFFF    0    B   B    B  550 0010 [[mar]] -> mdr  
  293    0    0   9   8    A    8    0 FFFF    0    B   B FFFD  550 0010 [mdr] -> t3     
  295    0    0   9   8    A    8    0 FFFD    0    B   B FFFD  550 0010 --              
  350    0    0   9   8    A    8    0 FFFD    0    B   B FFFD  550 0010 comp[t3] -> q   

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  321    0    0   9   8    A    2    0 FFFD    0    B   B FFFD  550 0010 [q] -> mdr      
  301    0    0   9   8    A    2    0 FFFD    0    B   B    2  550 0000 [t5] -> mar     
  302    0    0   9   8    A    2    0 FFFD    0    B   B    2  550 0000 [mdr] -> [[mar]]
   starting instruction 7
    0    0    0   9   8    A    2    0 FFFD    0    B   B    2  550 0000 [pc] -> mar     
    1    0    0   9   8    A    2    0 FFFD    0    B   8    2  550 0000 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    0    0   9   8    A    2    0 FFFD    0    B   8    0  550 0000 [mdr] -> ir     
    3    0    0   9   8    A    2    0 FFFD    0    B   8    0    0 0000 [pc]+1 -> q     
    4    0    0   9   8    A    9    0 FFFD    0    B   8    0    0 0000 [q] -> pc       
    7    0    0   9   9    A    9    0 FFFD    0    B   8    0    0 0000 --              
    8    0    0   9   9    A    9    0 FFFD    0    B   8    0    0 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   15    0    0   9   9    A    9    0 FFFD    0    B   8    0    0 0000 --              
  test 5: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  500/  1280.)(  512/  1298.)(  522/  1314.)(  542/  1346.)
     4/   4. : (    2/     2.)(  532/  1330.)(  550/  1360.)(    B/    11.)
     8/   8. : (    0/     0.)(    0/     0.)(    2/     2.)(    2/     2.)
     C/  12. : ( FFFB/    -5.)(    0/     0.)(    0/     0.)(    0/     0.)
