
testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cb8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08008e48  08008e48  00018e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091f4  080091f4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080091f4  080091f4  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080091f4  080091f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091f4  080091f4  000191f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091f8  080091f8  000191f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080091fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000002b0  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000490  20000490  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012c45  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000297e  00000000  00000000  00032e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001090  00000000  00000000  00035818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ce7  00000000  00000000  000368a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001d91c  00000000  00000000  0003758f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015050  00000000  00000000  00054eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000af7cc  00000000  00000000  00069efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000558c  00000000  00000000  001196c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0011ec54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e30 	.word	0x08008e30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008e30 	.word	0x08008e30

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bac:	f000 fca2 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f81a 	bl	8000be8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 f9b6 	bl	8000f24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb8:	f000 f984 	bl	8000ec4 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000bbc:	f000 f8dc 	bl	8000d78 <MX_DAC1_Init>
  MX_ADC1_Init();
 8000bc0:	f000 f86a 	bl	8000c98 <MX_ADC1_Init>
  MX_TIM17_Init();
 8000bc4:	f000 f902 	bl	8000dcc <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start_IT(&htim17, TIM_CHANNEL_1);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4804      	ldr	r0, [pc, #16]	; (8000bdc <main+0x34>)
 8000bcc:	f003 fa4c 	bl	8004068 <HAL_TIM_PWM_Start_IT>
//  HAL_TIM_PWM_PulseFinishedCallback(&htim17);
//  HAL_TIM_Base_Start_IT(&htim17);
  HAL_UART_Receive_IT(&huart2, (uint8_t *)msg, 5);
 8000bd0:	2205      	movs	r2, #5
 8000bd2:	4903      	ldr	r1, [pc, #12]	; (8000be0 <main+0x38>)
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <main+0x3c>)
 8000bd6:	f004 fa63 	bl	80050a0 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bda:	e7fe      	b.n	8000bda <main+0x32>
 8000bdc:	20000260 	.word	0x20000260
 8000be0:	20000334 	.word	0x20000334
 8000be4:	200002ac 	.word	0x200002ac

08000be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b096      	sub	sp, #88	; 0x58
 8000bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bf2:	2228      	movs	r2, #40	; 0x28
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f006 f9c7 	bl	8006f8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]
 8000c1a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c20:	2301      	movs	r3, #1
 8000c22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c24:	2310      	movs	r3, #16
 8000c26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000c30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000c34:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 fdc2 	bl	80027c4 <HAL_RCC_OscConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c46:	f000 f9c9 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c56:	2300      	movs	r3, #0
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c5e:	f107 031c 	add.w	r3, r7, #28
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f002 fdeb 	bl	8003840 <HAL_RCC_ClockConfig>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000c70:	f000 f9b4 	bl	8000fdc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c74:	2380      	movs	r3, #128	; 0x80
 8000c76:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000c78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c7c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	4618      	mov	r0, r3
 8000c82:	f003 f813 	bl	8003cac <HAL_RCCEx_PeriphCLKConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000c8c:	f000 f9a6 	bl	8000fdc <Error_Handler>
  }
}
 8000c90:	bf00      	nop
 8000c92:	3758      	adds	r7, #88	; 0x58
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	; 0x28
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c9e:	f107 031c 	add.w	r3, r7, #28
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
 8000cb8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cba:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cbc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cc0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cc2:	4b2c      	ldr	r3, [pc, #176]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc8:	4b2a      	ldr	r3, [pc, #168]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cce:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cd4:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cda:	4b26      	ldr	r3, [pc, #152]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ce2:	4b24      	ldr	r3, [pc, #144]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ce8:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cee:	4b21      	ldr	r3, [pc, #132]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cfa:	4b1e      	ldr	r3, [pc, #120]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d02:	4b1c      	ldr	r3, [pc, #112]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d04:	2204      	movs	r2, #4
 8000d06:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d08:	4b1a      	ldr	r3, [pc, #104]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d0e:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d14:	4817      	ldr	r0, [pc, #92]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d16:	f000 fc53 	bl	80015c0 <HAL_ADC_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000d20:	f000 f95c 	bl	8000fdc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4811      	ldr	r0, [pc, #68]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d30:	f001 f896 	bl	8001e60 <HAL_ADCEx_MultiModeConfigChannel>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d3a:	f000 f94f 	bl	8000fdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4806      	ldr	r0, [pc, #24]	; (8000d74 <MX_ADC1_Init+0xdc>)
 8000d5c:	f000 fdc2 	bl	80018e4 <HAL_ADC_ConfigChannel>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000d66:	f000 f939 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	3728      	adds	r7, #40	; 0x28
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200001fc 	.word	0x200001fc

08000d78 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000d88:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <MX_DAC1_Init+0x4c>)
 8000d8a:	4a0f      	ldr	r2, [pc, #60]	; (8000dc8 <MX_DAC1_Init+0x50>)
 8000d8c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d8e:	480d      	ldr	r0, [pc, #52]	; (8000dc4 <MX_DAC1_Init+0x4c>)
 8000d90:	f001 faa3 	bl	80022da <HAL_DAC_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000d9a:	f000 f91f 	bl	8000fdc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2200      	movs	r2, #0
 8000daa:	4619      	mov	r1, r3
 8000dac:	4805      	ldr	r0, [pc, #20]	; (8000dc4 <MX_DAC1_Init+0x4c>)
 8000dae:	f001 fab7 	bl	8002320 <HAL_DAC_ConfigChannel>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000db8:	f000 f910 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	2000024c 	.word	0x2000024c
 8000dc8:	40007400 	.word	0x40007400

08000dcc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b092      	sub	sp, #72	; 0x48
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	611a      	str	r2, [r3, #16]
 8000de2:	615a      	str	r2, [r3, #20]
 8000de4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000de6:	463b      	mov	r3, r7
 8000de8:	222c      	movs	r2, #44	; 0x2c
 8000dea:	2100      	movs	r1, #0
 8000dec:	4618      	mov	r0, r3
 8000dee:	f006 f8cc 	bl	8006f8a <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000df2:	4b32      	ldr	r3, [pc, #200]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000df4:	4a32      	ldr	r2, [pc, #200]	; (8000ec0 <MX_TIM17_Init+0xf4>)
 8000df6:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 8000 - 1;
 8000df8:	4b30      	ldr	r3, [pc, #192]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000dfa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dfe:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e00:	4b2e      	ldr	r3, [pc, #184]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 10 - 1;
 8000e06:	4b2d      	ldr	r3, [pc, #180]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e08:	2209      	movs	r2, #9
 8000e0a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000e0c:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e12:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e14:	4b29      	ldr	r3, [pc, #164]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e1a:	4b28      	ldr	r3, [pc, #160]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e1c:	2280      	movs	r2, #128	; 0x80
 8000e1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e20:	4826      	ldr	r0, [pc, #152]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e22:	f003 f869 	bl	8003ef8 <HAL_TIM_Base_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8000e2c:	f000 f8d6 	bl	8000fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000e30:	4822      	ldr	r0, [pc, #136]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e32:	f003 f8b8 	bl	8003fa6 <HAL_TIM_PWM_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 8000e3c:	f000 f8ce 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e40:	2360      	movs	r3, #96	; 0x60
 8000e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 1000 - 1;
 8000e44:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000e48:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e56:	2300      	movs	r3, #0
 8000e58:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e62:	2200      	movs	r2, #0
 8000e64:	4619      	mov	r1, r3
 8000e66:	4815      	ldr	r0, [pc, #84]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e68:	f003 fb58 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM17_Init+0xaa>
  {
    Error_Handler();
 8000e72:	f000 f8b3 	bl	8000fdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e8e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000e98:	463b      	mov	r3, r7
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4807      	ldr	r0, [pc, #28]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000e9e:	f003 ffbd 	bl	8004e1c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM17_Init+0xe0>
  {
    Error_Handler();
 8000ea8:	f000 f898 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000eac:	4803      	ldr	r0, [pc, #12]	; (8000ebc <MX_TIM17_Init+0xf0>)
 8000eae:	f000 f95f 	bl	8001170 <HAL_TIM_MspPostInit>

}
 8000eb2:	bf00      	nop
 8000eb4:	3748      	adds	r7, #72	; 0x48
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000260 	.word	0x20000260
 8000ec0:	40014800 	.word	0x40014800

08000ec4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ec8:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000eca:	4a15      	ldr	r2, [pc, #84]	; (8000f20 <MX_USART2_UART_Init+0x5c>)
 8000ecc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000ece:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ed0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000ed4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000edc:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000eea:	220c      	movs	r2, #12
 8000eec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eee:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef4:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000efa:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f06:	4805      	ldr	r0, [pc, #20]	; (8000f1c <MX_USART2_UART_Init+0x58>)
 8000f08:	f004 f81e 	bl	8004f48 <HAL_UART_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f12:	f000 f863 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200002ac 	.word	0x200002ac
 8000f20:	40004400 	.word	0x40004400

08000f24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2a:	f107 030c 	add.w	r3, r7, #12
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f3c:	695b      	ldr	r3, [r3, #20]
 8000f3e:	4a13      	ldr	r2, [pc, #76]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f44:	6153      	str	r3, [r2, #20]
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f5c:	6153      	str	r3, [r2, #20]
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <MX_GPIO_Init+0x68>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA1 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5;
 8000f6a:	232a      	movs	r3, #42	; 0x2a
 8000f6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 030c 	add.w	r3, r7, #12
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f80:	f001 faae 	bl	80024e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f84:	bf00      	nop
 8000f86:	3720      	adds	r7, #32
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000

08000f90 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

	if(htim == &htim17){
		//HAL_TIM_PWM_Start_IT(&htim17, TIM_CHANNEL_1);
	}

}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_UART_RxCpltCallback+0x2c>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d109      	bne.n	8000fc8 <HAL_UART_RxCpltCallback+0x24>
    {
        // Echo received data back
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)tx_buffer, 20);
 8000fb4:	2214      	movs	r2, #20
 8000fb6:	4907      	ldr	r1, [pc, #28]	; (8000fd4 <HAL_UART_RxCpltCallback+0x30>)
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <HAL_UART_RxCpltCallback+0x2c>)
 8000fba:	f004 f813 	bl	8004fe4 <HAL_UART_Transmit_IT>

        // Start a new receive operation
        HAL_UART_Receive_IT(&huart2, (uint8_t*)msg, 5);
 8000fbe:	2205      	movs	r2, #5
 8000fc0:	4905      	ldr	r1, [pc, #20]	; (8000fd8 <HAL_UART_RxCpltCallback+0x34>)
 8000fc2:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <HAL_UART_RxCpltCallback+0x2c>)
 8000fc4:	f004 f86c 	bl	80050a0 <HAL_UART_Receive_IT>
    }
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	200002ac 	.word	0x200002ac
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000334 	.word	0x20000334

08000fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <Error_Handler+0x8>
	...

08000fe8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fee:	4b0f      	ldr	r3, [pc, #60]	; (800102c <HAL_MspInit+0x44>)
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	4a0e      	ldr	r2, [pc, #56]	; (800102c <HAL_MspInit+0x44>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	6193      	str	r3, [r2, #24]
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	; (800102c <HAL_MspInit+0x44>)
 8000ffc:	699b      	ldr	r3, [r3, #24]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <HAL_MspInit+0x44>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	4a08      	ldr	r2, [pc, #32]	; (800102c <HAL_MspInit+0x44>)
 800100c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001010:	61d3      	str	r3, [r2, #28]
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HAL_MspInit+0x44>)
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800101a:	603b      	str	r3, [r7, #0]
 800101c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	40021000 	.word	0x40021000

08001030 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001050:	d124      	bne.n	800109c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001052:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	4a13      	ldr	r2, [pc, #76]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 8001058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105c:	6153      	str	r3, [r2, #20]
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 8001070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001074:	6153      	str	r3, [r2, #20]
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <HAL_ADC_MspInit+0x74>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001082:	2301      	movs	r3, #1
 8001084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001086:	2303      	movs	r3, #3
 8001088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001098:	f001 fa22 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800109c:	bf00      	nop
 800109e:	3728      	adds	r7, #40	; 0x28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_DAC_MspInit+0x74>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d124      	bne.n	8001114 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a14      	ldr	r2, [pc, #80]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	4a0e      	ldr	r2, [pc, #56]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010ec:	6153      	str	r3, [r2, #20]
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <HAL_DAC_MspInit+0x78>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010fa:	2310      	movs	r3, #16
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fe:	2303      	movs	r3, #3
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f001 f9e6 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001114:	bf00      	nop
 8001116:	3728      	adds	r7, #40	; 0x28
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40007400 	.word	0x40007400
 8001120:	40021000 	.word	0x40021000

08001124 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a0d      	ldr	r2, [pc, #52]	; (8001168 <HAL_TIM_Base_MspInit+0x44>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d113      	bne.n	800115e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001136:	4b0d      	ldr	r3, [pc, #52]	; (800116c <HAL_TIM_Base_MspInit+0x48>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a0c      	ldr	r2, [pc, #48]	; (800116c <HAL_TIM_Base_MspInit+0x48>)
 800113c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <HAL_TIM_Base_MspInit+0x48>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	201a      	movs	r0, #26
 8001154:	f001 f88b 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001158:	201a      	movs	r0, #26
 800115a:	f001 f8a4 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40014800 	.word	0x40014800
 800116c:	40021000 	.word	0x40021000

08001170 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a11      	ldr	r2, [pc, #68]	; (80011d4 <HAL_TIM_MspPostInit+0x64>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d11c      	bne.n	80011cc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <HAL_TIM_MspPostInit+0x68>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <HAL_TIM_MspPostInit+0x68>)
 8001198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800119c:	6153      	str	r3, [r2, #20]
 800119e:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <HAL_TIM_MspPostInit+0x68>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80011aa:	2380      	movs	r3, #128	; 0x80
 80011ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80011ba:	2301      	movs	r3, #1
 80011bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4619      	mov	r1, r3
 80011c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c8:	f001 f98a 	bl	80024e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80011cc:	bf00      	nop
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40014800 	.word	0x40014800
 80011d8:	40021000 	.word	0x40021000

080011dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a1c      	ldr	r2, [pc, #112]	; (800126c <HAL_UART_MspInit+0x90>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d131      	bne.n	8001262 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011fe:	4b1c      	ldr	r3, [pc, #112]	; (8001270 <HAL_UART_MspInit+0x94>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a1b      	ldr	r2, [pc, #108]	; (8001270 <HAL_UART_MspInit+0x94>)
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b19      	ldr	r3, [pc, #100]	; (8001270 <HAL_UART_MspInit+0x94>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_UART_MspInit+0x94>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	4a15      	ldr	r2, [pc, #84]	; (8001270 <HAL_UART_MspInit+0x94>)
 800121c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001220:	6153      	str	r3, [r2, #20]
 8001222:	4b13      	ldr	r3, [pc, #76]	; (8001270 <HAL_UART_MspInit+0x94>)
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800122e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800123c:	2303      	movs	r3, #3
 800123e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001240:	2307      	movs	r3, #7
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	4619      	mov	r1, r3
 800124a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800124e:	f001 f947 	bl	80024e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2100      	movs	r1, #0
 8001256:	2026      	movs	r0, #38	; 0x26
 8001258:	f001 f809 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800125c:	2026      	movs	r0, #38	; 0x26
 800125e:	f001 f822 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001262:	bf00      	nop
 8001264:	3728      	adds	r7, #40	; 0x28
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40004400 	.word	0x40004400
 8001270:	40021000 	.word	0x40021000

08001274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001278:	e7fe      	b.n	8001278 <NMI_Handler+0x4>

0800127a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800127a:	b480      	push	{r7}
 800127c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127e:	e7fe      	b.n	800127e <HardFault_Handler+0x4>

08001280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001284:	e7fe      	b.n	8001284 <MemManage_Handler+0x4>

08001286 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800128a:	e7fe      	b.n	800128a <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	e7fe      	b.n	8001290 <UsageFault_Handler+0x4>

08001292 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c0:	f000 f95e 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80012cc:	4802      	ldr	r0, [pc, #8]	; (80012d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80012ce:	f003 f805 	bl	80042dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000260 	.word	0x20000260

080012dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <USART2_IRQHandler+0x10>)
 80012e2:	f003 ff21 	bl	8005128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002ac 	.word	0x200002ac

080012f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return 1;
 80012f4:	2301      	movs	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <_kill>:

int _kill(int pid, int sig)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800130a:	f005 fe91 	bl	8007030 <__errno>
 800130e:	4603      	mov	r3, r0
 8001310:	2216      	movs	r2, #22
 8001312:	601a      	str	r2, [r3, #0]
  return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <_exit>:

void _exit (int status)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ffe7 	bl	8001300 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001332:	e7fe      	b.n	8001332 <_exit+0x12>

08001334 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	e00a      	b.n	800135c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001346:	f3af 8000 	nop.w
 800134a:	4601      	mov	r1, r0
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	60ba      	str	r2, [r7, #8]
 8001352:	b2ca      	uxtb	r2, r1
 8001354:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	3301      	adds	r3, #1
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	429a      	cmp	r2, r3
 8001362:	dbf0      	blt.n	8001346 <_read+0x12>
  }

  return len;
 8001364:	687b      	ldr	r3, [r7, #4]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	60f8      	str	r0, [r7, #12]
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e009      	b.n	8001394 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	60ba      	str	r2, [r7, #8]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3301      	adds	r3, #1
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	429a      	cmp	r2, r3
 800139a:	dbf1      	blt.n	8001380 <_write+0x12>
  }
  return len;
 800139c:	687b      	ldr	r3, [r7, #4]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <_close>:

int _close(int file)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ce:	605a      	str	r2, [r3, #4]
  return 0;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <_isatty>:

int _isatty(int file)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013e6:	2301      	movs	r3, #1
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001418:	4a14      	ldr	r2, [pc, #80]	; (800146c <_sbrk+0x5c>)
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <_sbrk+0x60>)
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001424:	4b13      	ldr	r3, [pc, #76]	; (8001474 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <_sbrk+0x64>)
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <_sbrk+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <_sbrk+0x64>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	429a      	cmp	r2, r3
 800143e:	d207      	bcs.n	8001450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001440:	f005 fdf6 	bl	8007030 <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	220c      	movs	r2, #12
 8001448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e009      	b.n	8001464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001456:	4b07      	ldr	r3, [pc, #28]	; (8001474 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	4a05      	ldr	r2, [pc, #20]	; (8001474 <_sbrk+0x64>)
 8001460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20003000 	.word	0x20003000
 8001470:	00000400 	.word	0x00000400
 8001474:	2000033c 	.word	0x2000033c
 8001478:	20000490 	.word	0x20000490

0800147c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <SystemInit+0x20>)
 8001482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <SystemInit+0x20>)
 8001488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800148c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <Reset_Handler>:
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d8 <LoopForever+0x2>
 80014a4:	f7ff ffea 	bl	800147c <SystemInit>
 80014a8:	480c      	ldr	r0, [pc, #48]	; (80014dc <LoopForever+0x6>)
 80014aa:	490d      	ldr	r1, [pc, #52]	; (80014e0 <LoopForever+0xa>)
 80014ac:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <LoopForever+0xe>)
 80014ae:	2300      	movs	r3, #0
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:
 80014b2:	58d4      	ldr	r4, [r2, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:
 80014b8:	18c4      	adds	r4, r0, r3
 80014ba:	428c      	cmp	r4, r1
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <LoopForever+0x12>)
 80014c0:	4c0a      	ldr	r4, [pc, #40]	; (80014ec <LoopForever+0x16>)
 80014c2:	2300      	movs	r3, #0
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:
 80014ca:	42a2      	cmp	r2, r4
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>
 80014ce:	f005 fdb5 	bl	800703c <__libc_init_array>
 80014d2:	f7ff fb69 	bl	8000ba8 <main>

080014d6 <LoopForever>:
 80014d6:	e7fe      	b.n	80014d6 <LoopForever>
 80014d8:	20003000 	.word	0x20003000
 80014dc:	20000000 	.word	0x20000000
 80014e0:	200001e0 	.word	0x200001e0
 80014e4:	080091fc 	.word	0x080091fc
 80014e8:	200001e0 	.word	0x200001e0
 80014ec:	20000490 	.word	0x20000490

080014f0 <ADC1_2_IRQHandler>:
 80014f0:	e7fe      	b.n	80014f0 <ADC1_2_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <HAL_Init+0x28>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a07      	ldr	r2, [pc, #28]	; (800151c <HAL_Init+0x28>)
 80014fe:	f043 0310 	orr.w	r3, r3, #16
 8001502:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001504:	2003      	movs	r0, #3
 8001506:	f000 fea7 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800150a:	2000      	movs	r0, #0
 800150c:	f000 f808 	bl	8001520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001510:	f7ff fd6a 	bl	8000fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40022000 	.word	0x40022000

08001520 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <HAL_InitTick+0x54>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <HAL_InitTick+0x58>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001536:	fbb3 f3f1 	udiv	r3, r3, r1
 800153a:	fbb2 f3f3 	udiv	r3, r2, r3
 800153e:	4618      	mov	r0, r3
 8001540:	f000 febf 	bl	80022c2 <HAL_SYSTICK_Config>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e00e      	b.n	800156c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2b0f      	cmp	r3, #15
 8001552:	d80a      	bhi.n	800156a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001554:	2200      	movs	r2, #0
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	f04f 30ff 	mov.w	r0, #4294967295
 800155c:	f000 fe87 	bl	800226e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001560:	4a06      	ldr	r2, [pc, #24]	; (800157c <HAL_InitTick+0x5c>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	2000000c 	.word	0x2000000c
 8001578:	20000014 	.word	0x20000014
 800157c:	20000010 	.word	0x20000010

08001580 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_IncTick+0x20>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <HAL_IncTick+0x24>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a04      	ldr	r2, [pc, #16]	; (80015a4 <HAL_IncTick+0x24>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	20000014 	.word	0x20000014
 80015a4:	20000340 	.word	0x20000340

080015a8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;  
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000340 	.word	0x20000340

080015c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b09a      	sub	sp, #104	; 0x68
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e172      	b.n	80018c6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	f003 0310 	and.w	r3, r3, #16
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d176      	bne.n	80016e0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d152      	bne.n	80016a0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fd0b 	bl	8001030 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001624:	2b00      	cmp	r3, #0
 8001626:	d13b      	bne.n	80016a0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 fcdf 	bl	8001fec <ADC_Disable>
 800162e:	4603      	mov	r3, r0
 8001630:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d12f      	bne.n	80016a0 <HAL_ADC_Init+0xe0>
 8001640:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001644:	2b00      	cmp	r3, #0
 8001646:	d12b      	bne.n	80016a0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001650:	f023 0302 	bic.w	r3, r3, #2
 8001654:	f043 0202 	orr.w	r2, r3, #2
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689a      	ldr	r2, [r3, #8]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800166a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	689a      	ldr	r2, [r3, #8]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800167a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800167c:	4b94      	ldr	r3, [pc, #592]	; (80018d0 <HAL_ADC_Init+0x310>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a94      	ldr	r2, [pc, #592]	; (80018d4 <HAL_ADC_Init+0x314>)
 8001682:	fba2 2303 	umull	r2, r3, r2, r3
 8001686:	0c9a      	lsrs	r2, r3, #18
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001692:	e002      	b.n	800169a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	3b01      	subs	r3, #1
 8001698:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1f9      	bne.n	8001694 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d007      	beq.n	80016be <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016bc:	d110      	bne.n	80016e0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f023 0312 	bic.w	r3, r3, #18
 80016c6:	f043 0210 	orr.w	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	f043 0201 	orr.w	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f040 80df 	bne.w	80018ac <HAL_ADC_Init+0x2ec>
 80016ee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f040 80da 	bne.w	80018ac <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001702:	2b00      	cmp	r3, #0
 8001704:	f040 80d2 	bne.w	80018ac <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001710:	f043 0202 	orr.w	r2, r3, #2
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001718:	4b6f      	ldr	r3, [pc, #444]	; (80018d8 <HAL_ADC_Init+0x318>)
 800171a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001724:	d102      	bne.n	800172c <HAL_ADC_Init+0x16c>
 8001726:	4b6d      	ldr	r3, [pc, #436]	; (80018dc <HAL_ADC_Init+0x31c>)
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	e002      	b.n	8001732 <HAL_ADC_Init+0x172>
 800172c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001730:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b01      	cmp	r3, #1
 800173e:	d108      	bne.n	8001752 <HAL_ADC_Init+0x192>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b01      	cmp	r3, #1
 800174c:	d101      	bne.n	8001752 <HAL_ADC_Init+0x192>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_ADC_Init+0x194>
 8001752:	2300      	movs	r3, #0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d11c      	bne.n	8001792 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001758:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800175a:	2b00      	cmp	r3, #0
 800175c:	d010      	beq.n	8001780 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 0303 	and.w	r3, r3, #3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d107      	bne.n	800177a <HAL_ADC_Init+0x1ba>
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	2b01      	cmp	r3, #1
 8001774:	d101      	bne.n	800177a <HAL_ADC_Init+0x1ba>
 8001776:	2301      	movs	r3, #1
 8001778:	e000      	b.n	800177c <HAL_ADC_Init+0x1bc>
 800177a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800177c:	2b00      	cmp	r3, #0
 800177e:	d108      	bne.n	8001792 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	431a      	orrs	r2, r3
 800178e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001790:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7e5b      	ldrb	r3, [r3, #25]
 8001796:	035b      	lsls	r3, r3, #13
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800179c:	2a01      	cmp	r2, #1
 800179e:	d002      	beq.n	80017a6 <HAL_ADC_Init+0x1e6>
 80017a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017a4:	e000      	b.n	80017a8 <HAL_ADC_Init+0x1e8>
 80017a6:	2200      	movs	r2, #0
 80017a8:	431a      	orrs	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017b8:	4313      	orrs	r3, r2
 80017ba:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d11b      	bne.n	80017fe <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	7e5b      	ldrb	r3, [r3, #25]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d109      	bne.n	80017e2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d2:	3b01      	subs	r3, #1
 80017d4:	045a      	lsls	r2, r3, #17
 80017d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017d8:	4313      	orrs	r3, r2
 80017da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017de:	663b      	str	r3, [r7, #96]	; 0x60
 80017e0:	e00d      	b.n	80017fe <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80017ea:	f043 0220 	orr.w	r2, r3, #32
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f043 0201 	orr.w	r2, r3, #1
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001802:	2b01      	cmp	r3, #1
 8001804:	d007      	beq.n	8001816 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180e:	4313      	orrs	r3, r2
 8001810:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001812:	4313      	orrs	r3, r2
 8001814:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	2b00      	cmp	r3, #0
 8001822:	d114      	bne.n	800184e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6812      	ldr	r2, [r2, #0]
 800182e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001832:	f023 0302 	bic.w	r3, r3, #2
 8001836:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	7e1b      	ldrb	r3, [r3, #24]
 800183c:	039a      	lsls	r2, r3, #14
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4313      	orrs	r3, r2
 8001848:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800184a:	4313      	orrs	r3, r2
 800184c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68da      	ldr	r2, [r3, #12]
 8001854:	4b22      	ldr	r3, [pc, #136]	; (80018e0 <HAL_ADC_Init+0x320>)
 8001856:	4013      	ands	r3, r2
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800185e:	430b      	orrs	r3, r1
 8001860:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d10c      	bne.n	8001884 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f023 010f 	bic.w	r1, r3, #15
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	1e5a      	subs	r2, r3, #1
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	631a      	str	r2, [r3, #48]	; 0x30
 8001882:	e007      	b.n	8001894 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 020f 	bic.w	r2, r2, #15
 8001892:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f023 0303 	bic.w	r3, r3, #3
 80018a2:	f043 0201 	orr.w	r2, r3, #1
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	641a      	str	r2, [r3, #64]	; 0x40
 80018aa:	e00a      	b.n	80018c2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	f023 0312 	bic.w	r3, r3, #18
 80018b4:	f043 0210 	orr.w	r2, r3, #16
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80018bc:	2301      	movs	r3, #1
 80018be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80018c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3768      	adds	r7, #104	; 0x68
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	2000000c 	.word	0x2000000c
 80018d4:	431bde83 	.word	0x431bde83
 80018d8:	50000300 	.word	0x50000300
 80018dc:	50000100 	.word	0x50000100
 80018e0:	fff0c007 	.word	0xfff0c007

080018e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b09b      	sub	sp, #108	; 0x6c
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ee:	2300      	movs	r3, #0
 80018f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_ADC_ConfigChannel+0x22>
 8001902:	2302      	movs	r3, #2
 8001904:	e2a1      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x566>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2201      	movs	r2, #1
 800190a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	2b00      	cmp	r3, #0
 800191a:	f040 8285 	bne.w	8001e28 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b04      	cmp	r3, #4
 8001924:	d81c      	bhi.n	8001960 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	461a      	mov	r2, r3
 800193a:	231f      	movs	r3, #31
 800193c:	4093      	lsls	r3, r2
 800193e:	43db      	mvns	r3, r3
 8001940:	4019      	ands	r1, r3
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	6818      	ldr	r0, [r3, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	fa00 f203 	lsl.w	r2, r0, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	430a      	orrs	r2, r1
 800195c:	631a      	str	r2, [r3, #48]	; 0x30
 800195e:	e063      	b.n	8001a28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b09      	cmp	r3, #9
 8001966:	d81e      	bhi.n	80019a6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	4613      	mov	r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	4413      	add	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	3b1e      	subs	r3, #30
 800197c:	221f      	movs	r2, #31
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	4019      	ands	r1, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	4413      	add	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	3b1e      	subs	r3, #30
 8001998:	fa00 f203 	lsl.w	r2, r0, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	635a      	str	r2, [r3, #52]	; 0x34
 80019a4:	e040      	b.n	8001a28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b0e      	cmp	r3, #14
 80019ac:	d81e      	bhi.n	80019ec <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	3b3c      	subs	r3, #60	; 0x3c
 80019c2:	221f      	movs	r2, #31
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	4019      	ands	r1, r3
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	4413      	add	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	3b3c      	subs	r3, #60	; 0x3c
 80019de:	fa00 f203 	lsl.w	r2, r0, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	430a      	orrs	r2, r1
 80019e8:	639a      	str	r2, [r3, #56]	; 0x38
 80019ea:	e01d      	b.n	8001a28 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	3b5a      	subs	r3, #90	; 0x5a
 8001a00:	221f      	movs	r2, #31
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43db      	mvns	r3, r3
 8001a08:	4019      	ands	r1, r3
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	6818      	ldr	r0, [r3, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685a      	ldr	r2, [r3, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	3b5a      	subs	r3, #90	; 0x5a
 8001a1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	430a      	orrs	r2, r1
 8001a26:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 80e5 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b09      	cmp	r3, #9
 8001a3e:	d91c      	bls.n	8001a7a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6999      	ldr	r1, [r3, #24]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	3b1e      	subs	r3, #30
 8001a52:	2207      	movs	r2, #7
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	4019      	ands	r1, r3
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	6898      	ldr	r0, [r3, #8]
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	3b1e      	subs	r3, #30
 8001a6c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	619a      	str	r2, [r3, #24]
 8001a78:	e019      	b.n	8001aae <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6959      	ldr	r1, [r3, #20]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	2207      	movs	r2, #7
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	4019      	ands	r1, r3
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	6898      	ldr	r0, [r3, #8]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	695a      	ldr	r2, [r3, #20]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	08db      	lsrs	r3, r3, #3
 8001aba:	f003 0303 	and.w	r3, r3, #3
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	2b03      	cmp	r3, #3
 8001ace:	d84f      	bhi.n	8001b70 <HAL_ADC_ConfigChannel+0x28c>
 8001ad0:	a201      	add	r2, pc, #4	; (adr r2, 8001ad8 <HAL_ADC_ConfigChannel+0x1f4>)
 8001ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad6:	bf00      	nop
 8001ad8:	08001ae9 	.word	0x08001ae9
 8001adc:	08001b0b 	.word	0x08001b0b
 8001ae0:	08001b2d 	.word	0x08001b2d
 8001ae4:	08001b4f 	.word	0x08001b4f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001aee:	4b9c      	ldr	r3, [pc, #624]	; (8001d60 <HAL_ADC_ConfigChannel+0x47c>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	0691      	lsls	r1, r2, #26
 8001af8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001afa:	430a      	orrs	r2, r1
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b06:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b08:	e07b      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001b10:	4b93      	ldr	r3, [pc, #588]	; (8001d60 <HAL_ADC_ConfigChannel+0x47c>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	6812      	ldr	r2, [r2, #0]
 8001b18:	0691      	lsls	r1, r2, #26
 8001b1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b28:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b2a:	e06a      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001b32:	4b8b      	ldr	r3, [pc, #556]	; (8001d60 <HAL_ADC_ConfigChannel+0x47c>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	683a      	ldr	r2, [r7, #0]
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	0691      	lsls	r1, r2, #26
 8001b3c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	431a      	orrs	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b4a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b4c:	e059      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001b54:	4b82      	ldr	r3, [pc, #520]	; (8001d60 <HAL_ADC_ConfigChannel+0x47c>)
 8001b56:	4013      	ands	r3, r2
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	6812      	ldr	r2, [r2, #0]
 8001b5c:	0691      	lsls	r1, r2, #26
 8001b5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b60:	430a      	orrs	r2, r1
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b6c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b6e:	e048      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	069b      	lsls	r3, r3, #26
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d107      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b92:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	069b      	lsls	r3, r3, #26
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d107      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bb6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001bbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	069b      	lsls	r3, r3, #26
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d107      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bda:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001be2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	069b      	lsls	r3, r3, #26
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d107      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bfe:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001c00:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d108      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x33e>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d101      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x33e>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <HAL_ADC_ConfigChannel+0x340>
 8001c22:	2300      	movs	r3, #0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f040 810a 	bne.w	8001e3e <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d00f      	beq.n	8001c52 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43da      	mvns	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	400a      	ands	r2, r1
 8001c4c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001c50:	e049      	b.n	8001ce6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	409a      	lsls	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b09      	cmp	r3, #9
 8001c72:	d91c      	bls.n	8001cae <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6999      	ldr	r1, [r3, #24]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	3b1b      	subs	r3, #27
 8001c86:	2207      	movs	r2, #7
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	4019      	ands	r1, r3
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	6898      	ldr	r0, [r3, #8]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	3b1b      	subs	r3, #27
 8001ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	619a      	str	r2, [r3, #24]
 8001cac:	e01b      	b.n	8001ce6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6959      	ldr	r1, [r3, #20]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	2207      	movs	r2, #7
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	4019      	ands	r1, r3
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	6898      	ldr	r0, [r3, #8]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	fa00 f203 	lsl.w	r2, r0, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <HAL_ADC_ConfigChannel+0x480>)
 8001ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b10      	cmp	r3, #16
 8001cf0:	d105      	bne.n	8001cfe <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001cf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d015      	beq.n	8001d2a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001d02:	2b11      	cmp	r3, #17
 8001d04:	d105      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001d06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00b      	beq.n	8001d2a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001d16:	2b12      	cmp	r3, #18
 8001d18:	f040 8091 	bne.w	8001e3e <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001d1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f040 808a 	bne.w	8001e3e <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d32:	d102      	bne.n	8001d3a <HAL_ADC_ConfigChannel+0x456>
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <HAL_ADC_ConfigChannel+0x484>)
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	e002      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x45c>
 8001d3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d3e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d10e      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x488>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d107      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x488>
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e006      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x48a>
 8001d60:	83fff000 	.word	0x83fff000
 8001d64:	50000300 	.word	0x50000300
 8001d68:	50000100 	.word	0x50000100
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d150      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d72:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d010      	beq.n	8001d9a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x4b0>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x4b0>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x4b2>
 8001d94:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d13c      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b10      	cmp	r3, #16
 8001da0:	d11d      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x4fa>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001daa:	d118      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001dac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001db4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001db6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001db8:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <HAL_ADC_ConfigChannel+0x574>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a27      	ldr	r2, [pc, #156]	; (8001e5c <HAL_ADC_ConfigChannel+0x578>)
 8001dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc2:	0c9a      	lsrs	r2, r3, #18
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dce:	e002      	b.n	8001dd6 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1f9      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ddc:	e02e      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b11      	cmp	r3, #17
 8001de4:	d10b      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x51a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dee:	d106      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001df0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dfa:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001dfc:	e01e      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b12      	cmp	r3, #18
 8001e04:	d11a      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001e06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e10:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e12:	e013      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e18:	f043 0220 	orr.w	r2, r3, #32
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001e26:	e00a      	b.n	8001e3e <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2c:	f043 0220 	orr.w	r2, r3, #32
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001e3a:	e000      	b.n	8001e3e <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e3c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001e46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	376c      	adds	r7, #108	; 0x6c
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2000000c 	.word	0x2000000c
 8001e5c:	431bde83 	.word	0x431bde83

08001e60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b099      	sub	sp, #100	; 0x64
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e78:	d102      	bne.n	8001e80 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001e7a:	4b5a      	ldr	r3, [pc, #360]	; (8001fe4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	e002      	b.n	8001e86 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001e80:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e84:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d101      	bne.n	8001e90 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e0a2      	b.n	8001fd6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e09b      	b.n	8001fd6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d17f      	bne.n	8001fb4 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d179      	bne.n	8001fb4 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ec0:	4b49      	ldr	r3, [pc, #292]	; (8001fe8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001ec2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d040      	beq.n	8001f4e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001ecc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	6859      	ldr	r1, [r3, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ede:	035b      	lsls	r3, r3, #13
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ee6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d108      	bne.n	8001f08 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d15c      	bne.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d107      	bne.n	8001f2a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001f2a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d14b      	bne.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001f30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001f38:	f023 030f 	bic.w	r3, r3, #15
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	6811      	ldr	r1, [r2, #0]
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	6892      	ldr	r2, [r2, #8]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	431a      	orrs	r2, r3
 8001f48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f4a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f4c:	e03c      	b.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001f4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f58:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d108      	bne.n	8001f7a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d123      	bne.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0303 	and.w	r3, r3, #3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d107      	bne.n	8001f9c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d101      	bne.n	8001f9c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e000      	b.n	8001f9e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001f9c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d112      	bne.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001fa2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001faa:	f023 030f 	bic.w	r3, r3, #15
 8001fae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fb0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001fb2:	e009      	b.n	8001fc8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	f043 0220 	orr.w	r2, r3, #32
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001fc6:	e000      	b.n	8001fca <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001fc8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001fd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3764      	adds	r7, #100	; 0x64
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	50000100 	.word	0x50000100
 8001fe8:	50000300 	.word	0x50000300

08001fec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d108      	bne.n	8002018 <ADC_Disable+0x2c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b01      	cmp	r3, #1
 8002012:	d101      	bne.n	8002018 <ADC_Disable+0x2c>
 8002014:	2301      	movs	r3, #1
 8002016:	e000      	b.n	800201a <ADC_Disable+0x2e>
 8002018:	2300      	movs	r3, #0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d047      	beq.n	80020ae <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 030d 	and.w	r3, r3, #13
 8002028:	2b01      	cmp	r3, #1
 800202a:	d10f      	bne.n	800204c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0202 	orr.w	r2, r2, #2
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2203      	movs	r2, #3
 8002042:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002044:	f7ff fab0 	bl	80015a8 <HAL_GetTick>
 8002048:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800204a:	e029      	b.n	80020a0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	f043 0210 	orr.w	r2, r3, #16
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205c:	f043 0201 	orr.w	r2, r3, #1
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e023      	b.n	80020b0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002068:	f7ff fa9e 	bl	80015a8 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d914      	bls.n	80020a0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b01      	cmp	r3, #1
 8002082:	d10d      	bne.n	80020a0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	f043 0210 	orr.w	r2, r3, #16
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002094:	f043 0201 	orr.w	r2, r3, #1
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e007      	b.n	80020b0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d0dc      	beq.n	8002068 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c8:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d4:	4013      	ands	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ea:	4a04      	ldr	r2, [pc, #16]	; (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	60d3      	str	r3, [r2, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002104:	4b04      	ldr	r3, [pc, #16]	; (8002118 <__NVIC_GetPriorityGrouping+0x18>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	f003 0307 	and.w	r3, r3, #7
}
 800210e:	4618      	mov	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	db0b      	blt.n	8002146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	4907      	ldr	r1, [pc, #28]	; (8002154 <__NVIC_EnableIRQ+0x38>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	2001      	movs	r0, #1
 800213e:	fa00 f202 	lsl.w	r2, r0, r2
 8002142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000e100 	.word	0xe000e100

08002158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	6039      	str	r1, [r7, #0]
 8002162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	2b00      	cmp	r3, #0
 800216a:	db0a      	blt.n	8002182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	b2da      	uxtb	r2, r3
 8002170:	490c      	ldr	r1, [pc, #48]	; (80021a4 <__NVIC_SetPriority+0x4c>)
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	0112      	lsls	r2, r2, #4
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	440b      	add	r3, r1
 800217c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002180:	e00a      	b.n	8002198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	b2da      	uxtb	r2, r3
 8002186:	4908      	ldr	r1, [pc, #32]	; (80021a8 <__NVIC_SetPriority+0x50>)
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	3b04      	subs	r3, #4
 8002190:	0112      	lsls	r2, r2, #4
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	440b      	add	r3, r1
 8002196:	761a      	strb	r2, [r3, #24]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	e000e100 	.word	0xe000e100
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b089      	sub	sp, #36	; 0x24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f1c3 0307 	rsb	r3, r3, #7
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	bf28      	it	cs
 80021ca:	2304      	movcs	r3, #4
 80021cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3304      	adds	r3, #4
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d902      	bls.n	80021dc <NVIC_EncodePriority+0x30>
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3b03      	subs	r3, #3
 80021da:	e000      	b.n	80021de <NVIC_EncodePriority+0x32>
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	f04f 32ff 	mov.w	r2, #4294967295
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43da      	mvns	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	401a      	ands	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f4:	f04f 31ff 	mov.w	r1, #4294967295
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	43d9      	mvns	r1, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	4313      	orrs	r3, r2
         );
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	; 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
	...

08002214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002224:	d301      	bcc.n	800222a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002226:	2301      	movs	r3, #1
 8002228:	e00f      	b.n	800224a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222a:	4a0a      	ldr	r2, [pc, #40]	; (8002254 <SysTick_Config+0x40>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002232:	210f      	movs	r1, #15
 8002234:	f04f 30ff 	mov.w	r0, #4294967295
 8002238:	f7ff ff8e 	bl	8002158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <SysTick_Config+0x40>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002242:	4b04      	ldr	r3, [pc, #16]	; (8002254 <SysTick_Config+0x40>)
 8002244:	2207      	movs	r2, #7
 8002246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	e000e010 	.word	0xe000e010

08002258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff ff29 	bl	80020b8 <__NVIC_SetPriorityGrouping>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	4603      	mov	r3, r0
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002280:	f7ff ff3e 	bl	8002100 <__NVIC_GetPriorityGrouping>
 8002284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	6978      	ldr	r0, [r7, #20]
 800228c:	f7ff ff8e 	bl	80021ac <NVIC_EncodePriority>
 8002290:	4602      	mov	r2, r0
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff5d 	bl	8002158 <__NVIC_SetPriority>
}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff31 	bl	800211c <__NVIC_EnableIRQ>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ffa2 	bl	8002214 <SysTick_Config>
 80022d0:	4603      	mov	r3, r0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e014      	b.n	8002316 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	791b      	ldrb	r3, [r3, #4]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d105      	bne.n	8002302 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7fe fed3 	bl	80010a8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2202      	movs	r2, #2
 8002306:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002320:	b480      	push	{r7}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	2300      	movs	r3, #0
 8002332:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	795b      	ldrb	r3, [r3, #5]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_DAC_ConfigChannel+0x20>
 800233c:	2302      	movs	r3, #2
 800233e:	e04e      	b.n	80023de <HAL_DAC_ConfigChannel+0xbe>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2201      	movs	r2, #1
 8002344:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2202      	movs	r2, #2
 800234a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a24      	ldr	r2, [pc, #144]	; (80023ec <HAL_DAC_ConfigChannel+0xcc>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d112      	bne.n	8002384 <HAL_DAC_ConfigChannel+0x64>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d10f      	bne.n	8002384 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002364:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	4013      	ands	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	e00e      	b.n	80023a2 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8002384:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	4013      	ands	r3, r2
 8002394:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6819      	ldr	r1, [r3, #0]
 80023be:	22c0      	movs	r2, #192	; 0xc0
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43da      	mvns	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	400a      	ands	r2, r1
 80023ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2201      	movs	r2, #1
 80023d4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	371c      	adds	r7, #28
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40007400 	.word	0x40007400

080023f0 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d008      	beq.n	8002414 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2204      	movs	r2, #4
 8002406:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e020      	b.n	8002456 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 020e 	bic.w	r2, r2, #14
 8002422:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0201 	bic.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800243c:	2101      	movs	r1, #1
 800243e:	fa01 f202 	lsl.w	r2, r1, r2
 8002442:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002462:	b580      	push	{r7, lr}
 8002464:	b084      	sub	sp, #16
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002474:	2b02      	cmp	r3, #2
 8002476:	d005      	beq.n	8002484 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2204      	movs	r2, #4
 800247c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
 8002482:	e027      	b.n	80024d4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 020e 	bic.w	r2, r2, #14
 8002492:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 0201 	bic.w	r2, r2, #1
 80024a2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ac:	2101      	movs	r1, #1
 80024ae:	fa01 f202 	lsl.w	r2, r1, r2
 80024b2:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	4798      	blx	r3
    } 
  }
  return status;
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b087      	sub	sp, #28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ee:	e14e      	b.n	800278e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	2101      	movs	r1, #1
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	4013      	ands	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 8140 	beq.w	8002788 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	2b01      	cmp	r3, #1
 8002512:	d005      	beq.n	8002520 <HAL_GPIO_Init+0x40>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f003 0303 	and.w	r3, r3, #3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d130      	bne.n	8002582 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	68da      	ldr	r2, [r3, #12]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002556:	2201      	movs	r2, #1
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	091b      	lsrs	r3, r3, #4
 800256c:	f003 0201 	and.w	r2, r3, #1
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f003 0303 	and.w	r3, r3, #3
 800258a:	2b03      	cmp	r3, #3
 800258c:	d017      	beq.n	80025be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	2203      	movs	r2, #3
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4013      	ands	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d123      	bne.n	8002612 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	08da      	lsrs	r2, r3, #3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3208      	adds	r2, #8
 80025d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	220f      	movs	r2, #15
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	691a      	ldr	r2, [r3, #16]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	08da      	lsrs	r2, r3, #3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3208      	adds	r2, #8
 800260c:	6939      	ldr	r1, [r7, #16]
 800260e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	2203      	movs	r2, #3
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43db      	mvns	r3, r3
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	4013      	ands	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 0203 	and.w	r2, r3, #3
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	4313      	orrs	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 809a 	beq.w	8002788 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002654:	4b55      	ldr	r3, [pc, #340]	; (80027ac <HAL_GPIO_Init+0x2cc>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4a54      	ldr	r2, [pc, #336]	; (80027ac <HAL_GPIO_Init+0x2cc>)
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b52      	ldr	r3, [pc, #328]	; (80027ac <HAL_GPIO_Init+0x2cc>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800266c:	4a50      	ldr	r2, [pc, #320]	; (80027b0 <HAL_GPIO_Init+0x2d0>)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	089b      	lsrs	r3, r3, #2
 8002672:	3302      	adds	r3, #2
 8002674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	220f      	movs	r2, #15
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	43db      	mvns	r3, r3
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	4013      	ands	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002696:	d013      	beq.n	80026c0 <HAL_GPIO_Init+0x1e0>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a46      	ldr	r2, [pc, #280]	; (80027b4 <HAL_GPIO_Init+0x2d4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d00d      	beq.n	80026bc <HAL_GPIO_Init+0x1dc>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a45      	ldr	r2, [pc, #276]	; (80027b8 <HAL_GPIO_Init+0x2d8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d007      	beq.n	80026b8 <HAL_GPIO_Init+0x1d8>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a44      	ldr	r2, [pc, #272]	; (80027bc <HAL_GPIO_Init+0x2dc>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d101      	bne.n	80026b4 <HAL_GPIO_Init+0x1d4>
 80026b0:	2303      	movs	r3, #3
 80026b2:	e006      	b.n	80026c2 <HAL_GPIO_Init+0x1e2>
 80026b4:	2305      	movs	r3, #5
 80026b6:	e004      	b.n	80026c2 <HAL_GPIO_Init+0x1e2>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e002      	b.n	80026c2 <HAL_GPIO_Init+0x1e2>
 80026bc:	2301      	movs	r3, #1
 80026be:	e000      	b.n	80026c2 <HAL_GPIO_Init+0x1e2>
 80026c0:	2300      	movs	r3, #0
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	f002 0203 	and.w	r2, r2, #3
 80026c8:	0092      	lsls	r2, r2, #2
 80026ca:	4093      	lsls	r3, r2
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026d2:	4937      	ldr	r1, [pc, #220]	; (80027b0 <HAL_GPIO_Init+0x2d0>)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	089b      	lsrs	r3, r3, #2
 80026d8:	3302      	adds	r3, #2
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026e0:	4b37      	ldr	r3, [pc, #220]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002704:	4a2e      	ldr	r2, [pc, #184]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800270a:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	43db      	mvns	r3, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4013      	ands	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4313      	orrs	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800272e:	4a24      	ldr	r2, [pc, #144]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002734:	4b22      	ldr	r3, [pc, #136]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	43db      	mvns	r3, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002758:	4a19      	ldr	r2, [pc, #100]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800275e:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	43db      	mvns	r3, r3
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4013      	ands	r3, r2
 800276c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002782:	4a0f      	ldr	r2, [pc, #60]	; (80027c0 <HAL_GPIO_Init+0x2e0>)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	3301      	adds	r3, #1
 800278c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f47f aea9 	bne.w	80024f0 <HAL_GPIO_Init+0x10>
  }
}
 800279e:	bf00      	nop
 80027a0:	bf00      	nop
 80027a2:	371c      	adds	r7, #28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40010000 	.word	0x40010000
 80027b4:	48000400 	.word	0x48000400
 80027b8:	48000800 	.word	0x48000800
 80027bc:	48000c00 	.word	0x48000c00
 80027c0:	40010400 	.word	0x40010400

080027c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d102      	bne.n	80027ea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	f001 b823 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 817d 	beq.w	8002afa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002800:	4bbc      	ldr	r3, [pc, #752]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 030c 	and.w	r3, r3, #12
 8002808:	2b04      	cmp	r3, #4
 800280a:	d00c      	beq.n	8002826 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800280c:	4bb9      	ldr	r3, [pc, #740]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 030c 	and.w	r3, r3, #12
 8002814:	2b08      	cmp	r3, #8
 8002816:	d15c      	bne.n	80028d2 <HAL_RCC_OscConfig+0x10e>
 8002818:	4bb6      	ldr	r3, [pc, #728]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002824:	d155      	bne.n	80028d2 <HAL_RCC_OscConfig+0x10e>
 8002826:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800282a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002832:	fa93 f3a3 	rbit	r3, r3
 8002836:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800283a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800283e:	fab3 f383 	clz	r3, r3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	095b      	lsrs	r3, r3, #5
 8002846:	b2db      	uxtb	r3, r3
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d102      	bne.n	8002858 <HAL_RCC_OscConfig+0x94>
 8002852:	4ba8      	ldr	r3, [pc, #672]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	e015      	b.n	8002884 <HAL_RCC_OscConfig+0xc0>
 8002858:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800285c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002860:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002864:	fa93 f3a3 	rbit	r3, r3
 8002868:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800286c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002870:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002874:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002880:	4b9c      	ldr	r3, [pc, #624]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002888:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800288c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002890:	fa92 f2a2 	rbit	r2, r2
 8002894:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002898:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800289c:	fab2 f282 	clz	r2, r2
 80028a0:	b2d2      	uxtb	r2, r2
 80028a2:	f042 0220 	orr.w	r2, r2, #32
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	f002 021f 	and.w	r2, r2, #31
 80028ac:	2101      	movs	r1, #1
 80028ae:	fa01 f202 	lsl.w	r2, r1, r2
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 811f 	beq.w	8002af8 <HAL_RCC_OscConfig+0x334>
 80028ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f040 8116 	bne.w	8002af8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	f000 bfaf 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e2:	d106      	bne.n	80028f2 <HAL_RCC_OscConfig+0x12e>
 80028e4:	4b83      	ldr	r3, [pc, #524]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a82      	ldr	r2, [pc, #520]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 80028ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	e036      	b.n	8002960 <HAL_RCC_OscConfig+0x19c>
 80028f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10c      	bne.n	800291c <HAL_RCC_OscConfig+0x158>
 8002902:	4b7c      	ldr	r3, [pc, #496]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a7b      	ldr	r2, [pc, #492]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002908:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b79      	ldr	r3, [pc, #484]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a78      	ldr	r2, [pc, #480]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002914:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e021      	b.n	8002960 <HAL_RCC_OscConfig+0x19c>
 800291c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002920:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800292c:	d10c      	bne.n	8002948 <HAL_RCC_OscConfig+0x184>
 800292e:	4b71      	ldr	r3, [pc, #452]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a70      	ldr	r2, [pc, #448]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002934:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	4b6e      	ldr	r3, [pc, #440]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6d      	ldr	r2, [pc, #436]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	e00b      	b.n	8002960 <HAL_RCC_OscConfig+0x19c>
 8002948:	4b6a      	ldr	r3, [pc, #424]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a69      	ldr	r2, [pc, #420]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800294e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	4b67      	ldr	r3, [pc, #412]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a66      	ldr	r2, [pc, #408]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 800295a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800295e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002960:	4b64      	ldr	r3, [pc, #400]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	f023 020f 	bic.w	r2, r3, #15
 8002968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800296c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	495f      	ldr	r1, [pc, #380]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002976:	4313      	orrs	r3, r2
 8002978:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800297a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800297e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d059      	beq.n	8002a3e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7fe fe0d 	bl	80015a8 <HAL_GetTick>
 800298e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	e00a      	b.n	80029aa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002994:	f7fe fe08 	bl	80015a8 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b64      	cmp	r3, #100	; 0x64
 80029a2:	d902      	bls.n	80029aa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	f000 bf43 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 80029aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ae:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80029b6:	fa93 f3a3 	rbit	r3, r3
 80029ba:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80029be:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d102      	bne.n	80029dc <HAL_RCC_OscConfig+0x218>
 80029d6:	4b47      	ldr	r3, [pc, #284]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	e015      	b.n	8002a08 <HAL_RCC_OscConfig+0x244>
 80029dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80029e8:	fa93 f3a3 	rbit	r3, r3
 80029ec:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80029f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029f4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80029f8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80029fc:	fa93 f3a3 	rbit	r3, r3
 8002a00:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002a04:	4b3b      	ldr	r3, [pc, #236]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a0c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002a10:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a14:	fa92 f2a2 	rbit	r2, r2
 8002a18:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002a1c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002a20:	fab2 f282 	clz	r2, r2
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	f042 0220 	orr.w	r2, r2, #32
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	f002 021f 	and.w	r2, r2, #31
 8002a30:	2101      	movs	r1, #1
 8002a32:	fa01 f202 	lsl.w	r2, r1, r2
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0ab      	beq.n	8002994 <HAL_RCC_OscConfig+0x1d0>
 8002a3c:	e05d      	b.n	8002afa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3e:	f7fe fdb3 	bl	80015a8 <HAL_GetTick>
 8002a42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a46:	e00a      	b.n	8002a5e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a48:	f7fe fdae 	bl	80015a8 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b64      	cmp	r3, #100	; 0x64
 8002a56:	d902      	bls.n	8002a5e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	f000 bee9 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 8002a5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a62:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002a72:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	095b      	lsrs	r3, r3, #5
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d102      	bne.n	8002a90 <HAL_RCC_OscConfig+0x2cc>
 8002a8a:	4b1a      	ldr	r3, [pc, #104]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	e015      	b.n	8002abc <HAL_RCC_OscConfig+0x2f8>
 8002a90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a94:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002a9c:	fa93 f3a3 	rbit	r3, r3
 8002aa0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002aa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aa8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002aac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002ab0:	fa93 f3a3 	rbit	r3, r3
 8002ab4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002ab8:	4b0e      	ldr	r3, [pc, #56]	; (8002af4 <HAL_RCC_OscConfig+0x330>)
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ac0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002ac4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002ac8:	fa92 f2a2 	rbit	r2, r2
 8002acc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002ad0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002ad4:	fab2 f282 	clz	r2, r2
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	f042 0220 	orr.w	r2, r2, #32
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	f002 021f 	and.w	r2, r2, #31
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ab      	bne.n	8002a48 <HAL_RCC_OscConfig+0x284>
 8002af0:	e003      	b.n	8002afa <HAL_RCC_OscConfig+0x336>
 8002af2:	bf00      	nop
 8002af4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002afe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f000 817d 	beq.w	8002e0a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b10:	4ba6      	ldr	r3, [pc, #664]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 030c 	and.w	r3, r3, #12
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00b      	beq.n	8002b34 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b1c:	4ba3      	ldr	r3, [pc, #652]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 030c 	and.w	r3, r3, #12
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d172      	bne.n	8002c0e <HAL_RCC_OscConfig+0x44a>
 8002b28:	4ba0      	ldr	r3, [pc, #640]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d16c      	bne.n	8002c0e <HAL_RCC_OscConfig+0x44a>
 8002b34:	2302      	movs	r3, #2
 8002b36:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002b3e:	fa93 f3a3 	rbit	r3, r3
 8002b42:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002b46:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	fab3 f383 	clz	r3, r3
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d102      	bne.n	8002b64 <HAL_RCC_OscConfig+0x3a0>
 8002b5e:	4b93      	ldr	r3, [pc, #588]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	e013      	b.n	8002b8c <HAL_RCC_OscConfig+0x3c8>
 8002b64:	2302      	movs	r3, #2
 8002b66:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002b76:	2302      	movs	r3, #2
 8002b78:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002b7c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002b80:	fa93 f3a3 	rbit	r3, r3
 8002b84:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002b88:	4b88      	ldr	r3, [pc, #544]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002b92:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002b96:	fa92 f2a2 	rbit	r2, r2
 8002b9a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002b9e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002ba2:	fab2 f282 	clz	r2, r2
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	f042 0220 	orr.w	r2, r2, #32
 8002bac:	b2d2      	uxtb	r2, r2
 8002bae:	f002 021f 	and.w	r2, r2, #31
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00a      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x410>
 8002bbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d002      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	f000 be2e 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd4:	4b75      	ldr	r3, [pc, #468]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	21f8      	movs	r1, #248	; 0xf8
 8002bea:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002bf2:	fa91 f1a1 	rbit	r1, r1
 8002bf6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002bfa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002bfe:	fab1 f181 	clz	r1, r1
 8002c02:	b2c9      	uxtb	r1, r1
 8002c04:	408b      	lsls	r3, r1
 8002c06:	4969      	ldr	r1, [pc, #420]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c0c:	e0fd      	b.n	8002e0a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 8088 	beq.w	8002d30 <HAL_RCC_OscConfig+0x56c>
 8002c20:	2301      	movs	r3, #1
 8002c22:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002c2a:	fa93 f3a3 	rbit	r3, r3
 8002c2e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002c32:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c36:	fab3 f383 	clz	r3, r3
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	461a      	mov	r2, r3
 8002c48:	2301      	movs	r3, #1
 8002c4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7fe fcac 	bl	80015a8 <HAL_GetTick>
 8002c50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c54:	e00a      	b.n	8002c6c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c56:	f7fe fca7 	bl	80015a8 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d902      	bls.n	8002c6c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	f000 bde2 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002c7e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c82:	fab3 f383 	clz	r3, r3
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	095b      	lsrs	r3, r3, #5
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d102      	bne.n	8002c9c <HAL_RCC_OscConfig+0x4d8>
 8002c96:	4b45      	ldr	r3, [pc, #276]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	e013      	b.n	8002cc4 <HAL_RCC_OscConfig+0x500>
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002cae:	2302      	movs	r3, #2
 8002cb0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002cb4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002cc0:	4b3a      	ldr	r3, [pc, #232]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002cca:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002cce:	fa92 f2a2 	rbit	r2, r2
 8002cd2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002cd6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002cda:	fab2 f282 	clz	r2, r2
 8002cde:	b2d2      	uxtb	r2, r2
 8002ce0:	f042 0220 	orr.w	r2, r2, #32
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	f002 021f 	and.w	r2, r2, #31
 8002cea:	2101      	movs	r1, #1
 8002cec:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0af      	beq.n	8002c56 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf6:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	21f8      	movs	r1, #248	; 0xf8
 8002d0c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d10:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002d14:	fa91 f1a1 	rbit	r1, r1
 8002d18:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002d1c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002d20:	fab1 f181 	clz	r1, r1
 8002d24:	b2c9      	uxtb	r1, r1
 8002d26:	408b      	lsls	r3, r1
 8002d28:	4920      	ldr	r1, [pc, #128]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]
 8002d2e:	e06c      	b.n	8002e0a <HAL_RCC_OscConfig+0x646>
 8002d30:	2301      	movs	r3, #1
 8002d32:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002d3a:	fa93 f3a3 	rbit	r3, r3
 8002d3e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002d42:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d46:	fab3 f383 	clz	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	461a      	mov	r2, r3
 8002d58:	2300      	movs	r3, #0
 8002d5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5c:	f7fe fc24 	bl	80015a8 <HAL_GetTick>
 8002d60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d64:	e00a      	b.n	8002d7c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d66:	f7fe fc1f 	bl	80015a8 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d902      	bls.n	8002d7c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	f000 bd5a 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002d86:	fa93 f3a3 	rbit	r3, r3
 8002d8a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002d8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d92:	fab3 f383 	clz	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	095b      	lsrs	r3, r3, #5
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d104      	bne.n	8002db0 <HAL_RCC_OscConfig+0x5ec>
 8002da6:	4b01      	ldr	r3, [pc, #4]	; (8002dac <HAL_RCC_OscConfig+0x5e8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	e015      	b.n	8002dd8 <HAL_RCC_OscConfig+0x614>
 8002dac:	40021000 	.word	0x40021000
 8002db0:	2302      	movs	r3, #2
 8002db2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002dba:	fa93 f3a3 	rbit	r3, r3
 8002dbe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002dc8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002dcc:	fa93 f3a3 	rbit	r3, r3
 8002dd0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002dd4:	4bc8      	ldr	r3, [pc, #800]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	2202      	movs	r2, #2
 8002dda:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002dde:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002de2:	fa92 f2a2 	rbit	r2, r2
 8002de6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002dea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002dee:	fab2 f282 	clz	r2, r2
 8002df2:	b2d2      	uxtb	r2, r2
 8002df4:	f042 0220 	orr.w	r2, r2, #32
 8002df8:	b2d2      	uxtb	r2, r2
 8002dfa:	f002 021f 	and.w	r2, r2, #31
 8002dfe:	2101      	movs	r1, #1
 8002e00:	fa01 f202 	lsl.w	r2, r1, r2
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1ad      	bne.n	8002d66 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 8110 	beq.w	8003040 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d079      	beq.n	8002f24 <HAL_RCC_OscConfig+0x760>
 8002e30:	2301      	movs	r3, #1
 8002e32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002e42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e46:	fab3 f383 	clz	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4bab      	ldr	r3, [pc, #684]	; (80030fc <HAL_RCC_OscConfig+0x938>)
 8002e50:	4413      	add	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	461a      	mov	r2, r3
 8002e56:	2301      	movs	r3, #1
 8002e58:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5a:	f7fe fba5 	bl	80015a8 <HAL_GetTick>
 8002e5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e62:	e00a      	b.n	8002e7a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e64:	f7fe fba0 	bl	80015a8 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d902      	bls.n	8002e7a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	f000 bcdb 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e80:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e84:	fa93 f3a3 	rbit	r3, r3
 8002e88:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e90:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002e94:	2202      	movs	r2, #2
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	fa93 f2a3 	rbit	r2, r3
 8002ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eaa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002eb8:	2202      	movs	r2, #2
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	fa93 f2a3 	rbit	r2, r3
 8002eca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ece:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ed2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed4:	4b88      	ldr	r3, [pc, #544]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 8002ed6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ed8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002edc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ee0:	2102      	movs	r1, #2
 8002ee2:	6019      	str	r1, [r3, #0]
 8002ee4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	fa93 f1a3 	rbit	r1, r3
 8002ef2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002efa:	6019      	str	r1, [r3, #0]
  return result;
 8002efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f00:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	f003 031f 	and.w	r3, r3, #31
 8002f16:	2101      	movs	r1, #1
 8002f18:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0a0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x6a0>
 8002f22:	e08d      	b.n	8003040 <HAL_RCC_OscConfig+0x87c>
 8002f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f28:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f34:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	fa93 f2a3 	rbit	r2, r3
 8002f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f42:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f46:	601a      	str	r2, [r3, #0]
  return result;
 8002f48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f4c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f50:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f52:	fab3 f383 	clz	r3, r3
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4b68      	ldr	r3, [pc, #416]	; (80030fc <HAL_RCC_OscConfig+0x938>)
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	461a      	mov	r2, r3
 8002f62:	2300      	movs	r3, #0
 8002f64:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f66:	f7fe fb1f 	bl	80015a8 <HAL_GetTick>
 8002f6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f70:	f7fe fb1a 	bl	80015a8 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d902      	bls.n	8002f86 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	f000 bc55 	b.w	8003830 <HAL_RCC_OscConfig+0x106c>
 8002f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f8e:	2202      	movs	r2, #2
 8002f90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f96:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	fa93 f2a3 	rbit	r2, r3
 8002fa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	fa93 f2a3 	rbit	r2, r3
 8002fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fde:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	fa93 f2a3 	rbit	r2, r3
 8002fe8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ff0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff2:	4b41      	ldr	r3, [pc, #260]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 8002ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ff6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002ffe:	2102      	movs	r1, #2
 8003000:	6019      	str	r1, [r3, #0]
 8003002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003006:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	fa93 f1a3 	rbit	r1, r3
 8003010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003014:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003018:	6019      	str	r1, [r3, #0]
  return result;
 800301a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800301e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	fab3 f383 	clz	r3, r3
 8003028:	b2db      	uxtb	r3, r3
 800302a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800302e:	b2db      	uxtb	r3, r3
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	2101      	movs	r1, #1
 8003036:	fa01 f303 	lsl.w	r3, r1, r3
 800303a:	4013      	ands	r3, r2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d197      	bne.n	8002f70 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003044:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 81a1 	beq.w	8003398 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003056:	2300      	movs	r3, #0
 8003058:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800305c:	4b26      	ldr	r3, [pc, #152]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d116      	bne.n	8003096 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003068:	4b23      	ldr	r3, [pc, #140]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	4a22      	ldr	r2, [pc, #136]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 800306e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003072:	61d3      	str	r3, [r2, #28]
 8003074:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 8003076:	69db      	ldr	r3, [r3, #28]
 8003078:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800307c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003080:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800308a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800308e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003090:	2301      	movs	r3, #1
 8003092:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003096:	4b1a      	ldr	r3, [pc, #104]	; (8003100 <HAL_RCC_OscConfig+0x93c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d11a      	bne.n	80030d8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030a2:	4b17      	ldr	r3, [pc, #92]	; (8003100 <HAL_RCC_OscConfig+0x93c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a16      	ldr	r2, [pc, #88]	; (8003100 <HAL_RCC_OscConfig+0x93c>)
 80030a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ae:	f7fe fa7b 	bl	80015a8 <HAL_GetTick>
 80030b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b6:	e009      	b.n	80030cc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030b8:	f7fe fa76 	bl	80015a8 <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b64      	cmp	r3, #100	; 0x64
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e3b1      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030cc:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <HAL_RCC_OscConfig+0x93c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0ef      	beq.n	80030b8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d10d      	bne.n	8003104 <HAL_RCC_OscConfig+0x940>
 80030e8:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4a02      	ldr	r2, [pc, #8]	; (80030f8 <HAL_RCC_OscConfig+0x934>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	6213      	str	r3, [r2, #32]
 80030f4:	e03c      	b.n	8003170 <HAL_RCC_OscConfig+0x9ac>
 80030f6:	bf00      	nop
 80030f8:	40021000 	.word	0x40021000
 80030fc:	10908120 	.word	0x10908120
 8003100:	40007000 	.word	0x40007000
 8003104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003108:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10c      	bne.n	800312e <HAL_RCC_OscConfig+0x96a>
 8003114:	4bc1      	ldr	r3, [pc, #772]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	4ac0      	ldr	r2, [pc, #768]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	6213      	str	r3, [r2, #32]
 8003120:	4bbe      	ldr	r3, [pc, #760]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4abd      	ldr	r2, [pc, #756]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003126:	f023 0304 	bic.w	r3, r3, #4
 800312a:	6213      	str	r3, [r2, #32]
 800312c:	e020      	b.n	8003170 <HAL_RCC_OscConfig+0x9ac>
 800312e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003132:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	2b05      	cmp	r3, #5
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x994>
 800313e:	4bb7      	ldr	r3, [pc, #732]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	4ab6      	ldr	r2, [pc, #728]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003144:	f043 0304 	orr.w	r3, r3, #4
 8003148:	6213      	str	r3, [r2, #32]
 800314a:	4bb4      	ldr	r3, [pc, #720]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800314c:	6a1b      	ldr	r3, [r3, #32]
 800314e:	4ab3      	ldr	r2, [pc, #716]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6213      	str	r3, [r2, #32]
 8003156:	e00b      	b.n	8003170 <HAL_RCC_OscConfig+0x9ac>
 8003158:	4bb0      	ldr	r3, [pc, #704]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	4aaf      	ldr	r2, [pc, #700]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	6213      	str	r3, [r2, #32]
 8003164:	4bad      	ldr	r3, [pc, #692]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	4aac      	ldr	r2, [pc, #688]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800316a:	f023 0304 	bic.w	r3, r3, #4
 800316e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003174:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 8081 	beq.w	8003284 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003182:	f7fe fa11 	bl	80015a8 <HAL_GetTick>
 8003186:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318a:	e00b      	b.n	80031a4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7fe fa0c 	bl	80015a8 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	; 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e345      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
 80031a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80031ac:	2202      	movs	r2, #2
 80031ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	fa93 f2a3 	rbit	r2, r3
 80031be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031cc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80031d0:	2202      	movs	r2, #2
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	fa93 f2a3 	rbit	r2, r3
 80031e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80031ea:	601a      	str	r2, [r3, #0]
  return result;
 80031ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80031f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f6:	fab3 f383 	clz	r3, r3
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	095b      	lsrs	r3, r3, #5
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	f043 0302 	orr.w	r3, r3, #2
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d102      	bne.n	8003210 <HAL_RCC_OscConfig+0xa4c>
 800320a:	4b84      	ldr	r3, [pc, #528]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	e013      	b.n	8003238 <HAL_RCC_OscConfig+0xa74>
 8003210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003214:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003218:	2202      	movs	r2, #2
 800321a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003220:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	fa93 f2a3 	rbit	r2, r3
 800322a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	4b79      	ldr	r3, [pc, #484]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800323c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003240:	2102      	movs	r1, #2
 8003242:	6011      	str	r1, [r2, #0]
 8003244:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003248:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800324c:	6812      	ldr	r2, [r2, #0]
 800324e:	fa92 f1a2 	rbit	r1, r2
 8003252:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003256:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800325a:	6011      	str	r1, [r2, #0]
  return result;
 800325c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003260:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	fab2 f282 	clz	r2, r2
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	f002 021f 	and.w	r2, r2, #31
 8003276:	2101      	movs	r1, #1
 8003278:	fa01 f202 	lsl.w	r2, r1, r2
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d084      	beq.n	800318c <HAL_RCC_OscConfig+0x9c8>
 8003282:	e07f      	b.n	8003384 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003284:	f7fe f990 	bl	80015a8 <HAL_GetTick>
 8003288:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800328c:	e00b      	b.n	80032a6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800328e:	f7fe f98b 	bl	80015a8 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	f241 3288 	movw	r2, #5000	; 0x1388
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e2c4      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
 80032a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032aa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80032ae:	2202      	movs	r2, #2
 80032b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	fa93 f2a3 	rbit	r2, r3
 80032c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80032d2:	2202      	movs	r2, #2
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032da:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	fa93 f2a3 	rbit	r2, r3
 80032e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80032ec:	601a      	str	r2, [r3, #0]
  return result;
 80032ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80032f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f8:	fab3 f383 	clz	r3, r3
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	095b      	lsrs	r3, r3, #5
 8003300:	b2db      	uxtb	r3, r3
 8003302:	f043 0302 	orr.w	r3, r3, #2
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d102      	bne.n	8003312 <HAL_RCC_OscConfig+0xb4e>
 800330c:	4b43      	ldr	r3, [pc, #268]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	e013      	b.n	800333a <HAL_RCC_OscConfig+0xb76>
 8003312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003316:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800331a:	2202      	movs	r2, #2
 800331c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003322:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	fa93 f2a3 	rbit	r2, r3
 800332c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003330:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	4b39      	ldr	r3, [pc, #228]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800333e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003342:	2102      	movs	r1, #2
 8003344:	6011      	str	r1, [r2, #0]
 8003346:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800334a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800334e:	6812      	ldr	r2, [r2, #0]
 8003350:	fa92 f1a2 	rbit	r1, r2
 8003354:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003358:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800335c:	6011      	str	r1, [r2, #0]
  return result;
 800335e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003362:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	fab2 f282 	clz	r2, r2
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	f002 021f 	and.w	r2, r2, #31
 8003378:	2101      	movs	r1, #1
 800337a:	fa01 f202 	lsl.w	r2, r1, r2
 800337e:	4013      	ands	r3, r2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d184      	bne.n	800328e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003384:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003388:	2b01      	cmp	r3, #1
 800338a:	d105      	bne.n	8003398 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800338c:	4b23      	ldr	r3, [pc, #140]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	4a22      	ldr	r2, [pc, #136]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 8003392:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003396:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003398:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800339c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 8242 	beq.w	800382e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033aa:	4b1c      	ldr	r3, [pc, #112]	; (800341c <HAL_RCC_OscConfig+0xc58>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f003 030c 	and.w	r3, r3, #12
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	f000 8213 	beq.w	80037de <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	f040 8162 	bne.w	800368e <HAL_RCC_OscConfig+0xeca>
 80033ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ce:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80033d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033dc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	fa93 f2a3 	rbit	r2, r3
 80033e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ea:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80033ee:	601a      	str	r2, [r3, #0]
  return result;
 80033f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80033f8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003404:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	461a      	mov	r2, r3
 800340c:	2300      	movs	r3, #0
 800340e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003410:	f7fe f8ca 	bl	80015a8 <HAL_GetTick>
 8003414:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003418:	e00c      	b.n	8003434 <HAL_RCC_OscConfig+0xc70>
 800341a:	bf00      	nop
 800341c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003420:	f7fe f8c2 	bl	80015a8 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e1fd      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
 8003434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003438:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800343c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003446:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	fa93 f2a3 	rbit	r2, r3
 8003450:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003454:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003458:	601a      	str	r2, [r3, #0]
  return result;
 800345a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003462:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	b2db      	uxtb	r3, r3
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d102      	bne.n	800347e <HAL_RCC_OscConfig+0xcba>
 8003478:	4bb0      	ldr	r3, [pc, #704]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	e027      	b.n	80034ce <HAL_RCC_OscConfig+0xd0a>
 800347e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003482:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003486:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800348a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003490:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	fa93 f2a3 	rbit	r2, r3
 800349a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800349e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80034ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	fa93 f2a3 	rbit	r2, r3
 80034c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	4b9c      	ldr	r3, [pc, #624]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034d2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80034d6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034da:	6011      	str	r1, [r2, #0]
 80034dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034e0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80034e4:	6812      	ldr	r2, [r2, #0]
 80034e6:	fa92 f1a2 	rbit	r1, r2
 80034ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034ee:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80034f2:	6011      	str	r1, [r2, #0]
  return result;
 80034f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034f8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	fab2 f282 	clz	r2, r2
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	f042 0220 	orr.w	r2, r2, #32
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	f002 021f 	and.w	r2, r2, #31
 800350e:	2101      	movs	r1, #1
 8003510:	fa01 f202 	lsl.w	r2, r1, r2
 8003514:	4013      	ands	r3, r2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d182      	bne.n	8003420 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800351a:	4b88      	ldr	r3, [pc, #544]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003526:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800352e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003532:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	430b      	orrs	r3, r1
 800353c:	497f      	ldr	r1, [pc, #508]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]
 8003542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003546:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800354a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800354e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003554:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	fa93 f2a3 	rbit	r2, r3
 800355e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003562:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003566:	601a      	str	r2, [r3, #0]
  return result;
 8003568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800356c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003570:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003572:	fab3 f383 	clz	r3, r3
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800357c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	461a      	mov	r2, r3
 8003584:	2301      	movs	r3, #1
 8003586:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003588:	f7fe f80e 	bl	80015a8 <HAL_GetTick>
 800358c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003590:	e009      	b.n	80035a6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003592:	f7fe f809 	bl	80015a8 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e144      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
 80035a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035aa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80035ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	fa93 f2a3 	rbit	r2, r3
 80035c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80035ca:	601a      	str	r2, [r3, #0]
  return result;
 80035cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80035d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035d6:	fab3 f383 	clz	r3, r3
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	095b      	lsrs	r3, r3, #5
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d102      	bne.n	80035f0 <HAL_RCC_OscConfig+0xe2c>
 80035ea:	4b54      	ldr	r3, [pc, #336]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	e027      	b.n	8003640 <HAL_RCC_OscConfig+0xe7c>
 80035f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80035f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	fa93 f2a3 	rbit	r2, r3
 800360c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003610:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800361a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800361e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003628:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	fa93 f2a3 	rbit	r2, r3
 8003632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003636:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	4b3f      	ldr	r3, [pc, #252]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003644:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003648:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800364c:	6011      	str	r1, [r2, #0]
 800364e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003652:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	fa92 f1a2 	rbit	r1, r2
 800365c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003660:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003664:	6011      	str	r1, [r2, #0]
  return result;
 8003666:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800366a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	fab2 f282 	clz	r2, r2
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	f042 0220 	orr.w	r2, r2, #32
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f002 021f 	and.w	r2, r2, #31
 8003680:	2101      	movs	r1, #1
 8003682:	fa01 f202 	lsl.w	r2, r1, r2
 8003686:	4013      	ands	r3, r2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d082      	beq.n	8003592 <HAL_RCC_OscConfig+0xdce>
 800368c:	e0cf      	b.n	800382e <HAL_RCC_OscConfig+0x106a>
 800368e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003692:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003696:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800369a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036a0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	fa93 f2a3 	rbit	r2, r3
 80036aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ae:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80036b2:	601a      	str	r2, [r3, #0]
  return result;
 80036b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80036bc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036be:	fab3 f383 	clz	r3, r3
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80036c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	461a      	mov	r2, r3
 80036d0:	2300      	movs	r3, #0
 80036d2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d4:	f7fd ff68 	bl	80015a8 <HAL_GetTick>
 80036d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036dc:	e009      	b.n	80036f2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036de:	f7fd ff63 	bl	80015a8 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e09e      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
 80036f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80036fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003704:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	fa93 f2a3 	rbit	r2, r3
 800370e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003712:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003716:	601a      	str	r2, [r3, #0]
  return result;
 8003718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800371c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003720:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	095b      	lsrs	r3, r3, #5
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	d104      	bne.n	8003740 <HAL_RCC_OscConfig+0xf7c>
 8003736:	4b01      	ldr	r3, [pc, #4]	; (800373c <HAL_RCC_OscConfig+0xf78>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	e029      	b.n	8003790 <HAL_RCC_OscConfig+0xfcc>
 800373c:	40021000 	.word	0x40021000
 8003740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003744:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003748:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800374c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003752:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	fa93 f2a3 	rbit	r2, r3
 800375c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003760:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800376a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800376e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003778:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	fa93 f2a3 	rbit	r2, r3
 8003782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003786:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <HAL_RCC_OscConfig+0x1078>)
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003794:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003798:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800379c:	6011      	str	r1, [r2, #0]
 800379e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037a2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	fa92 f1a2 	rbit	r1, r2
 80037ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037b0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80037b4:	6011      	str	r1, [r2, #0]
  return result;
 80037b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037ba:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	fab2 f282 	clz	r2, r2
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	f042 0220 	orr.w	r2, r2, #32
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	f002 021f 	and.w	r2, r2, #31
 80037d0:	2101      	movs	r1, #1
 80037d2:	fa01 f202 	lsl.w	r2, r1, r2
 80037d6:	4013      	ands	r3, r2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d180      	bne.n	80036de <HAL_RCC_OscConfig+0xf1a>
 80037dc:	e027      	b.n	800382e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d101      	bne.n	80037f2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e01e      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037f2:	4b12      	ldr	r3, [pc, #72]	; (800383c <HAL_RCC_OscConfig+0x1078>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80037fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80037fe:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003806:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	429a      	cmp	r2, r3
 8003810:	d10b      	bne.n	800382a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003812:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003816:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800381a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800381e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003826:	429a      	cmp	r2, r3
 8003828:	d001      	beq.n	800382e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40021000 	.word	0x40021000

08003840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b09e      	sub	sp, #120	; 0x78
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800384a:	2300      	movs	r3, #0
 800384c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e162      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003858:	4b90      	ldr	r3, [pc, #576]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	429a      	cmp	r2, r3
 8003864:	d910      	bls.n	8003888 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003866:	4b8d      	ldr	r3, [pc, #564]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 0207 	bic.w	r2, r3, #7
 800386e:	498b      	ldr	r1, [pc, #556]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003876:	4b89      	ldr	r3, [pc, #548]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e14a      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d008      	beq.n	80038a6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003894:	4b82      	ldr	r3, [pc, #520]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	497f      	ldr	r1, [pc, #508]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80dc 	beq.w	8003a6c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d13c      	bne.n	8003936 <HAL_RCC_ClockConfig+0xf6>
 80038bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038c0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038c4:	fa93 f3a3 	rbit	r3, r3
 80038c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80038ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038cc:	fab3 f383 	clz	r3, r3
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f043 0301 	orr.w	r3, r3, #1
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d102      	bne.n	80038e6 <HAL_RCC_ClockConfig+0xa6>
 80038e0:	4b6f      	ldr	r3, [pc, #444]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	e00f      	b.n	8003906 <HAL_RCC_ClockConfig+0xc6>
 80038e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038ee:	fa93 f3a3 	rbit	r3, r3
 80038f2:	667b      	str	r3, [r7, #100]	; 0x64
 80038f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038f8:	663b      	str	r3, [r7, #96]	; 0x60
 80038fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038fc:	fa93 f3a3 	rbit	r3, r3
 8003900:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003902:	4b67      	ldr	r3, [pc, #412]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800390a:	65ba      	str	r2, [r7, #88]	; 0x58
 800390c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800390e:	fa92 f2a2 	rbit	r2, r2
 8003912:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003914:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003916:	fab2 f282 	clz	r2, r2
 800391a:	b2d2      	uxtb	r2, r2
 800391c:	f042 0220 	orr.w	r2, r2, #32
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	f002 021f 	and.w	r2, r2, #31
 8003926:	2101      	movs	r1, #1
 8003928:	fa01 f202 	lsl.w	r2, r1, r2
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d17b      	bne.n	8003a2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0f3      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2b02      	cmp	r3, #2
 800393c:	d13c      	bne.n	80039b8 <HAL_RCC_ClockConfig+0x178>
 800393e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003942:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003944:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800394c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800394e:	fab3 f383 	clz	r3, r3
 8003952:	b2db      	uxtb	r3, r3
 8003954:	095b      	lsrs	r3, r3, #5
 8003956:	b2db      	uxtb	r3, r3
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b01      	cmp	r3, #1
 8003960:	d102      	bne.n	8003968 <HAL_RCC_ClockConfig+0x128>
 8003962:	4b4f      	ldr	r3, [pc, #316]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	e00f      	b.n	8003988 <HAL_RCC_ClockConfig+0x148>
 8003968:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800396c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003970:	fa93 f3a3 	rbit	r3, r3
 8003974:	647b      	str	r3, [r7, #68]	; 0x44
 8003976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800397a:	643b      	str	r3, [r7, #64]	; 0x40
 800397c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800397e:	fa93 f3a3 	rbit	r3, r3
 8003982:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003984:	4b46      	ldr	r3, [pc, #280]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800398c:	63ba      	str	r2, [r7, #56]	; 0x38
 800398e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003990:	fa92 f2a2 	rbit	r2, r2
 8003994:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003998:	fab2 f282 	clz	r2, r2
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	f042 0220 	orr.w	r2, r2, #32
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	f002 021f 	and.w	r2, r2, #31
 80039a8:	2101      	movs	r1, #1
 80039aa:	fa01 f202 	lsl.w	r2, r1, r2
 80039ae:	4013      	ands	r3, r2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d13a      	bne.n	8003a2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e0b2      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
 80039b8:	2302      	movs	r3, #2
 80039ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c6:	fab3 f383 	clz	r3, r3
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	095b      	lsrs	r3, r3, #5
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d102      	bne.n	80039e0 <HAL_RCC_ClockConfig+0x1a0>
 80039da:	4b31      	ldr	r3, [pc, #196]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	e00d      	b.n	80039fc <HAL_RCC_ClockConfig+0x1bc>
 80039e0:	2302      	movs	r3, #2
 80039e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e6:	fa93 f3a3 	rbit	r3, r3
 80039ea:	627b      	str	r3, [r7, #36]	; 0x24
 80039ec:	2302      	movs	r3, #2
 80039ee:	623b      	str	r3, [r7, #32]
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	61fb      	str	r3, [r7, #28]
 80039f8:	4b29      	ldr	r3, [pc, #164]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	2202      	movs	r2, #2
 80039fe:	61ba      	str	r2, [r7, #24]
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	fa92 f2a2 	rbit	r2, r2
 8003a06:	617a      	str	r2, [r7, #20]
  return result;
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	fab2 f282 	clz	r2, r2
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	f042 0220 	orr.w	r2, r2, #32
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	f002 021f 	and.w	r2, r2, #31
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e079      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a2a:	4b1d      	ldr	r3, [pc, #116]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f023 0203 	bic.w	r2, r3, #3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	491a      	ldr	r1, [pc, #104]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a3c:	f7fd fdb4 	bl	80015a8 <HAL_GetTick>
 8003a40:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	e00a      	b.n	8003a5a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a44:	f7fd fdb0 	bl	80015a8 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e061      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a5a:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <HAL_RCC_ClockConfig+0x260>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 020c 	and.w	r2, r3, #12
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d1eb      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a6c:	4b0b      	ldr	r3, [pc, #44]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d214      	bcs.n	8003aa4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7a:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 0207 	bic.w	r2, r3, #7
 8003a82:	4906      	ldr	r1, [pc, #24]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8a:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <HAL_RCC_ClockConfig+0x25c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d005      	beq.n	8003aa4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e040      	b.n	8003b1e <HAL_RCC_ClockConfig+0x2de>
 8003a9c:	40022000 	.word	0x40022000
 8003aa0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0304 	and.w	r3, r3, #4
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d008      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	491a      	ldr	r1, [pc, #104]	; (8003b28 <HAL_RCC_ClockConfig+0x2e8>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d009      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ace:	4b16      	ldr	r3, [pc, #88]	; (8003b28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	4912      	ldr	r1, [pc, #72]	; (8003b28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ae2:	f000 f829 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003ae6:	4601      	mov	r1, r0
 8003ae8:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <HAL_RCC_ClockConfig+0x2e8>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003af0:	22f0      	movs	r2, #240	; 0xf0
 8003af2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	fa92 f2a2 	rbit	r2, r2
 8003afa:	60fa      	str	r2, [r7, #12]
  return result;
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	fab2 f282 	clz	r2, r2
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	40d3      	lsrs	r3, r2
 8003b06:	4a09      	ldr	r2, [pc, #36]	; (8003b2c <HAL_RCC_ClockConfig+0x2ec>)
 8003b08:	5cd3      	ldrb	r3, [r2, r3]
 8003b0a:	fa21 f303 	lsr.w	r3, r1, r3
 8003b0e:	4a08      	ldr	r2, [pc, #32]	; (8003b30 <HAL_RCC_ClockConfig+0x2f0>)
 8003b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003b12:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <HAL_RCC_ClockConfig+0x2f4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fd fd02 	bl	8001520 <HAL_InitTick>
  
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3778      	adds	r7, #120	; 0x78
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	08008e48 	.word	0x08008e48
 8003b30:	2000000c 	.word	0x2000000c
 8003b34:	20000010 	.word	0x20000010

08003b38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b08b      	sub	sp, #44	; 0x2c
 8003b3c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61fb      	str	r3, [r7, #28]
 8003b42:	2300      	movs	r3, #0
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	2300      	movs	r3, #0
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003b52:	4b29      	ldr	r3, [pc, #164]	; (8003bf8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d002      	beq.n	8003b68 <HAL_RCC_GetSysClockFreq+0x30>
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d003      	beq.n	8003b6e <HAL_RCC_GetSysClockFreq+0x36>
 8003b66:	e03c      	b.n	8003be2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b68:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b6a:	623b      	str	r3, [r7, #32]
      break;
 8003b6c:	e03c      	b.n	8003be8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003b74:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003b78:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	fa92 f2a2 	rbit	r2, r2
 8003b80:	607a      	str	r2, [r7, #4]
  return result;
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	fab2 f282 	clz	r2, r2
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	40d3      	lsrs	r3, r2
 8003b8c:	4a1c      	ldr	r2, [pc, #112]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003b8e:	5cd3      	ldrb	r3, [r2, r3]
 8003b90:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	220f      	movs	r2, #15
 8003b9c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	fa92 f2a2 	rbit	r2, r2
 8003ba4:	60fa      	str	r2, [r7, #12]
  return result;
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	fab2 f282 	clz	r2, r2
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	40d3      	lsrs	r3, r2
 8003bb0:	4a14      	ldr	r2, [pc, #80]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003bb2:	5cd3      	ldrb	r3, [r2, r3]
 8003bb4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003bc0:	4a0e      	ldr	r2, [pc, #56]	; (8003bfc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	fb02 f303 	mul.w	r3, r2, r3
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24
 8003bd0:	e004      	b.n	8003bdc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	4a0c      	ldr	r2, [pc, #48]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003bd6:	fb02 f303 	mul.w	r3, r2, r3
 8003bda:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	623b      	str	r3, [r7, #32]
      break;
 8003be0:	e002      	b.n	8003be8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003be2:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003be4:	623b      	str	r3, [r7, #32]
      break;
 8003be6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003be8:	6a3b      	ldr	r3, [r7, #32]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	372c      	adds	r7, #44	; 0x2c
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	007a1200 	.word	0x007a1200
 8003c00:	08008e60 	.word	0x08008e60
 8003c04:	08008e70 	.word	0x08008e70
 8003c08:	003d0900 	.word	0x003d0900

08003c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	2000000c 	.word	0x2000000c

08003c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003c2a:	f7ff ffef 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c2e:	4601      	mov	r1, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c38:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003c3c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	fa92 f2a2 	rbit	r2, r2
 8003c44:	603a      	str	r2, [r7, #0]
  return result;
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	fab2 f282 	clz	r2, r2
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	40d3      	lsrs	r3, r2
 8003c50:	4a04      	ldr	r2, [pc, #16]	; (8003c64 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003c52:	5cd3      	ldrb	r3, [r2, r3]
 8003c54:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40021000 	.word	0x40021000
 8003c64:	08008e58 	.word	0x08008e58

08003c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003c6e:	f7ff ffcd 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c72:	4601      	mov	r1, r0
 8003c74:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003c7c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003c80:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	fa92 f2a2 	rbit	r2, r2
 8003c88:	603a      	str	r2, [r7, #0]
  return result;
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	fab2 f282 	clz	r2, r2
 8003c90:	b2d2      	uxtb	r2, r2
 8003c92:	40d3      	lsrs	r3, r2
 8003c94:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	08008e58 	.word	0x08008e58

08003cac <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b092      	sub	sp, #72	; 0x48
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80cd 	beq.w	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cd0:	4b86      	ldr	r3, [pc, #536]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10e      	bne.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cdc:	4b83      	ldr	r3, [pc, #524]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	4a82      	ldr	r2, [pc, #520]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ce2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	61d3      	str	r3, [r2, #28]
 8003ce8:	4b80      	ldr	r3, [pc, #512]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfa:	4b7d      	ldr	r3, [pc, #500]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d118      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d06:	4b7a      	ldr	r3, [pc, #488]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a79      	ldr	r2, [pc, #484]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d10:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d12:	f7fd fc49 	bl	80015a8 <HAL_GetTick>
 8003d16:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d18:	e008      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1a:	f7fd fc45 	bl	80015a8 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b64      	cmp	r3, #100	; 0x64
 8003d26:	d901      	bls.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e0db      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2c:	4b70      	ldr	r3, [pc, #448]	; (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0f0      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d38:	4b6c      	ldr	r3, [pc, #432]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d40:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d07d      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d076      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d56:	4b65      	ldr	r3, [pc, #404]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d64:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d68:	fa93 f3a3 	rbit	r3, r3
 8003d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d70:	fab3 f383 	clz	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	4b5e      	ldr	r3, [pc, #376]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d7a:	4413      	add	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	461a      	mov	r2, r3
 8003d80:	2301      	movs	r3, #1
 8003d82:	6013      	str	r3, [r2, #0]
 8003d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d94:	fab3 f383 	clz	r3, r3
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4b55      	ldr	r3, [pc, #340]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d9e:	4413      	add	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	461a      	mov	r2, r3
 8003da4:	2300      	movs	r3, #0
 8003da6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003da8:	4a50      	ldr	r2, [pc, #320]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dac:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d045      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7fd fbf6 	bl	80015a8 <HAL_GetTick>
 8003dbc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbe:	e00a      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc0:	f7fd fbf2 	bl	80015a8 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e086      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ddc:	fa93 f3a3 	rbit	r3, r3
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
 8003de2:	2302      	movs	r3, #2
 8003de4:	623b      	str	r3, [r7, #32]
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	fa93 f3a3 	rbit	r3, r3
 8003dec:	61fb      	str	r3, [r7, #28]
  return result;
 8003dee:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df0:	fab3 f383 	clz	r3, r3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	095b      	lsrs	r3, r3, #5
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	f043 0302 	orr.w	r3, r3, #2
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d102      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e04:	4b39      	ldr	r3, [pc, #228]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	e007      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	fa93 f3a3 	rbit	r3, r3
 8003e14:	617b      	str	r3, [r7, #20]
 8003e16:	4b35      	ldr	r3, [pc, #212]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	613a      	str	r2, [r7, #16]
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	fa92 f2a2 	rbit	r2, r2
 8003e24:	60fa      	str	r2, [r7, #12]
  return result;
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	fab2 f282 	clz	r2, r2
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	f002 021f 	and.w	r2, r2, #31
 8003e38:	2101      	movs	r1, #1
 8003e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3e:	4013      	ands	r3, r2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0bd      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003e44:	4b29      	ldr	r3, [pc, #164]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4926      	ldr	r1, [pc, #152]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d105      	bne.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e5e:	4b23      	ldr	r3, [pc, #140]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	4a22      	ldr	r2, [pc, #136]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e68:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e76:	4b1d      	ldr	r3, [pc, #116]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	f023 0203 	bic.w	r2, r3, #3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	491a      	ldr	r1, [pc, #104]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0320 	and.w	r3, r3, #32
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d008      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e94:	4b15      	ldr	r3, [pc, #84]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e98:	f023 0210 	bic.w	r2, r3, #16
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4912      	ldr	r1, [pc, #72]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003eb2:	4b0e      	ldr	r3, [pc, #56]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	490b      	ldr	r1, [pc, #44]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d008      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	4903      	ldr	r1, [pc, #12]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3748      	adds	r7, #72	; 0x48
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40007000 	.word	0x40007000
 8003ef4:	10908100 	.word	0x10908100

08003ef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e049      	b.n	8003f9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d106      	bne.n	8003f24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7fd f900 	bl	8001124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3304      	adds	r3, #4
 8003f34:	4619      	mov	r1, r3
 8003f36:	4610      	mov	r0, r2
 8003f38:	f000 fc2c 	bl	8004794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b082      	sub	sp, #8
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e049      	b.n	800404c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d106      	bne.n	8003fd2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f841 	bl	8004054 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	f000 fbd5 	bl	8004794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d109      	bne.n	8004090 <HAL_TIM_PWM_Start_IT+0x28>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e03c      	b.n	800410a <HAL_TIM_PWM_Start_IT+0xa2>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	2b04      	cmp	r3, #4
 8004094:	d109      	bne.n	80040aa <HAL_TIM_PWM_Start_IT+0x42>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e02f      	b.n	800410a <HAL_TIM_PWM_Start_IT+0xa2>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d109      	bne.n	80040c4 <HAL_TIM_PWM_Start_IT+0x5c>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	bf14      	ite	ne
 80040bc:	2301      	movne	r3, #1
 80040be:	2300      	moveq	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	e022      	b.n	800410a <HAL_TIM_PWM_Start_IT+0xa2>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2b0c      	cmp	r3, #12
 80040c8:	d109      	bne.n	80040de <HAL_TIM_PWM_Start_IT+0x76>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	bf14      	ite	ne
 80040d6:	2301      	movne	r3, #1
 80040d8:	2300      	moveq	r3, #0
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	e015      	b.n	800410a <HAL_TIM_PWM_Start_IT+0xa2>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b10      	cmp	r3, #16
 80040e2:	d109      	bne.n	80040f8 <HAL_TIM_PWM_Start_IT+0x90>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	bf14      	ite	ne
 80040f0:	2301      	movne	r3, #1
 80040f2:	2300      	moveq	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	e008      	b.n	800410a <HAL_TIM_PWM_Start_IT+0xa2>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b01      	cmp	r3, #1
 8004102:	bf14      	ite	ne
 8004104:	2301      	movne	r3, #1
 8004106:	2300      	moveq	r3, #0
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e0d3      	b.n	80042ba <HAL_TIM_PWM_Start_IT+0x252>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <HAL_TIM_PWM_Start_IT+0xba>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004120:	e023      	b.n	800416a <HAL_TIM_PWM_Start_IT+0x102>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b04      	cmp	r3, #4
 8004126:	d104      	bne.n	8004132 <HAL_TIM_PWM_Start_IT+0xca>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004130:	e01b      	b.n	800416a <HAL_TIM_PWM_Start_IT+0x102>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b08      	cmp	r3, #8
 8004136:	d104      	bne.n	8004142 <HAL_TIM_PWM_Start_IT+0xda>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004140:	e013      	b.n	800416a <HAL_TIM_PWM_Start_IT+0x102>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b0c      	cmp	r3, #12
 8004146:	d104      	bne.n	8004152 <HAL_TIM_PWM_Start_IT+0xea>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004150:	e00b      	b.n	800416a <HAL_TIM_PWM_Start_IT+0x102>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b10      	cmp	r3, #16
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Start_IT+0xfa>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004160:	e003      	b.n	800416a <HAL_TIM_PWM_Start_IT+0x102>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b0c      	cmp	r3, #12
 800416e:	d841      	bhi.n	80041f4 <HAL_TIM_PWM_Start_IT+0x18c>
 8004170:	a201      	add	r2, pc, #4	; (adr r2, 8004178 <HAL_TIM_PWM_Start_IT+0x110>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	080041ad 	.word	0x080041ad
 800417c:	080041f5 	.word	0x080041f5
 8004180:	080041f5 	.word	0x080041f5
 8004184:	080041f5 	.word	0x080041f5
 8004188:	080041bf 	.word	0x080041bf
 800418c:	080041f5 	.word	0x080041f5
 8004190:	080041f5 	.word	0x080041f5
 8004194:	080041f5 	.word	0x080041f5
 8004198:	080041d1 	.word	0x080041d1
 800419c:	080041f5 	.word	0x080041f5
 80041a0:	080041f5 	.word	0x080041f5
 80041a4:	080041f5 	.word	0x080041f5
 80041a8:	080041e3 	.word	0x080041e3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68da      	ldr	r2, [r3, #12]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f042 0202 	orr.w	r2, r2, #2
 80041ba:	60da      	str	r2, [r3, #12]
      break;
 80041bc:	e01d      	b.n	80041fa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68da      	ldr	r2, [r3, #12]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f042 0204 	orr.w	r2, r2, #4
 80041cc:	60da      	str	r2, [r3, #12]
      break;
 80041ce:	e014      	b.n	80041fa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0208 	orr.w	r2, r2, #8
 80041de:	60da      	str	r2, [r3, #12]
      break;
 80041e0:	e00b      	b.n	80041fa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f042 0210 	orr.w	r2, r2, #16
 80041f0:	60da      	str	r2, [r3, #12]
      break;
 80041f2:	e002      	b.n	80041fa <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
      break;
 80041f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d15b      	bne.n	80042b8 <HAL_TIM_PWM_Start_IT+0x250>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2201      	movs	r2, #1
 8004206:	6839      	ldr	r1, [r7, #0]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fde1 	bl	8004dd0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a2c      	ldr	r2, [pc, #176]	; (80042c4 <HAL_TIM_PWM_Start_IT+0x25c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00e      	beq.n	8004236 <HAL_TIM_PWM_Start_IT+0x1ce>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a2a      	ldr	r2, [pc, #168]	; (80042c8 <HAL_TIM_PWM_Start_IT+0x260>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d009      	beq.n	8004236 <HAL_TIM_PWM_Start_IT+0x1ce>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a29      	ldr	r2, [pc, #164]	; (80042cc <HAL_TIM_PWM_Start_IT+0x264>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d004      	beq.n	8004236 <HAL_TIM_PWM_Start_IT+0x1ce>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a27      	ldr	r2, [pc, #156]	; (80042d0 <HAL_TIM_PWM_Start_IT+0x268>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d101      	bne.n	800423a <HAL_TIM_PWM_Start_IT+0x1d2>
 8004236:	2301      	movs	r3, #1
 8004238:	e000      	b.n	800423c <HAL_TIM_PWM_Start_IT+0x1d4>
 800423a:	2300      	movs	r3, #0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d007      	beq.n	8004250 <HAL_TIM_PWM_Start_IT+0x1e8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800424e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1b      	ldr	r2, [pc, #108]	; (80042c4 <HAL_TIM_PWM_Start_IT+0x25c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00e      	beq.n	8004278 <HAL_TIM_PWM_Start_IT+0x210>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004262:	d009      	beq.n	8004278 <HAL_TIM_PWM_Start_IT+0x210>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a1a      	ldr	r2, [pc, #104]	; (80042d4 <HAL_TIM_PWM_Start_IT+0x26c>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d004      	beq.n	8004278 <HAL_TIM_PWM_Start_IT+0x210>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a15      	ldr	r2, [pc, #84]	; (80042c8 <HAL_TIM_PWM_Start_IT+0x260>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d115      	bne.n	80042a4 <HAL_TIM_PWM_Start_IT+0x23c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <HAL_TIM_PWM_Start_IT+0x270>)
 8004280:	4013      	ands	r3, r2
 8004282:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b06      	cmp	r3, #6
 8004288:	d015      	beq.n	80042b6 <HAL_TIM_PWM_Start_IT+0x24e>
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004290:	d011      	beq.n	80042b6 <HAL_TIM_PWM_Start_IT+0x24e>
      {
        __HAL_TIM_ENABLE(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a2:	e008      	b.n	80042b6 <HAL_TIM_PWM_Start_IT+0x24e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f042 0201 	orr.w	r2, r2, #1
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	e000      	b.n	80042b8 <HAL_TIM_PWM_Start_IT+0x250>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40012c00 	.word	0x40012c00
 80042c8:	40014000 	.word	0x40014000
 80042cc:	40014400 	.word	0x40014400
 80042d0:	40014800 	.word	0x40014800
 80042d4:	40000400 	.word	0x40000400
 80042d8:	00010007 	.word	0x00010007

080042dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d122      	bne.n	8004338 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d11b      	bne.n	8004338 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f06f 0202 	mvn.w	r2, #2
 8004308:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fa24 	bl	800476c <HAL_TIM_IC_CaptureCallback>
 8004324:	e005      	b.n	8004332 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fa16 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7fc fe2f 	bl	8000f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	f003 0304 	and.w	r3, r3, #4
 8004342:	2b04      	cmp	r3, #4
 8004344:	d122      	bne.n	800438c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b04      	cmp	r3, #4
 8004352:	d11b      	bne.n	800438c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f06f 0204 	mvn.w	r2, #4
 800435c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2202      	movs	r2, #2
 8004362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f9fa 	bl	800476c <HAL_TIM_IC_CaptureCallback>
 8004378:	e005      	b.n	8004386 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f9ec 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7fc fe05 	bl	8000f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b08      	cmp	r3, #8
 8004398:	d122      	bne.n	80043e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f003 0308 	and.w	r3, r3, #8
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d11b      	bne.n	80043e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f06f 0208 	mvn.w	r2, #8
 80043b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2204      	movs	r2, #4
 80043b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f9d0 	bl	800476c <HAL_TIM_IC_CaptureCallback>
 80043cc:	e005      	b.n	80043da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f9c2 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7fc fddb 	bl	8000f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	f003 0310 	and.w	r3, r3, #16
 80043ea:	2b10      	cmp	r3, #16
 80043ec:	d122      	bne.n	8004434 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	2b10      	cmp	r3, #16
 80043fa:	d11b      	bne.n	8004434 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0210 	mvn.w	r2, #16
 8004404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2208      	movs	r2, #8
 800440a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f9a6 	bl	800476c <HAL_TIM_IC_CaptureCallback>
 8004420:	e005      	b.n	800442e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 f998 	bl	8004758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7fc fdb1 	bl	8000f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b01      	cmp	r3, #1
 8004440:	d10e      	bne.n	8004460 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b01      	cmp	r3, #1
 800444e:	d107      	bne.n	8004460 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f06f 0201 	mvn.w	r2, #1
 8004458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f972 	bl	8004744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446a:	2b80      	cmp	r3, #128	; 0x80
 800446c:	d10e      	bne.n	800448c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004478:	2b80      	cmp	r3, #128	; 0x80
 800447a:	d107      	bne.n	800448c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 fd4a 	bl	8004f20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800449a:	d10e      	bne.n	80044ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a6:	2b80      	cmp	r3, #128	; 0x80
 80044a8:	d107      	bne.n	80044ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80044b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 fd3d 	bl	8004f34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c4:	2b40      	cmp	r3, #64	; 0x40
 80044c6:	d10e      	bne.n	80044e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d2:	2b40      	cmp	r3, #64	; 0x40
 80044d4:	d107      	bne.n	80044e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f94d 	bl	8004780 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d10e      	bne.n	8004512 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f003 0320 	and.w	r3, r3, #32
 80044fe:	2b20      	cmp	r3, #32
 8004500:	d107      	bne.n	8004512 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f06f 0220 	mvn.w	r2, #32
 800450a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fcfd 	bl	8004f0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
	...

0800451c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004532:	2b01      	cmp	r3, #1
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004536:	2302      	movs	r3, #2
 8004538:	e0ff      	b.n	800473a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b14      	cmp	r3, #20
 8004546:	f200 80f0 	bhi.w	800472a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800454a:	a201      	add	r2, pc, #4	; (adr r2, 8004550 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	080045a5 	.word	0x080045a5
 8004554:	0800472b 	.word	0x0800472b
 8004558:	0800472b 	.word	0x0800472b
 800455c:	0800472b 	.word	0x0800472b
 8004560:	080045e5 	.word	0x080045e5
 8004564:	0800472b 	.word	0x0800472b
 8004568:	0800472b 	.word	0x0800472b
 800456c:	0800472b 	.word	0x0800472b
 8004570:	08004627 	.word	0x08004627
 8004574:	0800472b 	.word	0x0800472b
 8004578:	0800472b 	.word	0x0800472b
 800457c:	0800472b 	.word	0x0800472b
 8004580:	08004667 	.word	0x08004667
 8004584:	0800472b 	.word	0x0800472b
 8004588:	0800472b 	.word	0x0800472b
 800458c:	0800472b 	.word	0x0800472b
 8004590:	080046a9 	.word	0x080046a9
 8004594:	0800472b 	.word	0x0800472b
 8004598:	0800472b 	.word	0x0800472b
 800459c:	0800472b 	.word	0x0800472b
 80045a0:	080046e9 	.word	0x080046e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68b9      	ldr	r1, [r7, #8]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 f96a 	bl	8004884 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699a      	ldr	r2, [r3, #24]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0208 	orr.w	r2, r2, #8
 80045be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0204 	bic.w	r2, r2, #4
 80045ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6999      	ldr	r1, [r3, #24]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	691a      	ldr	r2, [r3, #16]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	619a      	str	r2, [r3, #24]
      break;
 80045e2:	e0a5      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f9d0 	bl	8004990 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800460e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6999      	ldr	r1, [r3, #24]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	021a      	lsls	r2, r3, #8
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	619a      	str	r2, [r3, #24]
      break;
 8004624:	e084      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68b9      	ldr	r1, [r7, #8]
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fa2f 	bl	8004a90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f042 0208 	orr.w	r2, r2, #8
 8004640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0204 	bic.w	r2, r2, #4
 8004650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69d9      	ldr	r1, [r3, #28]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	691a      	ldr	r2, [r3, #16]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	61da      	str	r2, [r3, #28]
      break;
 8004664:	e064      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fa8d 	bl	8004b8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69da      	ldr	r2, [r3, #28]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69d9      	ldr	r1, [r3, #28]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	021a      	lsls	r2, r3, #8
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	61da      	str	r2, [r3, #28]
      break;
 80046a6:	e043      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fad0 	bl	8004c54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0208 	orr.w	r2, r2, #8
 80046c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0204 	bic.w	r2, r2, #4
 80046d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	691a      	ldr	r2, [r3, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80046e6:	e023      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68b9      	ldr	r1, [r7, #8]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fb0e 	bl	8004d10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004702:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004712:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	021a      	lsls	r2, r3, #8
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	430a      	orrs	r2, r1
 8004726:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004728:	e002      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	75fb      	strb	r3, [r7, #23]
      break;
 800472e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop

08004744 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a32      	ldr	r2, [pc, #200]	; (8004870 <TIM_Base_SetConfig+0xdc>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d007      	beq.n	80047bc <TIM_Base_SetConfig+0x28>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b2:	d003      	beq.n	80047bc <TIM_Base_SetConfig+0x28>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a2f      	ldr	r2, [pc, #188]	; (8004874 <TIM_Base_SetConfig+0xe0>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d108      	bne.n	80047ce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a27      	ldr	r2, [pc, #156]	; (8004870 <TIM_Base_SetConfig+0xdc>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <TIM_Base_SetConfig+0x6a>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047dc:	d00f      	beq.n	80047fe <TIM_Base_SetConfig+0x6a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a24      	ldr	r2, [pc, #144]	; (8004874 <TIM_Base_SetConfig+0xe0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d00b      	beq.n	80047fe <TIM_Base_SetConfig+0x6a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a23      	ldr	r2, [pc, #140]	; (8004878 <TIM_Base_SetConfig+0xe4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d007      	beq.n	80047fe <TIM_Base_SetConfig+0x6a>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a22      	ldr	r2, [pc, #136]	; (800487c <TIM_Base_SetConfig+0xe8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d003      	beq.n	80047fe <TIM_Base_SetConfig+0x6a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a21      	ldr	r2, [pc, #132]	; (8004880 <TIM_Base_SetConfig+0xec>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d108      	bne.n	8004810 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4313      	orrs	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	4313      	orrs	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a0e      	ldr	r2, [pc, #56]	; (8004870 <TIM_Base_SetConfig+0xdc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d00b      	beq.n	8004854 <TIM_Base_SetConfig+0xc0>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a0e      	ldr	r2, [pc, #56]	; (8004878 <TIM_Base_SetConfig+0xe4>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d007      	beq.n	8004854 <TIM_Base_SetConfig+0xc0>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a0d      	ldr	r2, [pc, #52]	; (800487c <TIM_Base_SetConfig+0xe8>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d003      	beq.n	8004854 <TIM_Base_SetConfig+0xc0>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a0c      	ldr	r2, [pc, #48]	; (8004880 <TIM_Base_SetConfig+0xec>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d103      	bne.n	800485c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	691a      	ldr	r2, [r3, #16]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	615a      	str	r2, [r3, #20]
}
 8004862:	bf00      	nop
 8004864:	3714      	adds	r7, #20
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	40012c00 	.word	0x40012c00
 8004874:	40000400 	.word	0x40000400
 8004878:	40014000 	.word	0x40014000
 800487c:	40014400 	.word	0x40014400
 8004880:	40014800 	.word	0x40014800

08004884 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	f023 0201 	bic.w	r2, r3, #1
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0303 	bic.w	r3, r3, #3
 80048be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f023 0302 	bic.w	r3, r3, #2
 80048d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a28      	ldr	r2, [pc, #160]	; (8004980 <TIM_OC1_SetConfig+0xfc>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00b      	beq.n	80048fc <TIM_OC1_SetConfig+0x78>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a27      	ldr	r2, [pc, #156]	; (8004984 <TIM_OC1_SetConfig+0x100>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d007      	beq.n	80048fc <TIM_OC1_SetConfig+0x78>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a26      	ldr	r2, [pc, #152]	; (8004988 <TIM_OC1_SetConfig+0x104>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d003      	beq.n	80048fc <TIM_OC1_SetConfig+0x78>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a25      	ldr	r2, [pc, #148]	; (800498c <TIM_OC1_SetConfig+0x108>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d10c      	bne.n	8004916 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0308 	bic.w	r3, r3, #8
 8004902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f023 0304 	bic.w	r3, r3, #4
 8004914:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a19      	ldr	r2, [pc, #100]	; (8004980 <TIM_OC1_SetConfig+0xfc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_OC1_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a18      	ldr	r2, [pc, #96]	; (8004984 <TIM_OC1_SetConfig+0x100>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_OC1_SetConfig+0xb2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a17      	ldr	r2, [pc, #92]	; (8004988 <TIM_OC1_SetConfig+0x104>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_OC1_SetConfig+0xb2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a16      	ldr	r2, [pc, #88]	; (800498c <TIM_OC1_SetConfig+0x108>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d111      	bne.n	800495a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800493c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	621a      	str	r2, [r3, #32]
}
 8004974:	bf00      	nop
 8004976:	371c      	adds	r7, #28
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	40012c00 	.word	0x40012c00
 8004984:	40014000 	.word	0x40014000
 8004988:	40014400 	.word	0x40014400
 800498c:	40014800 	.word	0x40014800

08004990 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004990:	b480      	push	{r7}
 8004992:	b087      	sub	sp, #28
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	f023 0210 	bic.w	r2, r3, #16
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	021b      	lsls	r3, r3, #8
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0320 	bic.w	r3, r3, #32
 80049de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a24      	ldr	r2, [pc, #144]	; (8004a80 <TIM_OC2_SetConfig+0xf0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d10d      	bne.n	8004a10 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a1b      	ldr	r2, [pc, #108]	; (8004a80 <TIM_OC2_SetConfig+0xf0>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00b      	beq.n	8004a30 <TIM_OC2_SetConfig+0xa0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	; (8004a84 <TIM_OC2_SetConfig+0xf4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d007      	beq.n	8004a30 <TIM_OC2_SetConfig+0xa0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a19      	ldr	r2, [pc, #100]	; (8004a88 <TIM_OC2_SetConfig+0xf8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d003      	beq.n	8004a30 <TIM_OC2_SetConfig+0xa0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a18      	ldr	r2, [pc, #96]	; (8004a8c <TIM_OC2_SetConfig+0xfc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d113      	bne.n	8004a58 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a36:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a3e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	621a      	str	r2, [r3, #32]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40014400 	.word	0x40014400
 8004a8c:	40014800 	.word	0x40014800

08004a90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0303 	bic.w	r3, r3, #3
 8004aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	021b      	lsls	r3, r3, #8
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a23      	ldr	r2, [pc, #140]	; (8004b7c <TIM_OC3_SetConfig+0xec>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d10d      	bne.n	8004b0e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004af8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	697a      	ldr	r2, [r7, #20]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b0c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a1a      	ldr	r2, [pc, #104]	; (8004b7c <TIM_OC3_SetConfig+0xec>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00b      	beq.n	8004b2e <TIM_OC3_SetConfig+0x9e>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a19      	ldr	r2, [pc, #100]	; (8004b80 <TIM_OC3_SetConfig+0xf0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d007      	beq.n	8004b2e <TIM_OC3_SetConfig+0x9e>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a18      	ldr	r2, [pc, #96]	; (8004b84 <TIM_OC3_SetConfig+0xf4>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d003      	beq.n	8004b2e <TIM_OC3_SetConfig+0x9e>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a17      	ldr	r2, [pc, #92]	; (8004b88 <TIM_OC3_SetConfig+0xf8>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d113      	bne.n	8004b56 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	621a      	str	r2, [r3, #32]
}
 8004b70:	bf00      	nop
 8004b72:	371c      	adds	r7, #28
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr
 8004b7c:	40012c00 	.word	0x40012c00
 8004b80:	40014000 	.word	0x40014000
 8004b84:	40014400 	.word	0x40014400
 8004b88:	40014800 	.word	0x40014800

08004b8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	021b      	lsls	r3, r3, #8
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	031b      	lsls	r3, r3, #12
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a16      	ldr	r2, [pc, #88]	; (8004c44 <TIM_OC4_SetConfig+0xb8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00b      	beq.n	8004c08 <TIM_OC4_SetConfig+0x7c>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a15      	ldr	r2, [pc, #84]	; (8004c48 <TIM_OC4_SetConfig+0xbc>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d007      	beq.n	8004c08 <TIM_OC4_SetConfig+0x7c>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a14      	ldr	r2, [pc, #80]	; (8004c4c <TIM_OC4_SetConfig+0xc0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d003      	beq.n	8004c08 <TIM_OC4_SetConfig+0x7c>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a13      	ldr	r2, [pc, #76]	; (8004c50 <TIM_OC4_SetConfig+0xc4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d109      	bne.n	8004c1c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	019b      	lsls	r3, r3, #6
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	621a      	str	r2, [r3, #32]
}
 8004c36:	bf00      	nop
 8004c38:	371c      	adds	r7, #28
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	40012c00 	.word	0x40012c00
 8004c48:	40014000 	.word	0x40014000
 8004c4c:	40014400 	.word	0x40014400
 8004c50:	40014800 	.word	0x40014800

08004c54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b087      	sub	sp, #28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004c98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	041b      	lsls	r3, r3, #16
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a15      	ldr	r2, [pc, #84]	; (8004d00 <TIM_OC5_SetConfig+0xac>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00b      	beq.n	8004cc6 <TIM_OC5_SetConfig+0x72>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a14      	ldr	r2, [pc, #80]	; (8004d04 <TIM_OC5_SetConfig+0xb0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d007      	beq.n	8004cc6 <TIM_OC5_SetConfig+0x72>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a13      	ldr	r2, [pc, #76]	; (8004d08 <TIM_OC5_SetConfig+0xb4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d003      	beq.n	8004cc6 <TIM_OC5_SetConfig+0x72>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a12      	ldr	r2, [pc, #72]	; (8004d0c <TIM_OC5_SetConfig+0xb8>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d109      	bne.n	8004cda <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	021b      	lsls	r3, r3, #8
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	621a      	str	r2, [r3, #32]
}
 8004cf4:	bf00      	nop
 8004cf6:	371c      	adds	r7, #28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr
 8004d00:	40012c00 	.word	0x40012c00
 8004d04:	40014000 	.word	0x40014000
 8004d08:	40014400 	.word	0x40014400
 8004d0c:	40014800 	.word	0x40014800

08004d10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	051b      	lsls	r3, r3, #20
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a16      	ldr	r2, [pc, #88]	; (8004dc0 <TIM_OC6_SetConfig+0xb0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d00b      	beq.n	8004d84 <TIM_OC6_SetConfig+0x74>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a15      	ldr	r2, [pc, #84]	; (8004dc4 <TIM_OC6_SetConfig+0xb4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d007      	beq.n	8004d84 <TIM_OC6_SetConfig+0x74>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a14      	ldr	r2, [pc, #80]	; (8004dc8 <TIM_OC6_SetConfig+0xb8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d003      	beq.n	8004d84 <TIM_OC6_SetConfig+0x74>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a13      	ldr	r2, [pc, #76]	; (8004dcc <TIM_OC6_SetConfig+0xbc>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d109      	bne.n	8004d98 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	029b      	lsls	r3, r3, #10
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	621a      	str	r2, [r3, #32]
}
 8004db2:	bf00      	nop
 8004db4:	371c      	adds	r7, #28
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40012c00 	.word	0x40012c00
 8004dc4:	40014000 	.word	0x40014000
 8004dc8:	40014400 	.word	0x40014400
 8004dcc:	40014800 	.word	0x40014800

08004dd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f003 031f 	and.w	r3, r3, #31
 8004de2:	2201      	movs	r2, #1
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6a1a      	ldr	r2, [r3, #32]
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	43db      	mvns	r3, r3
 8004df2:	401a      	ands	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1a      	ldr	r2, [r3, #32]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f003 031f 	and.w	r3, r3, #31
 8004e02:	6879      	ldr	r1, [r7, #4]
 8004e04:	fa01 f303 	lsl.w	r3, r1, r3
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
	...

08004e1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e060      	b.n	8004efa <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	041b      	lsls	r3, r3, #16
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d115      	bne.n	8004ee8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	051b      	lsls	r3, r3, #20
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40012c00 	.word	0x40012c00

08004f0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e040      	b.n	8004fdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fc f936 	bl	80011dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2224      	movs	r2, #36	; 0x24
 8004f74:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 0201 	bic.w	r2, r2, #1
 8004f84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 fbd4 	bl	8005734 <UART_SetConfig>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d101      	bne.n	8004f96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e022      	b.n	8004fdc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fcfe 	bl	80059a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0201 	orr.w	r2, r2, #1
 8004fd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 fd85 	bl	8005ae4 <UART_CheckIdleState>
 8004fda:	4603      	mov	r3, r0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b08b      	sub	sp, #44	; 0x2c
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d147      	bne.n	800508a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d002      	beq.n	8005006 <HAL_UART_Transmit_IT+0x22>
 8005000:	88fb      	ldrh	r3, [r7, #6]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e040      	b.n	800508c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	88fa      	ldrh	r2, [r7, #6]
 800501c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2221      	movs	r2, #33	; 0x21
 8005032:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800503c:	d107      	bne.n	800504e <HAL_UART_Transmit_IT+0x6a>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d103      	bne.n	800504e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	4a13      	ldr	r2, [pc, #76]	; (8005098 <HAL_UART_Transmit_IT+0xb4>)
 800504a:	66da      	str	r2, [r3, #108]	; 0x6c
 800504c:	e002      	b.n	8005054 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	4a12      	ldr	r2, [pc, #72]	; (800509c <HAL_UART_Transmit_IT+0xb8>)
 8005052:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	e853 3f00 	ldrex	r3, [r3]
 8005060:	613b      	str	r3, [r7, #16]
   return(result);
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	461a      	mov	r2, r3
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	623b      	str	r3, [r7, #32]
 8005074:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005076:	69f9      	ldr	r1, [r7, #28]
 8005078:	6a3a      	ldr	r2, [r7, #32]
 800507a:	e841 2300 	strex	r3, r2, [r1]
 800507e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1e6      	bne.n	8005054 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	e000      	b.n	800508c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800508a:	2302      	movs	r3, #2
  }
}
 800508c:	4618      	mov	r0, r3
 800508e:	372c      	adds	r7, #44	; 0x2c
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	0800603d 	.word	0x0800603d
 800509c:	08005f85 	.word	0x08005f85

080050a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	4613      	mov	r3, r2
 80050ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d132      	bne.n	800511e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <HAL_UART_Receive_IT+0x24>
 80050be:	88fb      	ldrh	r3, [r7, #6]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e02b      	b.n	8005120 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d018      	beq.n	800510e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	613b      	str	r3, [r7, #16]
   return(result);
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050f0:	627b      	str	r3, [r7, #36]	; 0x24
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	623b      	str	r3, [r7, #32]
 80050fc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	69f9      	ldr	r1, [r7, #28]
 8005100:	6a3a      	ldr	r2, [r7, #32]
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	61bb      	str	r3, [r7, #24]
   return(result);
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e6      	bne.n	80050dc <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800510e:	88fb      	ldrh	r3, [r7, #6]
 8005110:	461a      	mov	r2, r3
 8005112:	68b9      	ldr	r1, [r7, #8]
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 fdf5 	bl	8005d04 <UART_Start_Receive_IT>
 800511a:	4603      	mov	r3, r0
 800511c:	e000      	b.n	8005120 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800511e:	2302      	movs	r3, #2
  }
}
 8005120:	4618      	mov	r0, r3
 8005122:	3728      	adds	r7, #40	; 0x28
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b0ba      	sub	sp, #232	; 0xe8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800514e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005152:	f640 030f 	movw	r3, #2063	; 0x80f
 8005156:	4013      	ands	r3, r2
 8005158:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800515c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d115      	bne.n	8005190 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00f      	beq.n	8005190 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005174:	f003 0320 	and.w	r3, r3, #32
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 82ab 	beq.w	80056dc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	4798      	blx	r3
      }
      return;
 800518e:	e2a5      	b.n	80056dc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 8117 	beq.w	80053c8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800519a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80051aa:	4b85      	ldr	r3, [pc, #532]	; (80053c0 <HAL_UART_IRQHandler+0x298>)
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 810a 	beq.w	80053c8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d011      	beq.n	80051e4 <HAL_UART_IRQHandler+0xbc>
 80051c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00b      	beq.n	80051e4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2201      	movs	r2, #1
 80051d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051da:	f043 0201 	orr.w	r2, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d011      	beq.n	8005214 <HAL_UART_IRQHandler+0xec>
 80051f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2202      	movs	r2, #2
 8005202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b00      	cmp	r3, #0
 800521e:	d011      	beq.n	8005244 <HAL_UART_IRQHandler+0x11c>
 8005220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00b      	beq.n	8005244 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2204      	movs	r2, #4
 8005232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800523a:	f043 0202 	orr.w	r2, r3, #2
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005248:	f003 0308 	and.w	r3, r3, #8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d017      	beq.n	8005280 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005254:	f003 0320 	and.w	r3, r3, #32
 8005258:	2b00      	cmp	r3, #0
 800525a:	d105      	bne.n	8005268 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800525c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005260:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00b      	beq.n	8005280 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2208      	movs	r2, #8
 800526e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005276:	f043 0208 	orr.w	r2, r3, #8
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005288:	2b00      	cmp	r3, #0
 800528a:	d012      	beq.n	80052b2 <HAL_UART_IRQHandler+0x18a>
 800528c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005290:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00c      	beq.n	80052b2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a8:	f043 0220 	orr.w	r2, r3, #32
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 8211 	beq.w	80056e0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00d      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052ce:	f003 0320 	and.w	r3, r3, #32
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d007      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052fa:	2b40      	cmp	r3, #64	; 0x40
 80052fc:	d005      	beq.n	800530a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005302:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005306:	2b00      	cmp	r3, #0
 8005308:	d04f      	beq.n	80053aa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fdc0 	bl	8005e90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531a:	2b40      	cmp	r3, #64	; 0x40
 800531c:	d141      	bne.n	80053a2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3308      	adds	r3, #8
 8005324:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800532c:	e853 3f00 	ldrex	r3, [r3]
 8005330:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005334:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800533c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3308      	adds	r3, #8
 8005346:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800534a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800534e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005352:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005356:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800535a:	e841 2300 	strex	r3, r2, [r1]
 800535e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1d9      	bne.n	800531e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800536e:	2b00      	cmp	r3, #0
 8005370:	d013      	beq.n	800539a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005376:	4a13      	ldr	r2, [pc, #76]	; (80053c4 <HAL_UART_IRQHandler+0x29c>)
 8005378:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800537e:	4618      	mov	r0, r3
 8005380:	f7fd f86f 	bl	8002462 <HAL_DMA_Abort_IT>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d017      	beq.n	80053ba <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800538e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005394:	4610      	mov	r0, r2
 8005396:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	e00f      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f9b4 	bl	8005708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a0:	e00b      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f9b0 	bl	8005708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a8:	e007      	b.n	80053ba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f9ac 	bl	8005708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80053b8:	e192      	b.n	80056e0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ba:	bf00      	nop
    return;
 80053bc:	e190      	b.n	80056e0 <HAL_UART_IRQHandler+0x5b8>
 80053be:	bf00      	nop
 80053c0:	04000120 	.word	0x04000120
 80053c4:	08005f59 	.word	0x08005f59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	f040 814b 	bne.w	8005668 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f000 8144 	beq.w	8005668 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80053e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053e4:	f003 0310 	and.w	r3, r3, #16
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 813d 	beq.w	8005668 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2210      	movs	r2, #16
 80053f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b40      	cmp	r3, #64	; 0x40
 8005402:	f040 80b5 	bne.w	8005570 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005412:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 8164 	beq.w	80056e4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005426:	429a      	cmp	r2, r3
 8005428:	f080 815c 	bcs.w	80056e4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005432:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	2b20      	cmp	r3, #32
 800543e:	f000 8086 	beq.w	800554e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800544e:	e853 3f00 	ldrex	r3, [r3]
 8005452:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005456:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800545a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800545e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800546c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005470:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005478:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005484:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1da      	bne.n	8005442 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3308      	adds	r3, #8
 8005492:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005494:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005496:	e853 3f00 	ldrex	r3, [r3]
 800549a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800549c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800549e:	f023 0301 	bic.w	r3, r3, #1
 80054a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3308      	adds	r3, #8
 80054ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80054b0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80054b4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80054b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80054c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e1      	bne.n	800548c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3308      	adds	r3, #8
 80054ce:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054d2:	e853 3f00 	ldrex	r3, [r3]
 80054d6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80054d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3308      	adds	r3, #8
 80054e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80054ec:	66fa      	str	r2, [r7, #108]	; 0x6c
 80054ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80054f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80054f4:	e841 2300 	strex	r3, r2, [r1]
 80054f8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80054fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1e3      	bne.n	80054c8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2220      	movs	r2, #32
 8005504:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005516:	e853 3f00 	ldrex	r3, [r3]
 800551a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800551c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800551e:	f023 0310 	bic.w	r3, r3, #16
 8005522:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005530:	65bb      	str	r3, [r7, #88]	; 0x58
 8005532:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005536:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005538:	e841 2300 	strex	r3, r2, [r1]
 800553c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800553e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e4      	bne.n	800550e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005548:	4618      	mov	r0, r3
 800554a:	f7fc ff51 	bl	80023f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2202      	movs	r2, #2
 8005552:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005560:	b29b      	uxth	r3, r3
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	b29b      	uxth	r3, r3
 8005566:	4619      	mov	r1, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f8d7 	bl	800571c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800556e:	e0b9      	b.n	80056e4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800557c:	b29b      	uxth	r3, r3
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80ab 	beq.w	80056e8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8005592:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80a6 	beq.w	80056e8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80055be:	647b      	str	r3, [r7, #68]	; 0x44
 80055c0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055c6:	e841 2300 	strex	r3, r2, [r1]
 80055ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1e4      	bne.n	800559c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	3308      	adds	r3, #8
 80055d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055dc:	e853 3f00 	ldrex	r3, [r3]
 80055e0:	623b      	str	r3, [r7, #32]
   return(result);
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	f023 0301 	bic.w	r3, r3, #1
 80055e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3308      	adds	r3, #8
 80055f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80055f6:	633a      	str	r2, [r7, #48]	; 0x30
 80055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055fe:	e841 2300 	strex	r3, r2, [r1]
 8005602:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1e3      	bne.n	80055d2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2220      	movs	r2, #32
 800560e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	60fb      	str	r3, [r7, #12]
   return(result);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f023 0310 	bic.w	r3, r3, #16
 8005632:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005640:	61fb      	str	r3, [r7, #28]
 8005642:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	69b9      	ldr	r1, [r7, #24]
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	617b      	str	r3, [r7, #20]
   return(result);
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e4      	bne.n	800561e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800565a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800565e:	4619      	mov	r1, r3
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f85b 	bl	800571c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005666:	e03f      	b.n	80056e8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00e      	beq.n	8005692 <HAL_UART_IRQHandler+0x56a>
 8005674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005678:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 ff08 	bl	80064a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005690:	e02d      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00e      	beq.n	80056bc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800569e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01c      	beq.n	80056ec <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
    }
    return;
 80056ba:	e017      	b.n	80056ec <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d012      	beq.n	80056ee <HAL_UART_IRQHandler+0x5c6>
 80056c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00c      	beq.n	80056ee <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fd11 	bl	80060fc <UART_EndTransmit_IT>
    return;
 80056da:	e008      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056dc:	bf00      	nop
 80056de:	e006      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
    return;
 80056e0:	bf00      	nop
 80056e2:	e004      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056e4:	bf00      	nop
 80056e6:	e002      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
      return;
 80056e8:	bf00      	nop
 80056ea:	e000      	b.n	80056ee <HAL_UART_IRQHandler+0x5c6>
    return;
 80056ec:	bf00      	nop
  }

}
 80056ee:	37e8      	adds	r7, #232	; 0xe8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	4b8a      	ldr	r3, [pc, #552]	; (8005988 <UART_SetConfig+0x254>)
 8005760:	4013      	ands	r3, r2
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	6979      	ldr	r1, [r7, #20]
 8005768:	430b      	orrs	r3, r1
 800576a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a1b      	ldr	r3, [r3, #32]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a78      	ldr	r2, [pc, #480]	; (800598c <UART_SetConfig+0x258>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d120      	bne.n	80057f2 <UART_SetConfig+0xbe>
 80057b0:	4b77      	ldr	r3, [pc, #476]	; (8005990 <UART_SetConfig+0x25c>)
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	2b03      	cmp	r3, #3
 80057ba:	d817      	bhi.n	80057ec <UART_SetConfig+0xb8>
 80057bc:	a201      	add	r2, pc, #4	; (adr r2, 80057c4 <UART_SetConfig+0x90>)
 80057be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c2:	bf00      	nop
 80057c4:	080057d5 	.word	0x080057d5
 80057c8:	080057e1 	.word	0x080057e1
 80057cc:	080057e7 	.word	0x080057e7
 80057d0:	080057db 	.word	0x080057db
 80057d4:	2300      	movs	r3, #0
 80057d6:	77fb      	strb	r3, [r7, #31]
 80057d8:	e01d      	b.n	8005816 <UART_SetConfig+0xe2>
 80057da:	2302      	movs	r3, #2
 80057dc:	77fb      	strb	r3, [r7, #31]
 80057de:	e01a      	b.n	8005816 <UART_SetConfig+0xe2>
 80057e0:	2304      	movs	r3, #4
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e017      	b.n	8005816 <UART_SetConfig+0xe2>
 80057e6:	2308      	movs	r3, #8
 80057e8:	77fb      	strb	r3, [r7, #31]
 80057ea:	e014      	b.n	8005816 <UART_SetConfig+0xe2>
 80057ec:	2310      	movs	r3, #16
 80057ee:	77fb      	strb	r3, [r7, #31]
 80057f0:	e011      	b.n	8005816 <UART_SetConfig+0xe2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a67      	ldr	r2, [pc, #412]	; (8005994 <UART_SetConfig+0x260>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d102      	bne.n	8005802 <UART_SetConfig+0xce>
 80057fc:	2300      	movs	r3, #0
 80057fe:	77fb      	strb	r3, [r7, #31]
 8005800:	e009      	b.n	8005816 <UART_SetConfig+0xe2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a64      	ldr	r2, [pc, #400]	; (8005998 <UART_SetConfig+0x264>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d102      	bne.n	8005812 <UART_SetConfig+0xde>
 800580c:	2300      	movs	r3, #0
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e001      	b.n	8005816 <UART_SetConfig+0xe2>
 8005812:	2310      	movs	r3, #16
 8005814:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800581e:	d15a      	bne.n	80058d6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005820:	7ffb      	ldrb	r3, [r7, #31]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d827      	bhi.n	8005876 <UART_SetConfig+0x142>
 8005826:	a201      	add	r2, pc, #4	; (adr r2, 800582c <UART_SetConfig+0xf8>)
 8005828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582c:	08005851 	.word	0x08005851
 8005830:	08005859 	.word	0x08005859
 8005834:	08005861 	.word	0x08005861
 8005838:	08005877 	.word	0x08005877
 800583c:	08005867 	.word	0x08005867
 8005840:	08005877 	.word	0x08005877
 8005844:	08005877 	.word	0x08005877
 8005848:	08005877 	.word	0x08005877
 800584c:	0800586f 	.word	0x0800586f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005850:	f7fe f9e8 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8005854:	61b8      	str	r0, [r7, #24]
        break;
 8005856:	e013      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005858:	f7fe fa06 	bl	8003c68 <HAL_RCC_GetPCLK2Freq>
 800585c:	61b8      	str	r0, [r7, #24]
        break;
 800585e:	e00f      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005860:	4b4e      	ldr	r3, [pc, #312]	; (800599c <UART_SetConfig+0x268>)
 8005862:	61bb      	str	r3, [r7, #24]
        break;
 8005864:	e00c      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005866:	f7fe f967 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 800586a:	61b8      	str	r0, [r7, #24]
        break;
 800586c:	e008      	b.n	8005880 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800586e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005872:	61bb      	str	r3, [r7, #24]
        break;
 8005874:	e004      	b.n	8005880 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005876:	2300      	movs	r3, #0
 8005878:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	77bb      	strb	r3, [r7, #30]
        break;
 800587e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d074      	beq.n	8005970 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	005a      	lsls	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	fbb2 f3f3 	udiv	r3, r2, r3
 800589a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	2b0f      	cmp	r3, #15
 80058a0:	d916      	bls.n	80058d0 <UART_SetConfig+0x19c>
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058a8:	d212      	bcs.n	80058d0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	f023 030f 	bic.w	r3, r3, #15
 80058b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	b29a      	uxth	r2, r3
 80058c0:	89fb      	ldrh	r3, [r7, #14]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	89fa      	ldrh	r2, [r7, #14]
 80058cc:	60da      	str	r2, [r3, #12]
 80058ce:	e04f      	b.n	8005970 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	77bb      	strb	r3, [r7, #30]
 80058d4:	e04c      	b.n	8005970 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058d6:	7ffb      	ldrb	r3, [r7, #31]
 80058d8:	2b08      	cmp	r3, #8
 80058da:	d828      	bhi.n	800592e <UART_SetConfig+0x1fa>
 80058dc:	a201      	add	r2, pc, #4	; (adr r2, 80058e4 <UART_SetConfig+0x1b0>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	08005909 	.word	0x08005909
 80058e8:	08005911 	.word	0x08005911
 80058ec:	08005919 	.word	0x08005919
 80058f0:	0800592f 	.word	0x0800592f
 80058f4:	0800591f 	.word	0x0800591f
 80058f8:	0800592f 	.word	0x0800592f
 80058fc:	0800592f 	.word	0x0800592f
 8005900:	0800592f 	.word	0x0800592f
 8005904:	08005927 	.word	0x08005927
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005908:	f7fe f98c 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 800590c:	61b8      	str	r0, [r7, #24]
        break;
 800590e:	e013      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005910:	f7fe f9aa 	bl	8003c68 <HAL_RCC_GetPCLK2Freq>
 8005914:	61b8      	str	r0, [r7, #24]
        break;
 8005916:	e00f      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005918:	4b20      	ldr	r3, [pc, #128]	; (800599c <UART_SetConfig+0x268>)
 800591a:	61bb      	str	r3, [r7, #24]
        break;
 800591c:	e00c      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800591e:	f7fe f90b 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8005922:	61b8      	str	r0, [r7, #24]
        break;
 8005924:	e008      	b.n	8005938 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005926:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800592a:	61bb      	str	r3, [r7, #24]
        break;
 800592c:	e004      	b.n	8005938 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	77bb      	strb	r3, [r7, #30]
        break;
 8005936:	bf00      	nop
    }

    if (pclk != 0U)
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d018      	beq.n	8005970 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	085a      	lsrs	r2, r3, #1
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	441a      	add	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005950:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2b0f      	cmp	r3, #15
 8005956:	d909      	bls.n	800596c <UART_SetConfig+0x238>
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800595e:	d205      	bcs.n	800596c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	b29a      	uxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	e001      	b.n	8005970 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800597c:	7fbb      	ldrb	r3, [r7, #30]
}
 800597e:	4618      	mov	r0, r3
 8005980:	3720      	adds	r7, #32
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	efff69f3 	.word	0xefff69f3
 800598c:	40013800 	.word	0x40013800
 8005990:	40021000 	.word	0x40021000
 8005994:	40004400 	.word	0x40004400
 8005998:	40004800 	.word	0x40004800
 800599c:	007a1200 	.word	0x007a1200

080059a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00a      	beq.n	80059ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	f003 0308 	and.w	r3, r3, #8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	f003 0320 	and.w	r3, r3, #32
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	430a      	orrs	r2, r1
 8005a94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a9e:	d10a      	bne.n	8005ab6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	605a      	str	r2, [r3, #4]
  }
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b098      	sub	sp, #96	; 0x60
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005af4:	f7fb fd58 	bl	80015a8 <HAL_GetTick>
 8005af8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b08      	cmp	r3, #8
 8005b06:	d12e      	bne.n	8005b66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b10:	2200      	movs	r2, #0
 8005b12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f88c 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d021      	beq.n	8005b66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b36:	653b      	str	r3, [r7, #80]	; 0x50
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b40:	647b      	str	r3, [r7, #68]	; 0x44
 8005b42:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e6      	bne.n	8005b22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2220      	movs	r2, #32
 8005b58:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e062      	b.n	8005c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b04      	cmp	r3, #4
 8005b72:	d149      	bne.n	8005c08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f856 	bl	8005c34 <UART_WaitOnFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d03c      	beq.n	8005c08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	e853 3f00 	ldrex	r3, [r3]
 8005b9a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bac:	633b      	str	r3, [r7, #48]	; 0x30
 8005bae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bb4:	e841 2300 	strex	r3, r2, [r1]
 8005bb8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1e6      	bne.n	8005b8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	e853 3f00 	ldrex	r3, [r3]
 8005bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f023 0301 	bic.w	r3, r3, #1
 8005bd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3308      	adds	r3, #8
 8005bde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005be0:	61fa      	str	r2, [r7, #28]
 8005be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be4:	69b9      	ldr	r1, [r7, #24]
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	e841 2300 	strex	r3, r2, [r1]
 8005bec:	617b      	str	r3, [r7, #20]
   return(result);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1e5      	bne.n	8005bc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e011      	b.n	8005c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3758      	adds	r7, #88	; 0x58
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	603b      	str	r3, [r7, #0]
 8005c40:	4613      	mov	r3, r2
 8005c42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c44:	e049      	b.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4c:	d045      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c4e:	f7fb fcab 	bl	80015a8 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d302      	bcc.n	8005c64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e048      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0304 	and.w	r3, r3, #4
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d031      	beq.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d110      	bne.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2208      	movs	r2, #8
 8005c8a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f8ff 	bl	8005e90 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2208      	movs	r2, #8
 8005c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e029      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cb4:	d111      	bne.n	8005cda <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f8e5 	bl	8005e90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e00f      	b.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	69da      	ldr	r2, [r3, #28]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	bf0c      	ite	eq
 8005cea:	2301      	moveq	r3, #1
 8005cec:	2300      	movne	r3, #0
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d0a6      	beq.n	8005c46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
	...

08005d04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b097      	sub	sp, #92	; 0x5c
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	88fa      	ldrh	r2, [r7, #6]
 8005d1c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	88fa      	ldrh	r2, [r7, #6]
 8005d24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d36:	d10e      	bne.n	8005d56 <UART_Start_Receive_IT+0x52>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d105      	bne.n	8005d4c <UART_Start_Receive_IT+0x48>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005d46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d4a:	e02d      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	22ff      	movs	r2, #255	; 0xff
 8005d50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d54:	e028      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10d      	bne.n	8005d7a <UART_Start_Receive_IT+0x76>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d104      	bne.n	8005d70 <UART_Start_Receive_IT+0x6c>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	22ff      	movs	r2, #255	; 0xff
 8005d6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d6e:	e01b      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	227f      	movs	r2, #127	; 0x7f
 8005d74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d78:	e016      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d82:	d10d      	bne.n	8005da0 <UART_Start_Receive_IT+0x9c>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d104      	bne.n	8005d96 <UART_Start_Receive_IT+0x92>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	227f      	movs	r2, #127	; 0x7f
 8005d90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d94:	e008      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	223f      	movs	r2, #63	; 0x3f
 8005d9a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d9e:	e003      	b.n	8005da8 <UART_Start_Receive_IT+0xa4>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2222      	movs	r2, #34	; 0x22
 8005db4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3308      	adds	r3, #8
 8005dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dc2:	e853 3f00 	ldrex	r3, [r3]
 8005dc6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dca:	f043 0301 	orr.w	r3, r3, #1
 8005dce:	657b      	str	r3, [r7, #84]	; 0x54
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3308      	adds	r3, #8
 8005dd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005dd8:	64ba      	str	r2, [r7, #72]	; 0x48
 8005dda:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005dde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005de6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e5      	bne.n	8005db8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df4:	d107      	bne.n	8005e06 <UART_Start_Receive_IT+0x102>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d103      	bne.n	8005e06 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a21      	ldr	r2, [pc, #132]	; (8005e88 <UART_Start_Receive_IT+0x184>)
 8005e02:	669a      	str	r2, [r3, #104]	; 0x68
 8005e04:	e002      	b.n	8005e0c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4a20      	ldr	r2, [pc, #128]	; (8005e8c <UART_Start_Receive_IT+0x188>)
 8005e0a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d019      	beq.n	8005e48 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1c:	e853 3f00 	ldrex	r3, [r3]
 8005e20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e24:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005e28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e32:	637b      	str	r3, [r7, #52]	; 0x34
 8005e34:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e3a:	e841 2300 	strex	r3, r2, [r1]
 8005e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1e6      	bne.n	8005e14 <UART_Start_Receive_IT+0x110>
 8005e46:	e018      	b.n	8005e7a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	613b      	str	r3, [r7, #16]
   return(result);
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f043 0320 	orr.w	r3, r3, #32
 8005e5c:	653b      	str	r3, [r7, #80]	; 0x50
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e66:	623b      	str	r3, [r7, #32]
 8005e68:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	69f9      	ldr	r1, [r7, #28]
 8005e6c:	6a3a      	ldr	r2, [r7, #32]
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e6      	bne.n	8005e48 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	375c      	adds	r7, #92	; 0x5c
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	080062f9 	.word	0x080062f9
 8005e8c:	08006151 	.word	0x08006151

08005e90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b095      	sub	sp, #84	; 0x54
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ea0:	e853 3f00 	ldrex	r3, [r3]
 8005ea4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005eac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eb6:	643b      	str	r3, [r7, #64]	; 0x40
 8005eb8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ebc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ebe:	e841 2300 	strex	r3, r2, [r1]
 8005ec2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1e6      	bne.n	8005e98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3308      	adds	r3, #8
 8005ed0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	f023 0301 	bic.w	r3, r3, #1
 8005ee0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3308      	adds	r3, #8
 8005ee8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005eea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005eec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e5      	bne.n	8005eca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d118      	bne.n	8005f38 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	e853 3f00 	ldrex	r3, [r3]
 8005f12:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f023 0310 	bic.w	r3, r3, #16
 8005f1a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	461a      	mov	r2, r3
 8005f22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f24:	61bb      	str	r3, [r7, #24]
 8005f26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f28:	6979      	ldr	r1, [r7, #20]
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	e841 2300 	strex	r3, r2, [r1]
 8005f30:	613b      	str	r3, [r7, #16]
   return(result);
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1e6      	bne.n	8005f06 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f4c:	bf00      	nop
 8005f4e:	3754      	adds	r7, #84	; 0x54
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f7ff fbc6 	bl	8005708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f7c:	bf00      	nop
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b08f      	sub	sp, #60	; 0x3c
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f90:	2b21      	cmp	r3, #33	; 0x21
 8005f92:	d14d      	bne.n	8006030 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d132      	bne.n	8006006 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fb4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fc0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e6      	bne.n	8005fa0 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	e853 3f00 	ldrex	r3, [r3]
 8005fde:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fe6:	633b      	str	r3, [r7, #48]	; 0x30
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	461a      	mov	r2, r3
 8005fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff0:	61bb      	str	r3, [r7, #24]
 8005ff2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff4:	6979      	ldr	r1, [r7, #20]
 8005ff6:	69ba      	ldr	r2, [r7, #24]
 8005ff8:	e841 2300 	strex	r3, r2, [r1]
 8005ffc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e6      	bne.n	8005fd2 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006004:	e014      	b.n	8006030 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800600a:	781a      	ldrb	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	b292      	uxth	r2, r2
 8006012:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006024:	b29b      	uxth	r3, r3
 8006026:	3b01      	subs	r3, #1
 8006028:	b29a      	uxth	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006030:	bf00      	nop
 8006032:	373c      	adds	r7, #60	; 0x3c
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800603c:	b480      	push	{r7}
 800603e:	b091      	sub	sp, #68	; 0x44
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006048:	2b21      	cmp	r3, #33	; 0x21
 800604a:	d151      	bne.n	80060f0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006052:	b29b      	uxth	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	d132      	bne.n	80060be <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	623b      	str	r3, [r7, #32]
   return(result);
 8006066:	6a3b      	ldr	r3, [r7, #32]
 8006068:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800606c:	63bb      	str	r3, [r7, #56]	; 0x38
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006076:	633b      	str	r3, [r7, #48]	; 0x30
 8006078:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800607c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1e6      	bne.n	8006058 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	e853 3f00 	ldrex	r3, [r3]
 8006096:	60fb      	str	r3, [r7, #12]
   return(result);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800609e:	637b      	str	r3, [r7, #52]	; 0x34
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ac:	69b9      	ldr	r1, [r7, #24]
 80060ae:	69fa      	ldr	r2, [r7, #28]
 80060b0:	e841 2300 	strex	r3, r2, [r1]
 80060b4:	617b      	str	r3, [r7, #20]
   return(result);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1e6      	bne.n	800608a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80060bc:	e018      	b.n	80060f0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80060c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060c6:	881a      	ldrh	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060d0:	b292      	uxth	r2, r2
 80060d2:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060d8:	1c9a      	adds	r2, r3, #2
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80060f0:	bf00      	nop
 80060f2:	3744      	adds	r7, #68	; 0x44
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	e853 3f00 	ldrex	r3, [r3]
 8006110:	60bb      	str	r3, [r7, #8]
   return(result);
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006118:	61fb      	str	r3, [r7, #28]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	461a      	mov	r2, r3
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	61bb      	str	r3, [r7, #24]
 8006124:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006126:	6979      	ldr	r1, [r7, #20]
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	e841 2300 	strex	r3, r2, [r1]
 800612e:	613b      	str	r3, [r7, #16]
   return(result);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1e6      	bne.n	8006104 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2220      	movs	r2, #32
 800613a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7ff fad6 	bl	80056f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006148:	bf00      	nop
 800614a:	3720      	adds	r7, #32
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b09c      	sub	sp, #112	; 0x70
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800615e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006168:	2b22      	cmp	r3, #34	; 0x22
 800616a:	f040 80b9 	bne.w	80062e0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006174:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006178:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800617c:	b2d9      	uxtb	r1, r3
 800617e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006182:	b2da      	uxtb	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006188:	400a      	ands	r2, r1
 800618a:	b2d2      	uxtb	r2, r2
 800618c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800619e:	b29b      	uxth	r3, r3
 80061a0:	3b01      	subs	r3, #1
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f040 809c 	bne.w	80062f0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061c0:	e853 3f00 	ldrex	r3, [r3]
 80061c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80061c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80061cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	461a      	mov	r2, r3
 80061d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80061d8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80061dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e6      	bne.n	80061b8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	3308      	adds	r3, #8
 80061f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061fc:	f023 0301 	bic.w	r3, r3, #1
 8006200:	667b      	str	r3, [r7, #100]	; 0x64
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3308      	adds	r3, #8
 8006208:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800620a:	647a      	str	r2, [r7, #68]	; 0x44
 800620c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006210:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006212:	e841 2300 	strex	r3, r2, [r1]
 8006216:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1e5      	bne.n	80061ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2220      	movs	r2, #32
 8006222:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d018      	beq.n	8006272 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006248:	e853 3f00 	ldrex	r3, [r3]
 800624c:	623b      	str	r3, [r7, #32]
   return(result);
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006254:	663b      	str	r3, [r7, #96]	; 0x60
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	461a      	mov	r2, r3
 800625c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800625e:	633b      	str	r3, [r7, #48]	; 0x30
 8006260:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006262:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006266:	e841 2300 	strex	r3, r2, [r1]
 800626a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800626c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1e6      	bne.n	8006240 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006276:	2b01      	cmp	r3, #1
 8006278:	d12e      	bne.n	80062d8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	60fb      	str	r3, [r7, #12]
   return(result);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f023 0310 	bic.w	r3, r3, #16
 8006294:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	461a      	mov	r2, r3
 800629c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800629e:	61fb      	str	r3, [r7, #28]
 80062a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a2:	69b9      	ldr	r1, [r7, #24]
 80062a4:	69fa      	ldr	r2, [r7, #28]
 80062a6:	e841 2300 	strex	r3, r2, [r1]
 80062aa:	617b      	str	r3, [r7, #20]
   return(result);
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1e6      	bne.n	8006280 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	f003 0310 	and.w	r3, r3, #16
 80062bc:	2b10      	cmp	r3, #16
 80062be:	d103      	bne.n	80062c8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2210      	movs	r2, #16
 80062c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7ff fa23 	bl	800571c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062d6:	e00b      	b.n	80062f0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f7fa fe63 	bl	8000fa4 <HAL_UART_RxCpltCallback>
}
 80062de:	e007      	b.n	80062f0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	699a      	ldr	r2, [r3, #24]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0208 	orr.w	r2, r2, #8
 80062ee:	619a      	str	r2, [r3, #24]
}
 80062f0:	bf00      	nop
 80062f2:	3770      	adds	r7, #112	; 0x70
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b09c      	sub	sp, #112	; 0x70
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006306:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006310:	2b22      	cmp	r3, #34	; 0x22
 8006312:	f040 80b9 	bne.w	8006488 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800631c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006324:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006326:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800632a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800632e:	4013      	ands	r3, r2
 8006330:	b29a      	uxth	r2, r3
 8006332:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006334:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800633a:	1c9a      	adds	r2, r3, #2
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006346:	b29b      	uxth	r3, r3
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006358:	b29b      	uxth	r3, r3
 800635a:	2b00      	cmp	r3, #0
 800635c:	f040 809c 	bne.w	8006498 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006368:	e853 3f00 	ldrex	r3, [r3]
 800636c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800636e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006370:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006374:	667b      	str	r3, [r7, #100]	; 0x64
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	461a      	mov	r2, r3
 800637c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800637e:	657b      	str	r3, [r7, #84]	; 0x54
 8006380:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006382:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006384:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006386:	e841 2300 	strex	r3, r2, [r1]
 800638a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800638c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1e6      	bne.n	8006360 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3308      	adds	r3, #8
 8006398:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800639c:	e853 3f00 	ldrex	r3, [r3]
 80063a0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a4:	f023 0301 	bic.w	r3, r3, #1
 80063a8:	663b      	str	r3, [r7, #96]	; 0x60
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3308      	adds	r3, #8
 80063b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80063b2:	643a      	str	r2, [r7, #64]	; 0x40
 80063b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80063b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063ba:	e841 2300 	strex	r3, r2, [r1]
 80063be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80063c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e5      	bne.n	8006392 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d018      	beq.n	800641a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	e853 3f00 	ldrex	r3, [r3]
 80063f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80063fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	461a      	mov	r2, r3
 8006404:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006406:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006408:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800640c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800640e:	e841 2300 	strex	r3, r2, [r1]
 8006412:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006416:	2b00      	cmp	r3, #0
 8006418:	d1e6      	bne.n	80063e8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800641e:	2b01      	cmp	r3, #1
 8006420:	d12e      	bne.n	8006480 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	60bb      	str	r3, [r7, #8]
   return(result);
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f023 0310 	bic.w	r3, r3, #16
 800643c:	65bb      	str	r3, [r7, #88]	; 0x58
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	6979      	ldr	r1, [r7, #20]
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	e841 2300 	strex	r3, r2, [r1]
 8006452:	613b      	str	r3, [r7, #16]
   return(result);
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1e6      	bne.n	8006428 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b10      	cmp	r3, #16
 8006466:	d103      	bne.n	8006470 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2210      	movs	r2, #16
 800646e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f7ff f94f 	bl	800571c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800647e:	e00b      	b.n	8006498 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7fa fd8f 	bl	8000fa4 <HAL_UART_RxCpltCallback>
}
 8006486:	e007      	b.n	8006498 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699a      	ldr	r2, [r3, #24]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0208 	orr.w	r2, r2, #8
 8006496:	619a      	str	r2, [r3, #24]
}
 8006498:	bf00      	nop
 800649a:	3770      	adds	r7, #112	; 0x70
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <__cvt>:
 80064b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	ec55 4b10 	vmov	r4, r5, d0
 80064bc:	2d00      	cmp	r5, #0
 80064be:	460e      	mov	r6, r1
 80064c0:	4619      	mov	r1, r3
 80064c2:	462b      	mov	r3, r5
 80064c4:	bfbb      	ittet	lt
 80064c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80064ca:	461d      	movlt	r5, r3
 80064cc:	2300      	movge	r3, #0
 80064ce:	232d      	movlt	r3, #45	; 0x2d
 80064d0:	700b      	strb	r3, [r1, #0]
 80064d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80064d8:	4691      	mov	r9, r2
 80064da:	f023 0820 	bic.w	r8, r3, #32
 80064de:	bfbc      	itt	lt
 80064e0:	4622      	movlt	r2, r4
 80064e2:	4614      	movlt	r4, r2
 80064e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064e8:	d005      	beq.n	80064f6 <__cvt+0x42>
 80064ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80064ee:	d100      	bne.n	80064f2 <__cvt+0x3e>
 80064f0:	3601      	adds	r6, #1
 80064f2:	2102      	movs	r1, #2
 80064f4:	e000      	b.n	80064f8 <__cvt+0x44>
 80064f6:	2103      	movs	r1, #3
 80064f8:	ab03      	add	r3, sp, #12
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	ab02      	add	r3, sp, #8
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	ec45 4b10 	vmov	d0, r4, r5
 8006504:	4653      	mov	r3, sl
 8006506:	4632      	mov	r2, r6
 8006508:	f000 fe4a 	bl	80071a0 <_dtoa_r>
 800650c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006510:	4607      	mov	r7, r0
 8006512:	d102      	bne.n	800651a <__cvt+0x66>
 8006514:	f019 0f01 	tst.w	r9, #1
 8006518:	d022      	beq.n	8006560 <__cvt+0xac>
 800651a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800651e:	eb07 0906 	add.w	r9, r7, r6
 8006522:	d110      	bne.n	8006546 <__cvt+0x92>
 8006524:	783b      	ldrb	r3, [r7, #0]
 8006526:	2b30      	cmp	r3, #48	; 0x30
 8006528:	d10a      	bne.n	8006540 <__cvt+0x8c>
 800652a:	2200      	movs	r2, #0
 800652c:	2300      	movs	r3, #0
 800652e:	4620      	mov	r0, r4
 8006530:	4629      	mov	r1, r5
 8006532:	f7fa fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006536:	b918      	cbnz	r0, 8006540 <__cvt+0x8c>
 8006538:	f1c6 0601 	rsb	r6, r6, #1
 800653c:	f8ca 6000 	str.w	r6, [sl]
 8006540:	f8da 3000 	ldr.w	r3, [sl]
 8006544:	4499      	add	r9, r3
 8006546:	2200      	movs	r2, #0
 8006548:	2300      	movs	r3, #0
 800654a:	4620      	mov	r0, r4
 800654c:	4629      	mov	r1, r5
 800654e:	f7fa fabb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006552:	b108      	cbz	r0, 8006558 <__cvt+0xa4>
 8006554:	f8cd 900c 	str.w	r9, [sp, #12]
 8006558:	2230      	movs	r2, #48	; 0x30
 800655a:	9b03      	ldr	r3, [sp, #12]
 800655c:	454b      	cmp	r3, r9
 800655e:	d307      	bcc.n	8006570 <__cvt+0xbc>
 8006560:	9b03      	ldr	r3, [sp, #12]
 8006562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006564:	1bdb      	subs	r3, r3, r7
 8006566:	4638      	mov	r0, r7
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	b004      	add	sp, #16
 800656c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006570:	1c59      	adds	r1, r3, #1
 8006572:	9103      	str	r1, [sp, #12]
 8006574:	701a      	strb	r2, [r3, #0]
 8006576:	e7f0      	b.n	800655a <__cvt+0xa6>

08006578 <__exponent>:
 8006578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800657a:	4603      	mov	r3, r0
 800657c:	2900      	cmp	r1, #0
 800657e:	bfb8      	it	lt
 8006580:	4249      	neglt	r1, r1
 8006582:	f803 2b02 	strb.w	r2, [r3], #2
 8006586:	bfb4      	ite	lt
 8006588:	222d      	movlt	r2, #45	; 0x2d
 800658a:	222b      	movge	r2, #43	; 0x2b
 800658c:	2909      	cmp	r1, #9
 800658e:	7042      	strb	r2, [r0, #1]
 8006590:	dd2a      	ble.n	80065e8 <__exponent+0x70>
 8006592:	f10d 0207 	add.w	r2, sp, #7
 8006596:	4617      	mov	r7, r2
 8006598:	260a      	movs	r6, #10
 800659a:	4694      	mov	ip, r2
 800659c:	fb91 f5f6 	sdiv	r5, r1, r6
 80065a0:	fb06 1415 	mls	r4, r6, r5, r1
 80065a4:	3430      	adds	r4, #48	; 0x30
 80065a6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80065aa:	460c      	mov	r4, r1
 80065ac:	2c63      	cmp	r4, #99	; 0x63
 80065ae:	f102 32ff 	add.w	r2, r2, #4294967295
 80065b2:	4629      	mov	r1, r5
 80065b4:	dcf1      	bgt.n	800659a <__exponent+0x22>
 80065b6:	3130      	adds	r1, #48	; 0x30
 80065b8:	f1ac 0402 	sub.w	r4, ip, #2
 80065bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80065c0:	1c41      	adds	r1, r0, #1
 80065c2:	4622      	mov	r2, r4
 80065c4:	42ba      	cmp	r2, r7
 80065c6:	d30a      	bcc.n	80065de <__exponent+0x66>
 80065c8:	f10d 0209 	add.w	r2, sp, #9
 80065cc:	eba2 020c 	sub.w	r2, r2, ip
 80065d0:	42bc      	cmp	r4, r7
 80065d2:	bf88      	it	hi
 80065d4:	2200      	movhi	r2, #0
 80065d6:	4413      	add	r3, r2
 80065d8:	1a18      	subs	r0, r3, r0
 80065da:	b003      	add	sp, #12
 80065dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065de:	f812 5b01 	ldrb.w	r5, [r2], #1
 80065e2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80065e6:	e7ed      	b.n	80065c4 <__exponent+0x4c>
 80065e8:	2330      	movs	r3, #48	; 0x30
 80065ea:	3130      	adds	r1, #48	; 0x30
 80065ec:	7083      	strb	r3, [r0, #2]
 80065ee:	70c1      	strb	r1, [r0, #3]
 80065f0:	1d03      	adds	r3, r0, #4
 80065f2:	e7f1      	b.n	80065d8 <__exponent+0x60>

080065f4 <_printf_float>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	ed2d 8b02 	vpush	{d8}
 80065fc:	b08d      	sub	sp, #52	; 0x34
 80065fe:	460c      	mov	r4, r1
 8006600:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006604:	4616      	mov	r6, r2
 8006606:	461f      	mov	r7, r3
 8006608:	4605      	mov	r5, r0
 800660a:	f000 fcc7 	bl	8006f9c <_localeconv_r>
 800660e:	f8d0 a000 	ldr.w	sl, [r0]
 8006612:	4650      	mov	r0, sl
 8006614:	f7f9 fe2c 	bl	8000270 <strlen>
 8006618:	2300      	movs	r3, #0
 800661a:	930a      	str	r3, [sp, #40]	; 0x28
 800661c:	6823      	ldr	r3, [r4, #0]
 800661e:	9305      	str	r3, [sp, #20]
 8006620:	f8d8 3000 	ldr.w	r3, [r8]
 8006624:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006628:	3307      	adds	r3, #7
 800662a:	f023 0307 	bic.w	r3, r3, #7
 800662e:	f103 0208 	add.w	r2, r3, #8
 8006632:	f8c8 2000 	str.w	r2, [r8]
 8006636:	e9d3 8900 	ldrd	r8, r9, [r3]
 800663a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800663e:	9307      	str	r3, [sp, #28]
 8006640:	f8cd 8018 	str.w	r8, [sp, #24]
 8006644:	ee08 0a10 	vmov	s16, r0
 8006648:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800664c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006650:	4b9e      	ldr	r3, [pc, #632]	; (80068cc <_printf_float+0x2d8>)
 8006652:	f04f 32ff 	mov.w	r2, #4294967295
 8006656:	f7fa fa69 	bl	8000b2c <__aeabi_dcmpun>
 800665a:	bb88      	cbnz	r0, 80066c0 <_printf_float+0xcc>
 800665c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006660:	4b9a      	ldr	r3, [pc, #616]	; (80068cc <_printf_float+0x2d8>)
 8006662:	f04f 32ff 	mov.w	r2, #4294967295
 8006666:	f7fa fa43 	bl	8000af0 <__aeabi_dcmple>
 800666a:	bb48      	cbnz	r0, 80066c0 <_printf_float+0xcc>
 800666c:	2200      	movs	r2, #0
 800666e:	2300      	movs	r3, #0
 8006670:	4640      	mov	r0, r8
 8006672:	4649      	mov	r1, r9
 8006674:	f7fa fa32 	bl	8000adc <__aeabi_dcmplt>
 8006678:	b110      	cbz	r0, 8006680 <_printf_float+0x8c>
 800667a:	232d      	movs	r3, #45	; 0x2d
 800667c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006680:	4a93      	ldr	r2, [pc, #588]	; (80068d0 <_printf_float+0x2dc>)
 8006682:	4b94      	ldr	r3, [pc, #592]	; (80068d4 <_printf_float+0x2e0>)
 8006684:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006688:	bf94      	ite	ls
 800668a:	4690      	movls	r8, r2
 800668c:	4698      	movhi	r8, r3
 800668e:	2303      	movs	r3, #3
 8006690:	6123      	str	r3, [r4, #16]
 8006692:	9b05      	ldr	r3, [sp, #20]
 8006694:	f023 0304 	bic.w	r3, r3, #4
 8006698:	6023      	str	r3, [r4, #0]
 800669a:	f04f 0900 	mov.w	r9, #0
 800669e:	9700      	str	r7, [sp, #0]
 80066a0:	4633      	mov	r3, r6
 80066a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80066a4:	4621      	mov	r1, r4
 80066a6:	4628      	mov	r0, r5
 80066a8:	f000 f9da 	bl	8006a60 <_printf_common>
 80066ac:	3001      	adds	r0, #1
 80066ae:	f040 8090 	bne.w	80067d2 <_printf_float+0x1de>
 80066b2:	f04f 30ff 	mov.w	r0, #4294967295
 80066b6:	b00d      	add	sp, #52	; 0x34
 80066b8:	ecbd 8b02 	vpop	{d8}
 80066bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c0:	4642      	mov	r2, r8
 80066c2:	464b      	mov	r3, r9
 80066c4:	4640      	mov	r0, r8
 80066c6:	4649      	mov	r1, r9
 80066c8:	f7fa fa30 	bl	8000b2c <__aeabi_dcmpun>
 80066cc:	b140      	cbz	r0, 80066e0 <_printf_float+0xec>
 80066ce:	464b      	mov	r3, r9
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	bfbc      	itt	lt
 80066d4:	232d      	movlt	r3, #45	; 0x2d
 80066d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80066da:	4a7f      	ldr	r2, [pc, #508]	; (80068d8 <_printf_float+0x2e4>)
 80066dc:	4b7f      	ldr	r3, [pc, #508]	; (80068dc <_printf_float+0x2e8>)
 80066de:	e7d1      	b.n	8006684 <_printf_float+0x90>
 80066e0:	6863      	ldr	r3, [r4, #4]
 80066e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80066e6:	9206      	str	r2, [sp, #24]
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	d13f      	bne.n	800676c <_printf_float+0x178>
 80066ec:	2306      	movs	r3, #6
 80066ee:	6063      	str	r3, [r4, #4]
 80066f0:	9b05      	ldr	r3, [sp, #20]
 80066f2:	6861      	ldr	r1, [r4, #4]
 80066f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80066f8:	2300      	movs	r3, #0
 80066fa:	9303      	str	r3, [sp, #12]
 80066fc:	ab0a      	add	r3, sp, #40	; 0x28
 80066fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006702:	ab09      	add	r3, sp, #36	; 0x24
 8006704:	ec49 8b10 	vmov	d0, r8, r9
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	6022      	str	r2, [r4, #0]
 800670c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006710:	4628      	mov	r0, r5
 8006712:	f7ff fecf 	bl	80064b4 <__cvt>
 8006716:	9b06      	ldr	r3, [sp, #24]
 8006718:	9909      	ldr	r1, [sp, #36]	; 0x24
 800671a:	2b47      	cmp	r3, #71	; 0x47
 800671c:	4680      	mov	r8, r0
 800671e:	d108      	bne.n	8006732 <_printf_float+0x13e>
 8006720:	1cc8      	adds	r0, r1, #3
 8006722:	db02      	blt.n	800672a <_printf_float+0x136>
 8006724:	6863      	ldr	r3, [r4, #4]
 8006726:	4299      	cmp	r1, r3
 8006728:	dd41      	ble.n	80067ae <_printf_float+0x1ba>
 800672a:	f1ab 0302 	sub.w	r3, fp, #2
 800672e:	fa5f fb83 	uxtb.w	fp, r3
 8006732:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006736:	d820      	bhi.n	800677a <_printf_float+0x186>
 8006738:	3901      	subs	r1, #1
 800673a:	465a      	mov	r2, fp
 800673c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006740:	9109      	str	r1, [sp, #36]	; 0x24
 8006742:	f7ff ff19 	bl	8006578 <__exponent>
 8006746:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006748:	1813      	adds	r3, r2, r0
 800674a:	2a01      	cmp	r2, #1
 800674c:	4681      	mov	r9, r0
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	dc02      	bgt.n	8006758 <_printf_float+0x164>
 8006752:	6822      	ldr	r2, [r4, #0]
 8006754:	07d2      	lsls	r2, r2, #31
 8006756:	d501      	bpl.n	800675c <_printf_float+0x168>
 8006758:	3301      	adds	r3, #1
 800675a:	6123      	str	r3, [r4, #16]
 800675c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006760:	2b00      	cmp	r3, #0
 8006762:	d09c      	beq.n	800669e <_printf_float+0xaa>
 8006764:	232d      	movs	r3, #45	; 0x2d
 8006766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800676a:	e798      	b.n	800669e <_printf_float+0xaa>
 800676c:	9a06      	ldr	r2, [sp, #24]
 800676e:	2a47      	cmp	r2, #71	; 0x47
 8006770:	d1be      	bne.n	80066f0 <_printf_float+0xfc>
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1bc      	bne.n	80066f0 <_printf_float+0xfc>
 8006776:	2301      	movs	r3, #1
 8006778:	e7b9      	b.n	80066ee <_printf_float+0xfa>
 800677a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800677e:	d118      	bne.n	80067b2 <_printf_float+0x1be>
 8006780:	2900      	cmp	r1, #0
 8006782:	6863      	ldr	r3, [r4, #4]
 8006784:	dd0b      	ble.n	800679e <_printf_float+0x1aa>
 8006786:	6121      	str	r1, [r4, #16]
 8006788:	b913      	cbnz	r3, 8006790 <_printf_float+0x19c>
 800678a:	6822      	ldr	r2, [r4, #0]
 800678c:	07d0      	lsls	r0, r2, #31
 800678e:	d502      	bpl.n	8006796 <_printf_float+0x1a2>
 8006790:	3301      	adds	r3, #1
 8006792:	440b      	add	r3, r1
 8006794:	6123      	str	r3, [r4, #16]
 8006796:	65a1      	str	r1, [r4, #88]	; 0x58
 8006798:	f04f 0900 	mov.w	r9, #0
 800679c:	e7de      	b.n	800675c <_printf_float+0x168>
 800679e:	b913      	cbnz	r3, 80067a6 <_printf_float+0x1b2>
 80067a0:	6822      	ldr	r2, [r4, #0]
 80067a2:	07d2      	lsls	r2, r2, #31
 80067a4:	d501      	bpl.n	80067aa <_printf_float+0x1b6>
 80067a6:	3302      	adds	r3, #2
 80067a8:	e7f4      	b.n	8006794 <_printf_float+0x1a0>
 80067aa:	2301      	movs	r3, #1
 80067ac:	e7f2      	b.n	8006794 <_printf_float+0x1a0>
 80067ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067b4:	4299      	cmp	r1, r3
 80067b6:	db05      	blt.n	80067c4 <_printf_float+0x1d0>
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	6121      	str	r1, [r4, #16]
 80067bc:	07d8      	lsls	r0, r3, #31
 80067be:	d5ea      	bpl.n	8006796 <_printf_float+0x1a2>
 80067c0:	1c4b      	adds	r3, r1, #1
 80067c2:	e7e7      	b.n	8006794 <_printf_float+0x1a0>
 80067c4:	2900      	cmp	r1, #0
 80067c6:	bfd4      	ite	le
 80067c8:	f1c1 0202 	rsble	r2, r1, #2
 80067cc:	2201      	movgt	r2, #1
 80067ce:	4413      	add	r3, r2
 80067d0:	e7e0      	b.n	8006794 <_printf_float+0x1a0>
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	055a      	lsls	r2, r3, #21
 80067d6:	d407      	bmi.n	80067e8 <_printf_float+0x1f4>
 80067d8:	6923      	ldr	r3, [r4, #16]
 80067da:	4642      	mov	r2, r8
 80067dc:	4631      	mov	r1, r6
 80067de:	4628      	mov	r0, r5
 80067e0:	47b8      	blx	r7
 80067e2:	3001      	adds	r0, #1
 80067e4:	d12c      	bne.n	8006840 <_printf_float+0x24c>
 80067e6:	e764      	b.n	80066b2 <_printf_float+0xbe>
 80067e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067ec:	f240 80e0 	bls.w	80069b0 <_printf_float+0x3bc>
 80067f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067f4:	2200      	movs	r2, #0
 80067f6:	2300      	movs	r3, #0
 80067f8:	f7fa f966 	bl	8000ac8 <__aeabi_dcmpeq>
 80067fc:	2800      	cmp	r0, #0
 80067fe:	d034      	beq.n	800686a <_printf_float+0x276>
 8006800:	4a37      	ldr	r2, [pc, #220]	; (80068e0 <_printf_float+0x2ec>)
 8006802:	2301      	movs	r3, #1
 8006804:	4631      	mov	r1, r6
 8006806:	4628      	mov	r0, r5
 8006808:	47b8      	blx	r7
 800680a:	3001      	adds	r0, #1
 800680c:	f43f af51 	beq.w	80066b2 <_printf_float+0xbe>
 8006810:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006814:	429a      	cmp	r2, r3
 8006816:	db02      	blt.n	800681e <_printf_float+0x22a>
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	07d8      	lsls	r0, r3, #31
 800681c:	d510      	bpl.n	8006840 <_printf_float+0x24c>
 800681e:	ee18 3a10 	vmov	r3, s16
 8006822:	4652      	mov	r2, sl
 8006824:	4631      	mov	r1, r6
 8006826:	4628      	mov	r0, r5
 8006828:	47b8      	blx	r7
 800682a:	3001      	adds	r0, #1
 800682c:	f43f af41 	beq.w	80066b2 <_printf_float+0xbe>
 8006830:	f04f 0800 	mov.w	r8, #0
 8006834:	f104 091a 	add.w	r9, r4, #26
 8006838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800683a:	3b01      	subs	r3, #1
 800683c:	4543      	cmp	r3, r8
 800683e:	dc09      	bgt.n	8006854 <_printf_float+0x260>
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	079b      	lsls	r3, r3, #30
 8006844:	f100 8107 	bmi.w	8006a56 <_printf_float+0x462>
 8006848:	68e0      	ldr	r0, [r4, #12]
 800684a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800684c:	4298      	cmp	r0, r3
 800684e:	bfb8      	it	lt
 8006850:	4618      	movlt	r0, r3
 8006852:	e730      	b.n	80066b6 <_printf_float+0xc2>
 8006854:	2301      	movs	r3, #1
 8006856:	464a      	mov	r2, r9
 8006858:	4631      	mov	r1, r6
 800685a:	4628      	mov	r0, r5
 800685c:	47b8      	blx	r7
 800685e:	3001      	adds	r0, #1
 8006860:	f43f af27 	beq.w	80066b2 <_printf_float+0xbe>
 8006864:	f108 0801 	add.w	r8, r8, #1
 8006868:	e7e6      	b.n	8006838 <_printf_float+0x244>
 800686a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800686c:	2b00      	cmp	r3, #0
 800686e:	dc39      	bgt.n	80068e4 <_printf_float+0x2f0>
 8006870:	4a1b      	ldr	r2, [pc, #108]	; (80068e0 <_printf_float+0x2ec>)
 8006872:	2301      	movs	r3, #1
 8006874:	4631      	mov	r1, r6
 8006876:	4628      	mov	r0, r5
 8006878:	47b8      	blx	r7
 800687a:	3001      	adds	r0, #1
 800687c:	f43f af19 	beq.w	80066b2 <_printf_float+0xbe>
 8006880:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006884:	4313      	orrs	r3, r2
 8006886:	d102      	bne.n	800688e <_printf_float+0x29a>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	07d9      	lsls	r1, r3, #31
 800688c:	d5d8      	bpl.n	8006840 <_printf_float+0x24c>
 800688e:	ee18 3a10 	vmov	r3, s16
 8006892:	4652      	mov	r2, sl
 8006894:	4631      	mov	r1, r6
 8006896:	4628      	mov	r0, r5
 8006898:	47b8      	blx	r7
 800689a:	3001      	adds	r0, #1
 800689c:	f43f af09 	beq.w	80066b2 <_printf_float+0xbe>
 80068a0:	f04f 0900 	mov.w	r9, #0
 80068a4:	f104 0a1a 	add.w	sl, r4, #26
 80068a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068aa:	425b      	negs	r3, r3
 80068ac:	454b      	cmp	r3, r9
 80068ae:	dc01      	bgt.n	80068b4 <_printf_float+0x2c0>
 80068b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b2:	e792      	b.n	80067da <_printf_float+0x1e6>
 80068b4:	2301      	movs	r3, #1
 80068b6:	4652      	mov	r2, sl
 80068b8:	4631      	mov	r1, r6
 80068ba:	4628      	mov	r0, r5
 80068bc:	47b8      	blx	r7
 80068be:	3001      	adds	r0, #1
 80068c0:	f43f aef7 	beq.w	80066b2 <_printf_float+0xbe>
 80068c4:	f109 0901 	add.w	r9, r9, #1
 80068c8:	e7ee      	b.n	80068a8 <_printf_float+0x2b4>
 80068ca:	bf00      	nop
 80068cc:	7fefffff 	.word	0x7fefffff
 80068d0:	08008e80 	.word	0x08008e80
 80068d4:	08008e84 	.word	0x08008e84
 80068d8:	08008e88 	.word	0x08008e88
 80068dc:	08008e8c 	.word	0x08008e8c
 80068e0:	08008e90 	.word	0x08008e90
 80068e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068e8:	429a      	cmp	r2, r3
 80068ea:	bfa8      	it	ge
 80068ec:	461a      	movge	r2, r3
 80068ee:	2a00      	cmp	r2, #0
 80068f0:	4691      	mov	r9, r2
 80068f2:	dc37      	bgt.n	8006964 <_printf_float+0x370>
 80068f4:	f04f 0b00 	mov.w	fp, #0
 80068f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068fc:	f104 021a 	add.w	r2, r4, #26
 8006900:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006902:	9305      	str	r3, [sp, #20]
 8006904:	eba3 0309 	sub.w	r3, r3, r9
 8006908:	455b      	cmp	r3, fp
 800690a:	dc33      	bgt.n	8006974 <_printf_float+0x380>
 800690c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006910:	429a      	cmp	r2, r3
 8006912:	db3b      	blt.n	800698c <_printf_float+0x398>
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	07da      	lsls	r2, r3, #31
 8006918:	d438      	bmi.n	800698c <_printf_float+0x398>
 800691a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800691e:	eba2 0903 	sub.w	r9, r2, r3
 8006922:	9b05      	ldr	r3, [sp, #20]
 8006924:	1ad2      	subs	r2, r2, r3
 8006926:	4591      	cmp	r9, r2
 8006928:	bfa8      	it	ge
 800692a:	4691      	movge	r9, r2
 800692c:	f1b9 0f00 	cmp.w	r9, #0
 8006930:	dc35      	bgt.n	800699e <_printf_float+0x3aa>
 8006932:	f04f 0800 	mov.w	r8, #0
 8006936:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800693a:	f104 0a1a 	add.w	sl, r4, #26
 800693e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	eba3 0309 	sub.w	r3, r3, r9
 8006948:	4543      	cmp	r3, r8
 800694a:	f77f af79 	ble.w	8006840 <_printf_float+0x24c>
 800694e:	2301      	movs	r3, #1
 8006950:	4652      	mov	r2, sl
 8006952:	4631      	mov	r1, r6
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	f43f aeaa 	beq.w	80066b2 <_printf_float+0xbe>
 800695e:	f108 0801 	add.w	r8, r8, #1
 8006962:	e7ec      	b.n	800693e <_printf_float+0x34a>
 8006964:	4613      	mov	r3, r2
 8006966:	4631      	mov	r1, r6
 8006968:	4642      	mov	r2, r8
 800696a:	4628      	mov	r0, r5
 800696c:	47b8      	blx	r7
 800696e:	3001      	adds	r0, #1
 8006970:	d1c0      	bne.n	80068f4 <_printf_float+0x300>
 8006972:	e69e      	b.n	80066b2 <_printf_float+0xbe>
 8006974:	2301      	movs	r3, #1
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	9205      	str	r2, [sp, #20]
 800697c:	47b8      	blx	r7
 800697e:	3001      	adds	r0, #1
 8006980:	f43f ae97 	beq.w	80066b2 <_printf_float+0xbe>
 8006984:	9a05      	ldr	r2, [sp, #20]
 8006986:	f10b 0b01 	add.w	fp, fp, #1
 800698a:	e7b9      	b.n	8006900 <_printf_float+0x30c>
 800698c:	ee18 3a10 	vmov	r3, s16
 8006990:	4652      	mov	r2, sl
 8006992:	4631      	mov	r1, r6
 8006994:	4628      	mov	r0, r5
 8006996:	47b8      	blx	r7
 8006998:	3001      	adds	r0, #1
 800699a:	d1be      	bne.n	800691a <_printf_float+0x326>
 800699c:	e689      	b.n	80066b2 <_printf_float+0xbe>
 800699e:	9a05      	ldr	r2, [sp, #20]
 80069a0:	464b      	mov	r3, r9
 80069a2:	4442      	add	r2, r8
 80069a4:	4631      	mov	r1, r6
 80069a6:	4628      	mov	r0, r5
 80069a8:	47b8      	blx	r7
 80069aa:	3001      	adds	r0, #1
 80069ac:	d1c1      	bne.n	8006932 <_printf_float+0x33e>
 80069ae:	e680      	b.n	80066b2 <_printf_float+0xbe>
 80069b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069b2:	2a01      	cmp	r2, #1
 80069b4:	dc01      	bgt.n	80069ba <_printf_float+0x3c6>
 80069b6:	07db      	lsls	r3, r3, #31
 80069b8:	d53a      	bpl.n	8006a30 <_printf_float+0x43c>
 80069ba:	2301      	movs	r3, #1
 80069bc:	4642      	mov	r2, r8
 80069be:	4631      	mov	r1, r6
 80069c0:	4628      	mov	r0, r5
 80069c2:	47b8      	blx	r7
 80069c4:	3001      	adds	r0, #1
 80069c6:	f43f ae74 	beq.w	80066b2 <_printf_float+0xbe>
 80069ca:	ee18 3a10 	vmov	r3, s16
 80069ce:	4652      	mov	r2, sl
 80069d0:	4631      	mov	r1, r6
 80069d2:	4628      	mov	r0, r5
 80069d4:	47b8      	blx	r7
 80069d6:	3001      	adds	r0, #1
 80069d8:	f43f ae6b 	beq.w	80066b2 <_printf_float+0xbe>
 80069dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069e0:	2200      	movs	r2, #0
 80069e2:	2300      	movs	r3, #0
 80069e4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80069e8:	f7fa f86e 	bl	8000ac8 <__aeabi_dcmpeq>
 80069ec:	b9d8      	cbnz	r0, 8006a26 <_printf_float+0x432>
 80069ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80069f2:	f108 0201 	add.w	r2, r8, #1
 80069f6:	4631      	mov	r1, r6
 80069f8:	4628      	mov	r0, r5
 80069fa:	47b8      	blx	r7
 80069fc:	3001      	adds	r0, #1
 80069fe:	d10e      	bne.n	8006a1e <_printf_float+0x42a>
 8006a00:	e657      	b.n	80066b2 <_printf_float+0xbe>
 8006a02:	2301      	movs	r3, #1
 8006a04:	4652      	mov	r2, sl
 8006a06:	4631      	mov	r1, r6
 8006a08:	4628      	mov	r0, r5
 8006a0a:	47b8      	blx	r7
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	f43f ae50 	beq.w	80066b2 <_printf_float+0xbe>
 8006a12:	f108 0801 	add.w	r8, r8, #1
 8006a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	4543      	cmp	r3, r8
 8006a1c:	dcf1      	bgt.n	8006a02 <_printf_float+0x40e>
 8006a1e:	464b      	mov	r3, r9
 8006a20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a24:	e6da      	b.n	80067dc <_printf_float+0x1e8>
 8006a26:	f04f 0800 	mov.w	r8, #0
 8006a2a:	f104 0a1a 	add.w	sl, r4, #26
 8006a2e:	e7f2      	b.n	8006a16 <_printf_float+0x422>
 8006a30:	2301      	movs	r3, #1
 8006a32:	4642      	mov	r2, r8
 8006a34:	e7df      	b.n	80069f6 <_printf_float+0x402>
 8006a36:	2301      	movs	r3, #1
 8006a38:	464a      	mov	r2, r9
 8006a3a:	4631      	mov	r1, r6
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	47b8      	blx	r7
 8006a40:	3001      	adds	r0, #1
 8006a42:	f43f ae36 	beq.w	80066b2 <_printf_float+0xbe>
 8006a46:	f108 0801 	add.w	r8, r8, #1
 8006a4a:	68e3      	ldr	r3, [r4, #12]
 8006a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a4e:	1a5b      	subs	r3, r3, r1
 8006a50:	4543      	cmp	r3, r8
 8006a52:	dcf0      	bgt.n	8006a36 <_printf_float+0x442>
 8006a54:	e6f8      	b.n	8006848 <_printf_float+0x254>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	f104 0919 	add.w	r9, r4, #25
 8006a5e:	e7f4      	b.n	8006a4a <_printf_float+0x456>

08006a60 <_printf_common>:
 8006a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a64:	4616      	mov	r6, r2
 8006a66:	4699      	mov	r9, r3
 8006a68:	688a      	ldr	r2, [r1, #8]
 8006a6a:	690b      	ldr	r3, [r1, #16]
 8006a6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a70:	4293      	cmp	r3, r2
 8006a72:	bfb8      	it	lt
 8006a74:	4613      	movlt	r3, r2
 8006a76:	6033      	str	r3, [r6, #0]
 8006a78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	460c      	mov	r4, r1
 8006a80:	b10a      	cbz	r2, 8006a86 <_printf_common+0x26>
 8006a82:	3301      	adds	r3, #1
 8006a84:	6033      	str	r3, [r6, #0]
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	0699      	lsls	r1, r3, #26
 8006a8a:	bf42      	ittt	mi
 8006a8c:	6833      	ldrmi	r3, [r6, #0]
 8006a8e:	3302      	addmi	r3, #2
 8006a90:	6033      	strmi	r3, [r6, #0]
 8006a92:	6825      	ldr	r5, [r4, #0]
 8006a94:	f015 0506 	ands.w	r5, r5, #6
 8006a98:	d106      	bne.n	8006aa8 <_printf_common+0x48>
 8006a9a:	f104 0a19 	add.w	sl, r4, #25
 8006a9e:	68e3      	ldr	r3, [r4, #12]
 8006aa0:	6832      	ldr	r2, [r6, #0]
 8006aa2:	1a9b      	subs	r3, r3, r2
 8006aa4:	42ab      	cmp	r3, r5
 8006aa6:	dc26      	bgt.n	8006af6 <_printf_common+0x96>
 8006aa8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006aac:	1e13      	subs	r3, r2, #0
 8006aae:	6822      	ldr	r2, [r4, #0]
 8006ab0:	bf18      	it	ne
 8006ab2:	2301      	movne	r3, #1
 8006ab4:	0692      	lsls	r2, r2, #26
 8006ab6:	d42b      	bmi.n	8006b10 <_printf_common+0xb0>
 8006ab8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006abc:	4649      	mov	r1, r9
 8006abe:	4638      	mov	r0, r7
 8006ac0:	47c0      	blx	r8
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	d01e      	beq.n	8006b04 <_printf_common+0xa4>
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	6922      	ldr	r2, [r4, #16]
 8006aca:	f003 0306 	and.w	r3, r3, #6
 8006ace:	2b04      	cmp	r3, #4
 8006ad0:	bf02      	ittt	eq
 8006ad2:	68e5      	ldreq	r5, [r4, #12]
 8006ad4:	6833      	ldreq	r3, [r6, #0]
 8006ad6:	1aed      	subeq	r5, r5, r3
 8006ad8:	68a3      	ldr	r3, [r4, #8]
 8006ada:	bf0c      	ite	eq
 8006adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ae0:	2500      	movne	r5, #0
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	bfc4      	itt	gt
 8006ae6:	1a9b      	subgt	r3, r3, r2
 8006ae8:	18ed      	addgt	r5, r5, r3
 8006aea:	2600      	movs	r6, #0
 8006aec:	341a      	adds	r4, #26
 8006aee:	42b5      	cmp	r5, r6
 8006af0:	d11a      	bne.n	8006b28 <_printf_common+0xc8>
 8006af2:	2000      	movs	r0, #0
 8006af4:	e008      	b.n	8006b08 <_printf_common+0xa8>
 8006af6:	2301      	movs	r3, #1
 8006af8:	4652      	mov	r2, sl
 8006afa:	4649      	mov	r1, r9
 8006afc:	4638      	mov	r0, r7
 8006afe:	47c0      	blx	r8
 8006b00:	3001      	adds	r0, #1
 8006b02:	d103      	bne.n	8006b0c <_printf_common+0xac>
 8006b04:	f04f 30ff 	mov.w	r0, #4294967295
 8006b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b0c:	3501      	adds	r5, #1
 8006b0e:	e7c6      	b.n	8006a9e <_printf_common+0x3e>
 8006b10:	18e1      	adds	r1, r4, r3
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	2030      	movs	r0, #48	; 0x30
 8006b16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b1a:	4422      	add	r2, r4
 8006b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b24:	3302      	adds	r3, #2
 8006b26:	e7c7      	b.n	8006ab8 <_printf_common+0x58>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	4649      	mov	r1, r9
 8006b2e:	4638      	mov	r0, r7
 8006b30:	47c0      	blx	r8
 8006b32:	3001      	adds	r0, #1
 8006b34:	d0e6      	beq.n	8006b04 <_printf_common+0xa4>
 8006b36:	3601      	adds	r6, #1
 8006b38:	e7d9      	b.n	8006aee <_printf_common+0x8e>
	...

08006b3c <_printf_i>:
 8006b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b40:	7e0f      	ldrb	r7, [r1, #24]
 8006b42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b44:	2f78      	cmp	r7, #120	; 0x78
 8006b46:	4691      	mov	r9, r2
 8006b48:	4680      	mov	r8, r0
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	469a      	mov	sl, r3
 8006b4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b52:	d807      	bhi.n	8006b64 <_printf_i+0x28>
 8006b54:	2f62      	cmp	r7, #98	; 0x62
 8006b56:	d80a      	bhi.n	8006b6e <_printf_i+0x32>
 8006b58:	2f00      	cmp	r7, #0
 8006b5a:	f000 80d4 	beq.w	8006d06 <_printf_i+0x1ca>
 8006b5e:	2f58      	cmp	r7, #88	; 0x58
 8006b60:	f000 80c0 	beq.w	8006ce4 <_printf_i+0x1a8>
 8006b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b6c:	e03a      	b.n	8006be4 <_printf_i+0xa8>
 8006b6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b72:	2b15      	cmp	r3, #21
 8006b74:	d8f6      	bhi.n	8006b64 <_printf_i+0x28>
 8006b76:	a101      	add	r1, pc, #4	; (adr r1, 8006b7c <_printf_i+0x40>)
 8006b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b7c:	08006bd5 	.word	0x08006bd5
 8006b80:	08006be9 	.word	0x08006be9
 8006b84:	08006b65 	.word	0x08006b65
 8006b88:	08006b65 	.word	0x08006b65
 8006b8c:	08006b65 	.word	0x08006b65
 8006b90:	08006b65 	.word	0x08006b65
 8006b94:	08006be9 	.word	0x08006be9
 8006b98:	08006b65 	.word	0x08006b65
 8006b9c:	08006b65 	.word	0x08006b65
 8006ba0:	08006b65 	.word	0x08006b65
 8006ba4:	08006b65 	.word	0x08006b65
 8006ba8:	08006ced 	.word	0x08006ced
 8006bac:	08006c15 	.word	0x08006c15
 8006bb0:	08006ca7 	.word	0x08006ca7
 8006bb4:	08006b65 	.word	0x08006b65
 8006bb8:	08006b65 	.word	0x08006b65
 8006bbc:	08006d0f 	.word	0x08006d0f
 8006bc0:	08006b65 	.word	0x08006b65
 8006bc4:	08006c15 	.word	0x08006c15
 8006bc8:	08006b65 	.word	0x08006b65
 8006bcc:	08006b65 	.word	0x08006b65
 8006bd0:	08006caf 	.word	0x08006caf
 8006bd4:	682b      	ldr	r3, [r5, #0]
 8006bd6:	1d1a      	adds	r2, r3, #4
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	602a      	str	r2, [r5, #0]
 8006bdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006be4:	2301      	movs	r3, #1
 8006be6:	e09f      	b.n	8006d28 <_printf_i+0x1ec>
 8006be8:	6820      	ldr	r0, [r4, #0]
 8006bea:	682b      	ldr	r3, [r5, #0]
 8006bec:	0607      	lsls	r7, r0, #24
 8006bee:	f103 0104 	add.w	r1, r3, #4
 8006bf2:	6029      	str	r1, [r5, #0]
 8006bf4:	d501      	bpl.n	8006bfa <_printf_i+0xbe>
 8006bf6:	681e      	ldr	r6, [r3, #0]
 8006bf8:	e003      	b.n	8006c02 <_printf_i+0xc6>
 8006bfa:	0646      	lsls	r6, r0, #25
 8006bfc:	d5fb      	bpl.n	8006bf6 <_printf_i+0xba>
 8006bfe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006c02:	2e00      	cmp	r6, #0
 8006c04:	da03      	bge.n	8006c0e <_printf_i+0xd2>
 8006c06:	232d      	movs	r3, #45	; 0x2d
 8006c08:	4276      	negs	r6, r6
 8006c0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c0e:	485a      	ldr	r0, [pc, #360]	; (8006d78 <_printf_i+0x23c>)
 8006c10:	230a      	movs	r3, #10
 8006c12:	e012      	b.n	8006c3a <_printf_i+0xfe>
 8006c14:	682b      	ldr	r3, [r5, #0]
 8006c16:	6820      	ldr	r0, [r4, #0]
 8006c18:	1d19      	adds	r1, r3, #4
 8006c1a:	6029      	str	r1, [r5, #0]
 8006c1c:	0605      	lsls	r5, r0, #24
 8006c1e:	d501      	bpl.n	8006c24 <_printf_i+0xe8>
 8006c20:	681e      	ldr	r6, [r3, #0]
 8006c22:	e002      	b.n	8006c2a <_printf_i+0xee>
 8006c24:	0641      	lsls	r1, r0, #25
 8006c26:	d5fb      	bpl.n	8006c20 <_printf_i+0xe4>
 8006c28:	881e      	ldrh	r6, [r3, #0]
 8006c2a:	4853      	ldr	r0, [pc, #332]	; (8006d78 <_printf_i+0x23c>)
 8006c2c:	2f6f      	cmp	r7, #111	; 0x6f
 8006c2e:	bf0c      	ite	eq
 8006c30:	2308      	moveq	r3, #8
 8006c32:	230a      	movne	r3, #10
 8006c34:	2100      	movs	r1, #0
 8006c36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c3a:	6865      	ldr	r5, [r4, #4]
 8006c3c:	60a5      	str	r5, [r4, #8]
 8006c3e:	2d00      	cmp	r5, #0
 8006c40:	bfa2      	ittt	ge
 8006c42:	6821      	ldrge	r1, [r4, #0]
 8006c44:	f021 0104 	bicge.w	r1, r1, #4
 8006c48:	6021      	strge	r1, [r4, #0]
 8006c4a:	b90e      	cbnz	r6, 8006c50 <_printf_i+0x114>
 8006c4c:	2d00      	cmp	r5, #0
 8006c4e:	d04b      	beq.n	8006ce8 <_printf_i+0x1ac>
 8006c50:	4615      	mov	r5, r2
 8006c52:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c56:	fb03 6711 	mls	r7, r3, r1, r6
 8006c5a:	5dc7      	ldrb	r7, [r0, r7]
 8006c5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c60:	4637      	mov	r7, r6
 8006c62:	42bb      	cmp	r3, r7
 8006c64:	460e      	mov	r6, r1
 8006c66:	d9f4      	bls.n	8006c52 <_printf_i+0x116>
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d10b      	bne.n	8006c84 <_printf_i+0x148>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	07de      	lsls	r6, r3, #31
 8006c70:	d508      	bpl.n	8006c84 <_printf_i+0x148>
 8006c72:	6923      	ldr	r3, [r4, #16]
 8006c74:	6861      	ldr	r1, [r4, #4]
 8006c76:	4299      	cmp	r1, r3
 8006c78:	bfde      	ittt	le
 8006c7a:	2330      	movle	r3, #48	; 0x30
 8006c7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c84:	1b52      	subs	r2, r2, r5
 8006c86:	6122      	str	r2, [r4, #16]
 8006c88:	f8cd a000 	str.w	sl, [sp]
 8006c8c:	464b      	mov	r3, r9
 8006c8e:	aa03      	add	r2, sp, #12
 8006c90:	4621      	mov	r1, r4
 8006c92:	4640      	mov	r0, r8
 8006c94:	f7ff fee4 	bl	8006a60 <_printf_common>
 8006c98:	3001      	adds	r0, #1
 8006c9a:	d14a      	bne.n	8006d32 <_printf_i+0x1f6>
 8006c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca0:	b004      	add	sp, #16
 8006ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	f043 0320 	orr.w	r3, r3, #32
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	4833      	ldr	r0, [pc, #204]	; (8006d7c <_printf_i+0x240>)
 8006cb0:	2778      	movs	r7, #120	; 0x78
 8006cb2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	6829      	ldr	r1, [r5, #0]
 8006cba:	061f      	lsls	r7, r3, #24
 8006cbc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cc0:	d402      	bmi.n	8006cc8 <_printf_i+0x18c>
 8006cc2:	065f      	lsls	r7, r3, #25
 8006cc4:	bf48      	it	mi
 8006cc6:	b2b6      	uxthmi	r6, r6
 8006cc8:	07df      	lsls	r7, r3, #31
 8006cca:	bf48      	it	mi
 8006ccc:	f043 0320 	orrmi.w	r3, r3, #32
 8006cd0:	6029      	str	r1, [r5, #0]
 8006cd2:	bf48      	it	mi
 8006cd4:	6023      	strmi	r3, [r4, #0]
 8006cd6:	b91e      	cbnz	r6, 8006ce0 <_printf_i+0x1a4>
 8006cd8:	6823      	ldr	r3, [r4, #0]
 8006cda:	f023 0320 	bic.w	r3, r3, #32
 8006cde:	6023      	str	r3, [r4, #0]
 8006ce0:	2310      	movs	r3, #16
 8006ce2:	e7a7      	b.n	8006c34 <_printf_i+0xf8>
 8006ce4:	4824      	ldr	r0, [pc, #144]	; (8006d78 <_printf_i+0x23c>)
 8006ce6:	e7e4      	b.n	8006cb2 <_printf_i+0x176>
 8006ce8:	4615      	mov	r5, r2
 8006cea:	e7bd      	b.n	8006c68 <_printf_i+0x12c>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	6826      	ldr	r6, [r4, #0]
 8006cf0:	6961      	ldr	r1, [r4, #20]
 8006cf2:	1d18      	adds	r0, r3, #4
 8006cf4:	6028      	str	r0, [r5, #0]
 8006cf6:	0635      	lsls	r5, r6, #24
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	d501      	bpl.n	8006d00 <_printf_i+0x1c4>
 8006cfc:	6019      	str	r1, [r3, #0]
 8006cfe:	e002      	b.n	8006d06 <_printf_i+0x1ca>
 8006d00:	0670      	lsls	r0, r6, #25
 8006d02:	d5fb      	bpl.n	8006cfc <_printf_i+0x1c0>
 8006d04:	8019      	strh	r1, [r3, #0]
 8006d06:	2300      	movs	r3, #0
 8006d08:	6123      	str	r3, [r4, #16]
 8006d0a:	4615      	mov	r5, r2
 8006d0c:	e7bc      	b.n	8006c88 <_printf_i+0x14c>
 8006d0e:	682b      	ldr	r3, [r5, #0]
 8006d10:	1d1a      	adds	r2, r3, #4
 8006d12:	602a      	str	r2, [r5, #0]
 8006d14:	681d      	ldr	r5, [r3, #0]
 8006d16:	6862      	ldr	r2, [r4, #4]
 8006d18:	2100      	movs	r1, #0
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	f7f9 fa58 	bl	80001d0 <memchr>
 8006d20:	b108      	cbz	r0, 8006d26 <_printf_i+0x1ea>
 8006d22:	1b40      	subs	r0, r0, r5
 8006d24:	6060      	str	r0, [r4, #4]
 8006d26:	6863      	ldr	r3, [r4, #4]
 8006d28:	6123      	str	r3, [r4, #16]
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d30:	e7aa      	b.n	8006c88 <_printf_i+0x14c>
 8006d32:	6923      	ldr	r3, [r4, #16]
 8006d34:	462a      	mov	r2, r5
 8006d36:	4649      	mov	r1, r9
 8006d38:	4640      	mov	r0, r8
 8006d3a:	47d0      	blx	sl
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	d0ad      	beq.n	8006c9c <_printf_i+0x160>
 8006d40:	6823      	ldr	r3, [r4, #0]
 8006d42:	079b      	lsls	r3, r3, #30
 8006d44:	d413      	bmi.n	8006d6e <_printf_i+0x232>
 8006d46:	68e0      	ldr	r0, [r4, #12]
 8006d48:	9b03      	ldr	r3, [sp, #12]
 8006d4a:	4298      	cmp	r0, r3
 8006d4c:	bfb8      	it	lt
 8006d4e:	4618      	movlt	r0, r3
 8006d50:	e7a6      	b.n	8006ca0 <_printf_i+0x164>
 8006d52:	2301      	movs	r3, #1
 8006d54:	4632      	mov	r2, r6
 8006d56:	4649      	mov	r1, r9
 8006d58:	4640      	mov	r0, r8
 8006d5a:	47d0      	blx	sl
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	d09d      	beq.n	8006c9c <_printf_i+0x160>
 8006d60:	3501      	adds	r5, #1
 8006d62:	68e3      	ldr	r3, [r4, #12]
 8006d64:	9903      	ldr	r1, [sp, #12]
 8006d66:	1a5b      	subs	r3, r3, r1
 8006d68:	42ab      	cmp	r3, r5
 8006d6a:	dcf2      	bgt.n	8006d52 <_printf_i+0x216>
 8006d6c:	e7eb      	b.n	8006d46 <_printf_i+0x20a>
 8006d6e:	2500      	movs	r5, #0
 8006d70:	f104 0619 	add.w	r6, r4, #25
 8006d74:	e7f5      	b.n	8006d62 <_printf_i+0x226>
 8006d76:	bf00      	nop
 8006d78:	08008e92 	.word	0x08008e92
 8006d7c:	08008ea3 	.word	0x08008ea3

08006d80 <std>:
 8006d80:	2300      	movs	r3, #0
 8006d82:	b510      	push	{r4, lr}
 8006d84:	4604      	mov	r4, r0
 8006d86:	e9c0 3300 	strd	r3, r3, [r0]
 8006d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d8e:	6083      	str	r3, [r0, #8]
 8006d90:	8181      	strh	r1, [r0, #12]
 8006d92:	6643      	str	r3, [r0, #100]	; 0x64
 8006d94:	81c2      	strh	r2, [r0, #14]
 8006d96:	6183      	str	r3, [r0, #24]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	2208      	movs	r2, #8
 8006d9c:	305c      	adds	r0, #92	; 0x5c
 8006d9e:	f000 f8f4 	bl	8006f8a <memset>
 8006da2:	4b0d      	ldr	r3, [pc, #52]	; (8006dd8 <std+0x58>)
 8006da4:	6263      	str	r3, [r4, #36]	; 0x24
 8006da6:	4b0d      	ldr	r3, [pc, #52]	; (8006ddc <std+0x5c>)
 8006da8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006daa:	4b0d      	ldr	r3, [pc, #52]	; (8006de0 <std+0x60>)
 8006dac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006dae:	4b0d      	ldr	r3, [pc, #52]	; (8006de4 <std+0x64>)
 8006db0:	6323      	str	r3, [r4, #48]	; 0x30
 8006db2:	4b0d      	ldr	r3, [pc, #52]	; (8006de8 <std+0x68>)
 8006db4:	6224      	str	r4, [r4, #32]
 8006db6:	429c      	cmp	r4, r3
 8006db8:	d006      	beq.n	8006dc8 <std+0x48>
 8006dba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006dbe:	4294      	cmp	r4, r2
 8006dc0:	d002      	beq.n	8006dc8 <std+0x48>
 8006dc2:	33d0      	adds	r3, #208	; 0xd0
 8006dc4:	429c      	cmp	r4, r3
 8006dc6:	d105      	bne.n	8006dd4 <std+0x54>
 8006dc8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dd0:	f000 b958 	b.w	8007084 <__retarget_lock_init_recursive>
 8006dd4:	bd10      	pop	{r4, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08006f05 	.word	0x08006f05
 8006ddc:	08006f27 	.word	0x08006f27
 8006de0:	08006f5f 	.word	0x08006f5f
 8006de4:	08006f83 	.word	0x08006f83
 8006de8:	20000344 	.word	0x20000344

08006dec <stdio_exit_handler>:
 8006dec:	4a02      	ldr	r2, [pc, #8]	; (8006df8 <stdio_exit_handler+0xc>)
 8006dee:	4903      	ldr	r1, [pc, #12]	; (8006dfc <stdio_exit_handler+0x10>)
 8006df0:	4803      	ldr	r0, [pc, #12]	; (8006e00 <stdio_exit_handler+0x14>)
 8006df2:	f000 b869 	b.w	8006ec8 <_fwalk_sglue>
 8006df6:	bf00      	nop
 8006df8:	20000018 	.word	0x20000018
 8006dfc:	08008789 	.word	0x08008789
 8006e00:	20000024 	.word	0x20000024

08006e04 <cleanup_stdio>:
 8006e04:	6841      	ldr	r1, [r0, #4]
 8006e06:	4b0c      	ldr	r3, [pc, #48]	; (8006e38 <cleanup_stdio+0x34>)
 8006e08:	4299      	cmp	r1, r3
 8006e0a:	b510      	push	{r4, lr}
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	d001      	beq.n	8006e14 <cleanup_stdio+0x10>
 8006e10:	f001 fcba 	bl	8008788 <_fflush_r>
 8006e14:	68a1      	ldr	r1, [r4, #8]
 8006e16:	4b09      	ldr	r3, [pc, #36]	; (8006e3c <cleanup_stdio+0x38>)
 8006e18:	4299      	cmp	r1, r3
 8006e1a:	d002      	beq.n	8006e22 <cleanup_stdio+0x1e>
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f001 fcb3 	bl	8008788 <_fflush_r>
 8006e22:	68e1      	ldr	r1, [r4, #12]
 8006e24:	4b06      	ldr	r3, [pc, #24]	; (8006e40 <cleanup_stdio+0x3c>)
 8006e26:	4299      	cmp	r1, r3
 8006e28:	d004      	beq.n	8006e34 <cleanup_stdio+0x30>
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e30:	f001 bcaa 	b.w	8008788 <_fflush_r>
 8006e34:	bd10      	pop	{r4, pc}
 8006e36:	bf00      	nop
 8006e38:	20000344 	.word	0x20000344
 8006e3c:	200003ac 	.word	0x200003ac
 8006e40:	20000414 	.word	0x20000414

08006e44 <global_stdio_init.part.0>:
 8006e44:	b510      	push	{r4, lr}
 8006e46:	4b0b      	ldr	r3, [pc, #44]	; (8006e74 <global_stdio_init.part.0+0x30>)
 8006e48:	4c0b      	ldr	r4, [pc, #44]	; (8006e78 <global_stdio_init.part.0+0x34>)
 8006e4a:	4a0c      	ldr	r2, [pc, #48]	; (8006e7c <global_stdio_init.part.0+0x38>)
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	4620      	mov	r0, r4
 8006e50:	2200      	movs	r2, #0
 8006e52:	2104      	movs	r1, #4
 8006e54:	f7ff ff94 	bl	8006d80 <std>
 8006e58:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	2109      	movs	r1, #9
 8006e60:	f7ff ff8e 	bl	8006d80 <std>
 8006e64:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006e68:	2202      	movs	r2, #2
 8006e6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e6e:	2112      	movs	r1, #18
 8006e70:	f7ff bf86 	b.w	8006d80 <std>
 8006e74:	2000047c 	.word	0x2000047c
 8006e78:	20000344 	.word	0x20000344
 8006e7c:	08006ded 	.word	0x08006ded

08006e80 <__sfp_lock_acquire>:
 8006e80:	4801      	ldr	r0, [pc, #4]	; (8006e88 <__sfp_lock_acquire+0x8>)
 8006e82:	f000 b900 	b.w	8007086 <__retarget_lock_acquire_recursive>
 8006e86:	bf00      	nop
 8006e88:	20000485 	.word	0x20000485

08006e8c <__sfp_lock_release>:
 8006e8c:	4801      	ldr	r0, [pc, #4]	; (8006e94 <__sfp_lock_release+0x8>)
 8006e8e:	f000 b8fb 	b.w	8007088 <__retarget_lock_release_recursive>
 8006e92:	bf00      	nop
 8006e94:	20000485 	.word	0x20000485

08006e98 <__sinit>:
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	f7ff fff0 	bl	8006e80 <__sfp_lock_acquire>
 8006ea0:	6a23      	ldr	r3, [r4, #32]
 8006ea2:	b11b      	cbz	r3, 8006eac <__sinit+0x14>
 8006ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ea8:	f7ff bff0 	b.w	8006e8c <__sfp_lock_release>
 8006eac:	4b04      	ldr	r3, [pc, #16]	; (8006ec0 <__sinit+0x28>)
 8006eae:	6223      	str	r3, [r4, #32]
 8006eb0:	4b04      	ldr	r3, [pc, #16]	; (8006ec4 <__sinit+0x2c>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1f5      	bne.n	8006ea4 <__sinit+0xc>
 8006eb8:	f7ff ffc4 	bl	8006e44 <global_stdio_init.part.0>
 8006ebc:	e7f2      	b.n	8006ea4 <__sinit+0xc>
 8006ebe:	bf00      	nop
 8006ec0:	08006e05 	.word	0x08006e05
 8006ec4:	2000047c 	.word	0x2000047c

08006ec8 <_fwalk_sglue>:
 8006ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ecc:	4607      	mov	r7, r0
 8006ece:	4688      	mov	r8, r1
 8006ed0:	4614      	mov	r4, r2
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ed8:	f1b9 0901 	subs.w	r9, r9, #1
 8006edc:	d505      	bpl.n	8006eea <_fwalk_sglue+0x22>
 8006ede:	6824      	ldr	r4, [r4, #0]
 8006ee0:	2c00      	cmp	r4, #0
 8006ee2:	d1f7      	bne.n	8006ed4 <_fwalk_sglue+0xc>
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eea:	89ab      	ldrh	r3, [r5, #12]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d907      	bls.n	8006f00 <_fwalk_sglue+0x38>
 8006ef0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	d003      	beq.n	8006f00 <_fwalk_sglue+0x38>
 8006ef8:	4629      	mov	r1, r5
 8006efa:	4638      	mov	r0, r7
 8006efc:	47c0      	blx	r8
 8006efe:	4306      	orrs	r6, r0
 8006f00:	3568      	adds	r5, #104	; 0x68
 8006f02:	e7e9      	b.n	8006ed8 <_fwalk_sglue+0x10>

08006f04 <__sread>:
 8006f04:	b510      	push	{r4, lr}
 8006f06:	460c      	mov	r4, r1
 8006f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0c:	f000 f86c 	bl	8006fe8 <_read_r>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	bfab      	itete	ge
 8006f14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f16:	89a3      	ldrhlt	r3, [r4, #12]
 8006f18:	181b      	addge	r3, r3, r0
 8006f1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f1e:	bfac      	ite	ge
 8006f20:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f22:	81a3      	strhlt	r3, [r4, #12]
 8006f24:	bd10      	pop	{r4, pc}

08006f26 <__swrite>:
 8006f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f2a:	461f      	mov	r7, r3
 8006f2c:	898b      	ldrh	r3, [r1, #12]
 8006f2e:	05db      	lsls	r3, r3, #23
 8006f30:	4605      	mov	r5, r0
 8006f32:	460c      	mov	r4, r1
 8006f34:	4616      	mov	r6, r2
 8006f36:	d505      	bpl.n	8006f44 <__swrite+0x1e>
 8006f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f000 f840 	bl	8006fc4 <_lseek_r>
 8006f44:	89a3      	ldrh	r3, [r4, #12]
 8006f46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f4e:	81a3      	strh	r3, [r4, #12]
 8006f50:	4632      	mov	r2, r6
 8006f52:	463b      	mov	r3, r7
 8006f54:	4628      	mov	r0, r5
 8006f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f5a:	f000 b857 	b.w	800700c <_write_r>

08006f5e <__sseek>:
 8006f5e:	b510      	push	{r4, lr}
 8006f60:	460c      	mov	r4, r1
 8006f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f66:	f000 f82d 	bl	8006fc4 <_lseek_r>
 8006f6a:	1c43      	adds	r3, r0, #1
 8006f6c:	89a3      	ldrh	r3, [r4, #12]
 8006f6e:	bf15      	itete	ne
 8006f70:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f7a:	81a3      	strheq	r3, [r4, #12]
 8006f7c:	bf18      	it	ne
 8006f7e:	81a3      	strhne	r3, [r4, #12]
 8006f80:	bd10      	pop	{r4, pc}

08006f82 <__sclose>:
 8006f82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f86:	f000 b80d 	b.w	8006fa4 <_close_r>

08006f8a <memset>:
 8006f8a:	4402      	add	r2, r0
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d100      	bne.n	8006f94 <memset+0xa>
 8006f92:	4770      	bx	lr
 8006f94:	f803 1b01 	strb.w	r1, [r3], #1
 8006f98:	e7f9      	b.n	8006f8e <memset+0x4>
	...

08006f9c <_localeconv_r>:
 8006f9c:	4800      	ldr	r0, [pc, #0]	; (8006fa0 <_localeconv_r+0x4>)
 8006f9e:	4770      	bx	lr
 8006fa0:	20000164 	.word	0x20000164

08006fa4 <_close_r>:
 8006fa4:	b538      	push	{r3, r4, r5, lr}
 8006fa6:	4d06      	ldr	r5, [pc, #24]	; (8006fc0 <_close_r+0x1c>)
 8006fa8:	2300      	movs	r3, #0
 8006faa:	4604      	mov	r4, r0
 8006fac:	4608      	mov	r0, r1
 8006fae:	602b      	str	r3, [r5, #0]
 8006fb0:	f7fa f9f9 	bl	80013a6 <_close>
 8006fb4:	1c43      	adds	r3, r0, #1
 8006fb6:	d102      	bne.n	8006fbe <_close_r+0x1a>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	b103      	cbz	r3, 8006fbe <_close_r+0x1a>
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	bd38      	pop	{r3, r4, r5, pc}
 8006fc0:	20000480 	.word	0x20000480

08006fc4 <_lseek_r>:
 8006fc4:	b538      	push	{r3, r4, r5, lr}
 8006fc6:	4d07      	ldr	r5, [pc, #28]	; (8006fe4 <_lseek_r+0x20>)
 8006fc8:	4604      	mov	r4, r0
 8006fca:	4608      	mov	r0, r1
 8006fcc:	4611      	mov	r1, r2
 8006fce:	2200      	movs	r2, #0
 8006fd0:	602a      	str	r2, [r5, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	f7fa fa0e 	bl	80013f4 <_lseek>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_lseek_r+0x1e>
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_lseek_r+0x1e>
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	20000480 	.word	0x20000480

08006fe8 <_read_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	; (8007008 <_read_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fa f99c 	bl	8001334 <_read>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_read_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_read_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	20000480 	.word	0x20000480

0800700c <_write_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d07      	ldr	r5, [pc, #28]	; (800702c <_write_r+0x20>)
 8007010:	4604      	mov	r4, r0
 8007012:	4608      	mov	r0, r1
 8007014:	4611      	mov	r1, r2
 8007016:	2200      	movs	r2, #0
 8007018:	602a      	str	r2, [r5, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	f7fa f9a7 	bl	800136e <_write>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_write_r+0x1e>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_write_r+0x1e>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	20000480 	.word	0x20000480

08007030 <__errno>:
 8007030:	4b01      	ldr	r3, [pc, #4]	; (8007038 <__errno+0x8>)
 8007032:	6818      	ldr	r0, [r3, #0]
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	20000070 	.word	0x20000070

0800703c <__libc_init_array>:
 800703c:	b570      	push	{r4, r5, r6, lr}
 800703e:	4d0d      	ldr	r5, [pc, #52]	; (8007074 <__libc_init_array+0x38>)
 8007040:	4c0d      	ldr	r4, [pc, #52]	; (8007078 <__libc_init_array+0x3c>)
 8007042:	1b64      	subs	r4, r4, r5
 8007044:	10a4      	asrs	r4, r4, #2
 8007046:	2600      	movs	r6, #0
 8007048:	42a6      	cmp	r6, r4
 800704a:	d109      	bne.n	8007060 <__libc_init_array+0x24>
 800704c:	4d0b      	ldr	r5, [pc, #44]	; (800707c <__libc_init_array+0x40>)
 800704e:	4c0c      	ldr	r4, [pc, #48]	; (8007080 <__libc_init_array+0x44>)
 8007050:	f001 feee 	bl	8008e30 <_init>
 8007054:	1b64      	subs	r4, r4, r5
 8007056:	10a4      	asrs	r4, r4, #2
 8007058:	2600      	movs	r6, #0
 800705a:	42a6      	cmp	r6, r4
 800705c:	d105      	bne.n	800706a <__libc_init_array+0x2e>
 800705e:	bd70      	pop	{r4, r5, r6, pc}
 8007060:	f855 3b04 	ldr.w	r3, [r5], #4
 8007064:	4798      	blx	r3
 8007066:	3601      	adds	r6, #1
 8007068:	e7ee      	b.n	8007048 <__libc_init_array+0xc>
 800706a:	f855 3b04 	ldr.w	r3, [r5], #4
 800706e:	4798      	blx	r3
 8007070:	3601      	adds	r6, #1
 8007072:	e7f2      	b.n	800705a <__libc_init_array+0x1e>
 8007074:	080091f4 	.word	0x080091f4
 8007078:	080091f4 	.word	0x080091f4
 800707c:	080091f4 	.word	0x080091f4
 8007080:	080091f8 	.word	0x080091f8

08007084 <__retarget_lock_init_recursive>:
 8007084:	4770      	bx	lr

08007086 <__retarget_lock_acquire_recursive>:
 8007086:	4770      	bx	lr

08007088 <__retarget_lock_release_recursive>:
 8007088:	4770      	bx	lr

0800708a <quorem>:
 800708a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708e:	6903      	ldr	r3, [r0, #16]
 8007090:	690c      	ldr	r4, [r1, #16]
 8007092:	42a3      	cmp	r3, r4
 8007094:	4607      	mov	r7, r0
 8007096:	db7e      	blt.n	8007196 <quorem+0x10c>
 8007098:	3c01      	subs	r4, #1
 800709a:	f101 0814 	add.w	r8, r1, #20
 800709e:	f100 0514 	add.w	r5, r0, #20
 80070a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070b0:	3301      	adds	r3, #1
 80070b2:	429a      	cmp	r2, r3
 80070b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80070c0:	d331      	bcc.n	8007126 <quorem+0x9c>
 80070c2:	f04f 0e00 	mov.w	lr, #0
 80070c6:	4640      	mov	r0, r8
 80070c8:	46ac      	mov	ip, r5
 80070ca:	46f2      	mov	sl, lr
 80070cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80070d0:	b293      	uxth	r3, r2
 80070d2:	fb06 e303 	mla	r3, r6, r3, lr
 80070d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070da:	0c1a      	lsrs	r2, r3, #16
 80070dc:	b29b      	uxth	r3, r3
 80070de:	ebaa 0303 	sub.w	r3, sl, r3
 80070e2:	f8dc a000 	ldr.w	sl, [ip]
 80070e6:	fa13 f38a 	uxtah	r3, r3, sl
 80070ea:	fb06 220e 	mla	r2, r6, lr, r2
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	9b00      	ldr	r3, [sp, #0]
 80070f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070f6:	b292      	uxth	r2, r2
 80070f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007100:	f8bd 3000 	ldrh.w	r3, [sp]
 8007104:	4581      	cmp	r9, r0
 8007106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800710a:	f84c 3b04 	str.w	r3, [ip], #4
 800710e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007112:	d2db      	bcs.n	80070cc <quorem+0x42>
 8007114:	f855 300b 	ldr.w	r3, [r5, fp]
 8007118:	b92b      	cbnz	r3, 8007126 <quorem+0x9c>
 800711a:	9b01      	ldr	r3, [sp, #4]
 800711c:	3b04      	subs	r3, #4
 800711e:	429d      	cmp	r5, r3
 8007120:	461a      	mov	r2, r3
 8007122:	d32c      	bcc.n	800717e <quorem+0xf4>
 8007124:	613c      	str	r4, [r7, #16]
 8007126:	4638      	mov	r0, r7
 8007128:	f001 f9a8 	bl	800847c <__mcmp>
 800712c:	2800      	cmp	r0, #0
 800712e:	db22      	blt.n	8007176 <quorem+0xec>
 8007130:	3601      	adds	r6, #1
 8007132:	4629      	mov	r1, r5
 8007134:	2000      	movs	r0, #0
 8007136:	f858 2b04 	ldr.w	r2, [r8], #4
 800713a:	f8d1 c000 	ldr.w	ip, [r1]
 800713e:	b293      	uxth	r3, r2
 8007140:	1ac3      	subs	r3, r0, r3
 8007142:	0c12      	lsrs	r2, r2, #16
 8007144:	fa13 f38c 	uxtah	r3, r3, ip
 8007148:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800714c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007150:	b29b      	uxth	r3, r3
 8007152:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007156:	45c1      	cmp	r9, r8
 8007158:	f841 3b04 	str.w	r3, [r1], #4
 800715c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007160:	d2e9      	bcs.n	8007136 <quorem+0xac>
 8007162:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007166:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800716a:	b922      	cbnz	r2, 8007176 <quorem+0xec>
 800716c:	3b04      	subs	r3, #4
 800716e:	429d      	cmp	r5, r3
 8007170:	461a      	mov	r2, r3
 8007172:	d30a      	bcc.n	800718a <quorem+0x100>
 8007174:	613c      	str	r4, [r7, #16]
 8007176:	4630      	mov	r0, r6
 8007178:	b003      	add	sp, #12
 800717a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717e:	6812      	ldr	r2, [r2, #0]
 8007180:	3b04      	subs	r3, #4
 8007182:	2a00      	cmp	r2, #0
 8007184:	d1ce      	bne.n	8007124 <quorem+0x9a>
 8007186:	3c01      	subs	r4, #1
 8007188:	e7c9      	b.n	800711e <quorem+0x94>
 800718a:	6812      	ldr	r2, [r2, #0]
 800718c:	3b04      	subs	r3, #4
 800718e:	2a00      	cmp	r2, #0
 8007190:	d1f0      	bne.n	8007174 <quorem+0xea>
 8007192:	3c01      	subs	r4, #1
 8007194:	e7eb      	b.n	800716e <quorem+0xe4>
 8007196:	2000      	movs	r0, #0
 8007198:	e7ee      	b.n	8007178 <quorem+0xee>
 800719a:	0000      	movs	r0, r0
 800719c:	0000      	movs	r0, r0
	...

080071a0 <_dtoa_r>:
 80071a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a4:	ed2d 8b04 	vpush	{d8-d9}
 80071a8:	69c5      	ldr	r5, [r0, #28]
 80071aa:	b093      	sub	sp, #76	; 0x4c
 80071ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80071b0:	ec57 6b10 	vmov	r6, r7, d0
 80071b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80071b8:	9107      	str	r1, [sp, #28]
 80071ba:	4604      	mov	r4, r0
 80071bc:	920a      	str	r2, [sp, #40]	; 0x28
 80071be:	930d      	str	r3, [sp, #52]	; 0x34
 80071c0:	b975      	cbnz	r5, 80071e0 <_dtoa_r+0x40>
 80071c2:	2010      	movs	r0, #16
 80071c4:	f000 fe2a 	bl	8007e1c <malloc>
 80071c8:	4602      	mov	r2, r0
 80071ca:	61e0      	str	r0, [r4, #28]
 80071cc:	b920      	cbnz	r0, 80071d8 <_dtoa_r+0x38>
 80071ce:	4bae      	ldr	r3, [pc, #696]	; (8007488 <_dtoa_r+0x2e8>)
 80071d0:	21ef      	movs	r1, #239	; 0xef
 80071d2:	48ae      	ldr	r0, [pc, #696]	; (800748c <_dtoa_r+0x2ec>)
 80071d4:	f001 fb1e 	bl	8008814 <__assert_func>
 80071d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071dc:	6005      	str	r5, [r0, #0]
 80071de:	60c5      	str	r5, [r0, #12]
 80071e0:	69e3      	ldr	r3, [r4, #28]
 80071e2:	6819      	ldr	r1, [r3, #0]
 80071e4:	b151      	cbz	r1, 80071fc <_dtoa_r+0x5c>
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	604a      	str	r2, [r1, #4]
 80071ea:	2301      	movs	r3, #1
 80071ec:	4093      	lsls	r3, r2
 80071ee:	608b      	str	r3, [r1, #8]
 80071f0:	4620      	mov	r0, r4
 80071f2:	f000 ff07 	bl	8008004 <_Bfree>
 80071f6:	69e3      	ldr	r3, [r4, #28]
 80071f8:	2200      	movs	r2, #0
 80071fa:	601a      	str	r2, [r3, #0]
 80071fc:	1e3b      	subs	r3, r7, #0
 80071fe:	bfbb      	ittet	lt
 8007200:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007204:	9303      	strlt	r3, [sp, #12]
 8007206:	2300      	movge	r3, #0
 8007208:	2201      	movlt	r2, #1
 800720a:	bfac      	ite	ge
 800720c:	f8c8 3000 	strge.w	r3, [r8]
 8007210:	f8c8 2000 	strlt.w	r2, [r8]
 8007214:	4b9e      	ldr	r3, [pc, #632]	; (8007490 <_dtoa_r+0x2f0>)
 8007216:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800721a:	ea33 0308 	bics.w	r3, r3, r8
 800721e:	d11b      	bne.n	8007258 <_dtoa_r+0xb8>
 8007220:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007222:	f242 730f 	movw	r3, #9999	; 0x270f
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800722c:	4333      	orrs	r3, r6
 800722e:	f000 8593 	beq.w	8007d58 <_dtoa_r+0xbb8>
 8007232:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007234:	b963      	cbnz	r3, 8007250 <_dtoa_r+0xb0>
 8007236:	4b97      	ldr	r3, [pc, #604]	; (8007494 <_dtoa_r+0x2f4>)
 8007238:	e027      	b.n	800728a <_dtoa_r+0xea>
 800723a:	4b97      	ldr	r3, [pc, #604]	; (8007498 <_dtoa_r+0x2f8>)
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	3308      	adds	r3, #8
 8007240:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	9800      	ldr	r0, [sp, #0]
 8007246:	b013      	add	sp, #76	; 0x4c
 8007248:	ecbd 8b04 	vpop	{d8-d9}
 800724c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007250:	4b90      	ldr	r3, [pc, #576]	; (8007494 <_dtoa_r+0x2f4>)
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	3303      	adds	r3, #3
 8007256:	e7f3      	b.n	8007240 <_dtoa_r+0xa0>
 8007258:	ed9d 7b02 	vldr	d7, [sp, #8]
 800725c:	2200      	movs	r2, #0
 800725e:	ec51 0b17 	vmov	r0, r1, d7
 8007262:	eeb0 8a47 	vmov.f32	s16, s14
 8007266:	eef0 8a67 	vmov.f32	s17, s15
 800726a:	2300      	movs	r3, #0
 800726c:	f7f9 fc2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007270:	4681      	mov	r9, r0
 8007272:	b160      	cbz	r0, 800728e <_dtoa_r+0xee>
 8007274:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007276:	2301      	movs	r3, #1
 8007278:	6013      	str	r3, [r2, #0]
 800727a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800727c:	2b00      	cmp	r3, #0
 800727e:	f000 8568 	beq.w	8007d52 <_dtoa_r+0xbb2>
 8007282:	4b86      	ldr	r3, [pc, #536]	; (800749c <_dtoa_r+0x2fc>)
 8007284:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	3b01      	subs	r3, #1
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	e7da      	b.n	8007244 <_dtoa_r+0xa4>
 800728e:	aa10      	add	r2, sp, #64	; 0x40
 8007290:	a911      	add	r1, sp, #68	; 0x44
 8007292:	4620      	mov	r0, r4
 8007294:	eeb0 0a48 	vmov.f32	s0, s16
 8007298:	eef0 0a68 	vmov.f32	s1, s17
 800729c:	f001 f994 	bl	80085c8 <__d2b>
 80072a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80072a4:	4682      	mov	sl, r0
 80072a6:	2d00      	cmp	r5, #0
 80072a8:	d07f      	beq.n	80073aa <_dtoa_r+0x20a>
 80072aa:	ee18 3a90 	vmov	r3, s17
 80072ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80072b6:	ec51 0b18 	vmov	r0, r1, d8
 80072ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80072be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80072c6:	4619      	mov	r1, r3
 80072c8:	2200      	movs	r2, #0
 80072ca:	4b75      	ldr	r3, [pc, #468]	; (80074a0 <_dtoa_r+0x300>)
 80072cc:	f7f8 ffdc 	bl	8000288 <__aeabi_dsub>
 80072d0:	a367      	add	r3, pc, #412	; (adr r3, 8007470 <_dtoa_r+0x2d0>)
 80072d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d6:	f7f9 f98f 	bl	80005f8 <__aeabi_dmul>
 80072da:	a367      	add	r3, pc, #412	; (adr r3, 8007478 <_dtoa_r+0x2d8>)
 80072dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e0:	f7f8 ffd4 	bl	800028c <__adddf3>
 80072e4:	4606      	mov	r6, r0
 80072e6:	4628      	mov	r0, r5
 80072e8:	460f      	mov	r7, r1
 80072ea:	f7f9 f91b 	bl	8000524 <__aeabi_i2d>
 80072ee:	a364      	add	r3, pc, #400	; (adr r3, 8007480 <_dtoa_r+0x2e0>)
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f7f9 f980 	bl	80005f8 <__aeabi_dmul>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4630      	mov	r0, r6
 80072fe:	4639      	mov	r1, r7
 8007300:	f7f8 ffc4 	bl	800028c <__adddf3>
 8007304:	4606      	mov	r6, r0
 8007306:	460f      	mov	r7, r1
 8007308:	f7f9 fc26 	bl	8000b58 <__aeabi_d2iz>
 800730c:	2200      	movs	r2, #0
 800730e:	4683      	mov	fp, r0
 8007310:	2300      	movs	r3, #0
 8007312:	4630      	mov	r0, r6
 8007314:	4639      	mov	r1, r7
 8007316:	f7f9 fbe1 	bl	8000adc <__aeabi_dcmplt>
 800731a:	b148      	cbz	r0, 8007330 <_dtoa_r+0x190>
 800731c:	4658      	mov	r0, fp
 800731e:	f7f9 f901 	bl	8000524 <__aeabi_i2d>
 8007322:	4632      	mov	r2, r6
 8007324:	463b      	mov	r3, r7
 8007326:	f7f9 fbcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800732a:	b908      	cbnz	r0, 8007330 <_dtoa_r+0x190>
 800732c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007330:	f1bb 0f16 	cmp.w	fp, #22
 8007334:	d857      	bhi.n	80073e6 <_dtoa_r+0x246>
 8007336:	4b5b      	ldr	r3, [pc, #364]	; (80074a4 <_dtoa_r+0x304>)
 8007338:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800733c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007340:	ec51 0b18 	vmov	r0, r1, d8
 8007344:	f7f9 fbca 	bl	8000adc <__aeabi_dcmplt>
 8007348:	2800      	cmp	r0, #0
 800734a:	d04e      	beq.n	80073ea <_dtoa_r+0x24a>
 800734c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007350:	2300      	movs	r3, #0
 8007352:	930c      	str	r3, [sp, #48]	; 0x30
 8007354:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007356:	1b5b      	subs	r3, r3, r5
 8007358:	1e5a      	subs	r2, r3, #1
 800735a:	bf45      	ittet	mi
 800735c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007360:	9305      	strmi	r3, [sp, #20]
 8007362:	2300      	movpl	r3, #0
 8007364:	2300      	movmi	r3, #0
 8007366:	9206      	str	r2, [sp, #24]
 8007368:	bf54      	ite	pl
 800736a:	9305      	strpl	r3, [sp, #20]
 800736c:	9306      	strmi	r3, [sp, #24]
 800736e:	f1bb 0f00 	cmp.w	fp, #0
 8007372:	db3c      	blt.n	80073ee <_dtoa_r+0x24e>
 8007374:	9b06      	ldr	r3, [sp, #24]
 8007376:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800737a:	445b      	add	r3, fp
 800737c:	9306      	str	r3, [sp, #24]
 800737e:	2300      	movs	r3, #0
 8007380:	9308      	str	r3, [sp, #32]
 8007382:	9b07      	ldr	r3, [sp, #28]
 8007384:	2b09      	cmp	r3, #9
 8007386:	d868      	bhi.n	800745a <_dtoa_r+0x2ba>
 8007388:	2b05      	cmp	r3, #5
 800738a:	bfc4      	itt	gt
 800738c:	3b04      	subgt	r3, #4
 800738e:	9307      	strgt	r3, [sp, #28]
 8007390:	9b07      	ldr	r3, [sp, #28]
 8007392:	f1a3 0302 	sub.w	r3, r3, #2
 8007396:	bfcc      	ite	gt
 8007398:	2500      	movgt	r5, #0
 800739a:	2501      	movle	r5, #1
 800739c:	2b03      	cmp	r3, #3
 800739e:	f200 8085 	bhi.w	80074ac <_dtoa_r+0x30c>
 80073a2:	e8df f003 	tbb	[pc, r3]
 80073a6:	3b2e      	.short	0x3b2e
 80073a8:	5839      	.short	0x5839
 80073aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80073ae:	441d      	add	r5, r3
 80073b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073b4:	2b20      	cmp	r3, #32
 80073b6:	bfc1      	itttt	gt
 80073b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80073c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80073c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80073c8:	bfd6      	itet	le
 80073ca:	f1c3 0320 	rsble	r3, r3, #32
 80073ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80073d2:	fa06 f003 	lslle.w	r0, r6, r3
 80073d6:	f7f9 f895 	bl	8000504 <__aeabi_ui2d>
 80073da:	2201      	movs	r2, #1
 80073dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80073e0:	3d01      	subs	r5, #1
 80073e2:	920e      	str	r2, [sp, #56]	; 0x38
 80073e4:	e76f      	b.n	80072c6 <_dtoa_r+0x126>
 80073e6:	2301      	movs	r3, #1
 80073e8:	e7b3      	b.n	8007352 <_dtoa_r+0x1b2>
 80073ea:	900c      	str	r0, [sp, #48]	; 0x30
 80073ec:	e7b2      	b.n	8007354 <_dtoa_r+0x1b4>
 80073ee:	9b05      	ldr	r3, [sp, #20]
 80073f0:	eba3 030b 	sub.w	r3, r3, fp
 80073f4:	9305      	str	r3, [sp, #20]
 80073f6:	f1cb 0300 	rsb	r3, fp, #0
 80073fa:	9308      	str	r3, [sp, #32]
 80073fc:	2300      	movs	r3, #0
 80073fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007400:	e7bf      	b.n	8007382 <_dtoa_r+0x1e2>
 8007402:	2300      	movs	r3, #0
 8007404:	9309      	str	r3, [sp, #36]	; 0x24
 8007406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007408:	2b00      	cmp	r3, #0
 800740a:	dc52      	bgt.n	80074b2 <_dtoa_r+0x312>
 800740c:	2301      	movs	r3, #1
 800740e:	9301      	str	r3, [sp, #4]
 8007410:	9304      	str	r3, [sp, #16]
 8007412:	461a      	mov	r2, r3
 8007414:	920a      	str	r2, [sp, #40]	; 0x28
 8007416:	e00b      	b.n	8007430 <_dtoa_r+0x290>
 8007418:	2301      	movs	r3, #1
 800741a:	e7f3      	b.n	8007404 <_dtoa_r+0x264>
 800741c:	2300      	movs	r3, #0
 800741e:	9309      	str	r3, [sp, #36]	; 0x24
 8007420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007422:	445b      	add	r3, fp
 8007424:	9301      	str	r3, [sp, #4]
 8007426:	3301      	adds	r3, #1
 8007428:	2b01      	cmp	r3, #1
 800742a:	9304      	str	r3, [sp, #16]
 800742c:	bfb8      	it	lt
 800742e:	2301      	movlt	r3, #1
 8007430:	69e0      	ldr	r0, [r4, #28]
 8007432:	2100      	movs	r1, #0
 8007434:	2204      	movs	r2, #4
 8007436:	f102 0614 	add.w	r6, r2, #20
 800743a:	429e      	cmp	r6, r3
 800743c:	d93d      	bls.n	80074ba <_dtoa_r+0x31a>
 800743e:	6041      	str	r1, [r0, #4]
 8007440:	4620      	mov	r0, r4
 8007442:	f000 fd9f 	bl	8007f84 <_Balloc>
 8007446:	9000      	str	r0, [sp, #0]
 8007448:	2800      	cmp	r0, #0
 800744a:	d139      	bne.n	80074c0 <_dtoa_r+0x320>
 800744c:	4b16      	ldr	r3, [pc, #88]	; (80074a8 <_dtoa_r+0x308>)
 800744e:	4602      	mov	r2, r0
 8007450:	f240 11af 	movw	r1, #431	; 0x1af
 8007454:	e6bd      	b.n	80071d2 <_dtoa_r+0x32>
 8007456:	2301      	movs	r3, #1
 8007458:	e7e1      	b.n	800741e <_dtoa_r+0x27e>
 800745a:	2501      	movs	r5, #1
 800745c:	2300      	movs	r3, #0
 800745e:	9307      	str	r3, [sp, #28]
 8007460:	9509      	str	r5, [sp, #36]	; 0x24
 8007462:	f04f 33ff 	mov.w	r3, #4294967295
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	2200      	movs	r2, #0
 800746c:	2312      	movs	r3, #18
 800746e:	e7d1      	b.n	8007414 <_dtoa_r+0x274>
 8007470:	636f4361 	.word	0x636f4361
 8007474:	3fd287a7 	.word	0x3fd287a7
 8007478:	8b60c8b3 	.word	0x8b60c8b3
 800747c:	3fc68a28 	.word	0x3fc68a28
 8007480:	509f79fb 	.word	0x509f79fb
 8007484:	3fd34413 	.word	0x3fd34413
 8007488:	08008ec1 	.word	0x08008ec1
 800748c:	08008ed8 	.word	0x08008ed8
 8007490:	7ff00000 	.word	0x7ff00000
 8007494:	08008ebd 	.word	0x08008ebd
 8007498:	08008eb4 	.word	0x08008eb4
 800749c:	08008e91 	.word	0x08008e91
 80074a0:	3ff80000 	.word	0x3ff80000
 80074a4:	08008fc8 	.word	0x08008fc8
 80074a8:	08008f30 	.word	0x08008f30
 80074ac:	2301      	movs	r3, #1
 80074ae:	9309      	str	r3, [sp, #36]	; 0x24
 80074b0:	e7d7      	b.n	8007462 <_dtoa_r+0x2c2>
 80074b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b4:	9301      	str	r3, [sp, #4]
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	e7ba      	b.n	8007430 <_dtoa_r+0x290>
 80074ba:	3101      	adds	r1, #1
 80074bc:	0052      	lsls	r2, r2, #1
 80074be:	e7ba      	b.n	8007436 <_dtoa_r+0x296>
 80074c0:	69e3      	ldr	r3, [r4, #28]
 80074c2:	9a00      	ldr	r2, [sp, #0]
 80074c4:	601a      	str	r2, [r3, #0]
 80074c6:	9b04      	ldr	r3, [sp, #16]
 80074c8:	2b0e      	cmp	r3, #14
 80074ca:	f200 80a8 	bhi.w	800761e <_dtoa_r+0x47e>
 80074ce:	2d00      	cmp	r5, #0
 80074d0:	f000 80a5 	beq.w	800761e <_dtoa_r+0x47e>
 80074d4:	f1bb 0f00 	cmp.w	fp, #0
 80074d8:	dd38      	ble.n	800754c <_dtoa_r+0x3ac>
 80074da:	4bc0      	ldr	r3, [pc, #768]	; (80077dc <_dtoa_r+0x63c>)
 80074dc:	f00b 020f 	and.w	r2, fp, #15
 80074e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80074ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80074f0:	d019      	beq.n	8007526 <_dtoa_r+0x386>
 80074f2:	4bbb      	ldr	r3, [pc, #748]	; (80077e0 <_dtoa_r+0x640>)
 80074f4:	ec51 0b18 	vmov	r0, r1, d8
 80074f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074fc:	f7f9 f9a6 	bl	800084c <__aeabi_ddiv>
 8007500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007504:	f008 080f 	and.w	r8, r8, #15
 8007508:	2503      	movs	r5, #3
 800750a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80077e0 <_dtoa_r+0x640>
 800750e:	f1b8 0f00 	cmp.w	r8, #0
 8007512:	d10a      	bne.n	800752a <_dtoa_r+0x38a>
 8007514:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007518:	4632      	mov	r2, r6
 800751a:	463b      	mov	r3, r7
 800751c:	f7f9 f996 	bl	800084c <__aeabi_ddiv>
 8007520:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007524:	e02b      	b.n	800757e <_dtoa_r+0x3de>
 8007526:	2502      	movs	r5, #2
 8007528:	e7ef      	b.n	800750a <_dtoa_r+0x36a>
 800752a:	f018 0f01 	tst.w	r8, #1
 800752e:	d008      	beq.n	8007542 <_dtoa_r+0x3a2>
 8007530:	4630      	mov	r0, r6
 8007532:	4639      	mov	r1, r7
 8007534:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007538:	f7f9 f85e 	bl	80005f8 <__aeabi_dmul>
 800753c:	3501      	adds	r5, #1
 800753e:	4606      	mov	r6, r0
 8007540:	460f      	mov	r7, r1
 8007542:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007546:	f109 0908 	add.w	r9, r9, #8
 800754a:	e7e0      	b.n	800750e <_dtoa_r+0x36e>
 800754c:	f000 809f 	beq.w	800768e <_dtoa_r+0x4ee>
 8007550:	f1cb 0600 	rsb	r6, fp, #0
 8007554:	4ba1      	ldr	r3, [pc, #644]	; (80077dc <_dtoa_r+0x63c>)
 8007556:	4fa2      	ldr	r7, [pc, #648]	; (80077e0 <_dtoa_r+0x640>)
 8007558:	f006 020f 	and.w	r2, r6, #15
 800755c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007564:	ec51 0b18 	vmov	r0, r1, d8
 8007568:	f7f9 f846 	bl	80005f8 <__aeabi_dmul>
 800756c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007570:	1136      	asrs	r6, r6, #4
 8007572:	2300      	movs	r3, #0
 8007574:	2502      	movs	r5, #2
 8007576:	2e00      	cmp	r6, #0
 8007578:	d17e      	bne.n	8007678 <_dtoa_r+0x4d8>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1d0      	bne.n	8007520 <_dtoa_r+0x380>
 800757e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007580:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 8084 	beq.w	8007692 <_dtoa_r+0x4f2>
 800758a:	4b96      	ldr	r3, [pc, #600]	; (80077e4 <_dtoa_r+0x644>)
 800758c:	2200      	movs	r2, #0
 800758e:	4640      	mov	r0, r8
 8007590:	4649      	mov	r1, r9
 8007592:	f7f9 faa3 	bl	8000adc <__aeabi_dcmplt>
 8007596:	2800      	cmp	r0, #0
 8007598:	d07b      	beq.n	8007692 <_dtoa_r+0x4f2>
 800759a:	9b04      	ldr	r3, [sp, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d078      	beq.n	8007692 <_dtoa_r+0x4f2>
 80075a0:	9b01      	ldr	r3, [sp, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	dd39      	ble.n	800761a <_dtoa_r+0x47a>
 80075a6:	4b90      	ldr	r3, [pc, #576]	; (80077e8 <_dtoa_r+0x648>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	4640      	mov	r0, r8
 80075ac:	4649      	mov	r1, r9
 80075ae:	f7f9 f823 	bl	80005f8 <__aeabi_dmul>
 80075b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075b6:	9e01      	ldr	r6, [sp, #4]
 80075b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80075bc:	3501      	adds	r5, #1
 80075be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075c2:	4628      	mov	r0, r5
 80075c4:	f7f8 ffae 	bl	8000524 <__aeabi_i2d>
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	f7f9 f814 	bl	80005f8 <__aeabi_dmul>
 80075d0:	4b86      	ldr	r3, [pc, #536]	; (80077ec <_dtoa_r+0x64c>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	f7f8 fe5a 	bl	800028c <__adddf3>
 80075d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075e0:	9303      	str	r3, [sp, #12]
 80075e2:	2e00      	cmp	r6, #0
 80075e4:	d158      	bne.n	8007698 <_dtoa_r+0x4f8>
 80075e6:	4b82      	ldr	r3, [pc, #520]	; (80077f0 <_dtoa_r+0x650>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	4640      	mov	r0, r8
 80075ec:	4649      	mov	r1, r9
 80075ee:	f7f8 fe4b 	bl	8000288 <__aeabi_dsub>
 80075f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075f6:	4680      	mov	r8, r0
 80075f8:	4689      	mov	r9, r1
 80075fa:	f7f9 fa8d 	bl	8000b18 <__aeabi_dcmpgt>
 80075fe:	2800      	cmp	r0, #0
 8007600:	f040 8296 	bne.w	8007b30 <_dtoa_r+0x990>
 8007604:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007608:	4640      	mov	r0, r8
 800760a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800760e:	4649      	mov	r1, r9
 8007610:	f7f9 fa64 	bl	8000adc <__aeabi_dcmplt>
 8007614:	2800      	cmp	r0, #0
 8007616:	f040 8289 	bne.w	8007b2c <_dtoa_r+0x98c>
 800761a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800761e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007620:	2b00      	cmp	r3, #0
 8007622:	f2c0 814e 	blt.w	80078c2 <_dtoa_r+0x722>
 8007626:	f1bb 0f0e 	cmp.w	fp, #14
 800762a:	f300 814a 	bgt.w	80078c2 <_dtoa_r+0x722>
 800762e:	4b6b      	ldr	r3, [pc, #428]	; (80077dc <_dtoa_r+0x63c>)
 8007630:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007634:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800763a:	2b00      	cmp	r3, #0
 800763c:	f280 80dc 	bge.w	80077f8 <_dtoa_r+0x658>
 8007640:	9b04      	ldr	r3, [sp, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	f300 80d8 	bgt.w	80077f8 <_dtoa_r+0x658>
 8007648:	f040 826f 	bne.w	8007b2a <_dtoa_r+0x98a>
 800764c:	4b68      	ldr	r3, [pc, #416]	; (80077f0 <_dtoa_r+0x650>)
 800764e:	2200      	movs	r2, #0
 8007650:	4640      	mov	r0, r8
 8007652:	4649      	mov	r1, r9
 8007654:	f7f8 ffd0 	bl	80005f8 <__aeabi_dmul>
 8007658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800765c:	f7f9 fa52 	bl	8000b04 <__aeabi_dcmpge>
 8007660:	9e04      	ldr	r6, [sp, #16]
 8007662:	4637      	mov	r7, r6
 8007664:	2800      	cmp	r0, #0
 8007666:	f040 8245 	bne.w	8007af4 <_dtoa_r+0x954>
 800766a:	9d00      	ldr	r5, [sp, #0]
 800766c:	2331      	movs	r3, #49	; 0x31
 800766e:	f805 3b01 	strb.w	r3, [r5], #1
 8007672:	f10b 0b01 	add.w	fp, fp, #1
 8007676:	e241      	b.n	8007afc <_dtoa_r+0x95c>
 8007678:	07f2      	lsls	r2, r6, #31
 800767a:	d505      	bpl.n	8007688 <_dtoa_r+0x4e8>
 800767c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007680:	f7f8 ffba 	bl	80005f8 <__aeabi_dmul>
 8007684:	3501      	adds	r5, #1
 8007686:	2301      	movs	r3, #1
 8007688:	1076      	asrs	r6, r6, #1
 800768a:	3708      	adds	r7, #8
 800768c:	e773      	b.n	8007576 <_dtoa_r+0x3d6>
 800768e:	2502      	movs	r5, #2
 8007690:	e775      	b.n	800757e <_dtoa_r+0x3de>
 8007692:	9e04      	ldr	r6, [sp, #16]
 8007694:	465f      	mov	r7, fp
 8007696:	e792      	b.n	80075be <_dtoa_r+0x41e>
 8007698:	9900      	ldr	r1, [sp, #0]
 800769a:	4b50      	ldr	r3, [pc, #320]	; (80077dc <_dtoa_r+0x63c>)
 800769c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076a0:	4431      	add	r1, r6
 80076a2:	9102      	str	r1, [sp, #8]
 80076a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076a6:	eeb0 9a47 	vmov.f32	s18, s14
 80076aa:	eef0 9a67 	vmov.f32	s19, s15
 80076ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80076b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076b6:	2900      	cmp	r1, #0
 80076b8:	d044      	beq.n	8007744 <_dtoa_r+0x5a4>
 80076ba:	494e      	ldr	r1, [pc, #312]	; (80077f4 <_dtoa_r+0x654>)
 80076bc:	2000      	movs	r0, #0
 80076be:	f7f9 f8c5 	bl	800084c <__aeabi_ddiv>
 80076c2:	ec53 2b19 	vmov	r2, r3, d9
 80076c6:	f7f8 fddf 	bl	8000288 <__aeabi_dsub>
 80076ca:	9d00      	ldr	r5, [sp, #0]
 80076cc:	ec41 0b19 	vmov	d9, r0, r1
 80076d0:	4649      	mov	r1, r9
 80076d2:	4640      	mov	r0, r8
 80076d4:	f7f9 fa40 	bl	8000b58 <__aeabi_d2iz>
 80076d8:	4606      	mov	r6, r0
 80076da:	f7f8 ff23 	bl	8000524 <__aeabi_i2d>
 80076de:	4602      	mov	r2, r0
 80076e0:	460b      	mov	r3, r1
 80076e2:	4640      	mov	r0, r8
 80076e4:	4649      	mov	r1, r9
 80076e6:	f7f8 fdcf 	bl	8000288 <__aeabi_dsub>
 80076ea:	3630      	adds	r6, #48	; 0x30
 80076ec:	f805 6b01 	strb.w	r6, [r5], #1
 80076f0:	ec53 2b19 	vmov	r2, r3, d9
 80076f4:	4680      	mov	r8, r0
 80076f6:	4689      	mov	r9, r1
 80076f8:	f7f9 f9f0 	bl	8000adc <__aeabi_dcmplt>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	d164      	bne.n	80077ca <_dtoa_r+0x62a>
 8007700:	4642      	mov	r2, r8
 8007702:	464b      	mov	r3, r9
 8007704:	4937      	ldr	r1, [pc, #220]	; (80077e4 <_dtoa_r+0x644>)
 8007706:	2000      	movs	r0, #0
 8007708:	f7f8 fdbe 	bl	8000288 <__aeabi_dsub>
 800770c:	ec53 2b19 	vmov	r2, r3, d9
 8007710:	f7f9 f9e4 	bl	8000adc <__aeabi_dcmplt>
 8007714:	2800      	cmp	r0, #0
 8007716:	f040 80b6 	bne.w	8007886 <_dtoa_r+0x6e6>
 800771a:	9b02      	ldr	r3, [sp, #8]
 800771c:	429d      	cmp	r5, r3
 800771e:	f43f af7c 	beq.w	800761a <_dtoa_r+0x47a>
 8007722:	4b31      	ldr	r3, [pc, #196]	; (80077e8 <_dtoa_r+0x648>)
 8007724:	ec51 0b19 	vmov	r0, r1, d9
 8007728:	2200      	movs	r2, #0
 800772a:	f7f8 ff65 	bl	80005f8 <__aeabi_dmul>
 800772e:	4b2e      	ldr	r3, [pc, #184]	; (80077e8 <_dtoa_r+0x648>)
 8007730:	ec41 0b19 	vmov	d9, r0, r1
 8007734:	2200      	movs	r2, #0
 8007736:	4640      	mov	r0, r8
 8007738:	4649      	mov	r1, r9
 800773a:	f7f8 ff5d 	bl	80005f8 <__aeabi_dmul>
 800773e:	4680      	mov	r8, r0
 8007740:	4689      	mov	r9, r1
 8007742:	e7c5      	b.n	80076d0 <_dtoa_r+0x530>
 8007744:	ec51 0b17 	vmov	r0, r1, d7
 8007748:	f7f8 ff56 	bl	80005f8 <__aeabi_dmul>
 800774c:	9b02      	ldr	r3, [sp, #8]
 800774e:	9d00      	ldr	r5, [sp, #0]
 8007750:	930f      	str	r3, [sp, #60]	; 0x3c
 8007752:	ec41 0b19 	vmov	d9, r0, r1
 8007756:	4649      	mov	r1, r9
 8007758:	4640      	mov	r0, r8
 800775a:	f7f9 f9fd 	bl	8000b58 <__aeabi_d2iz>
 800775e:	4606      	mov	r6, r0
 8007760:	f7f8 fee0 	bl	8000524 <__aeabi_i2d>
 8007764:	3630      	adds	r6, #48	; 0x30
 8007766:	4602      	mov	r2, r0
 8007768:	460b      	mov	r3, r1
 800776a:	4640      	mov	r0, r8
 800776c:	4649      	mov	r1, r9
 800776e:	f7f8 fd8b 	bl	8000288 <__aeabi_dsub>
 8007772:	f805 6b01 	strb.w	r6, [r5], #1
 8007776:	9b02      	ldr	r3, [sp, #8]
 8007778:	429d      	cmp	r5, r3
 800777a:	4680      	mov	r8, r0
 800777c:	4689      	mov	r9, r1
 800777e:	f04f 0200 	mov.w	r2, #0
 8007782:	d124      	bne.n	80077ce <_dtoa_r+0x62e>
 8007784:	4b1b      	ldr	r3, [pc, #108]	; (80077f4 <_dtoa_r+0x654>)
 8007786:	ec51 0b19 	vmov	r0, r1, d9
 800778a:	f7f8 fd7f 	bl	800028c <__adddf3>
 800778e:	4602      	mov	r2, r0
 8007790:	460b      	mov	r3, r1
 8007792:	4640      	mov	r0, r8
 8007794:	4649      	mov	r1, r9
 8007796:	f7f9 f9bf 	bl	8000b18 <__aeabi_dcmpgt>
 800779a:	2800      	cmp	r0, #0
 800779c:	d173      	bne.n	8007886 <_dtoa_r+0x6e6>
 800779e:	ec53 2b19 	vmov	r2, r3, d9
 80077a2:	4914      	ldr	r1, [pc, #80]	; (80077f4 <_dtoa_r+0x654>)
 80077a4:	2000      	movs	r0, #0
 80077a6:	f7f8 fd6f 	bl	8000288 <__aeabi_dsub>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4640      	mov	r0, r8
 80077b0:	4649      	mov	r1, r9
 80077b2:	f7f9 f993 	bl	8000adc <__aeabi_dcmplt>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f43f af2f 	beq.w	800761a <_dtoa_r+0x47a>
 80077bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80077be:	1e6b      	subs	r3, r5, #1
 80077c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80077c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077c6:	2b30      	cmp	r3, #48	; 0x30
 80077c8:	d0f8      	beq.n	80077bc <_dtoa_r+0x61c>
 80077ca:	46bb      	mov	fp, r7
 80077cc:	e04a      	b.n	8007864 <_dtoa_r+0x6c4>
 80077ce:	4b06      	ldr	r3, [pc, #24]	; (80077e8 <_dtoa_r+0x648>)
 80077d0:	f7f8 ff12 	bl	80005f8 <__aeabi_dmul>
 80077d4:	4680      	mov	r8, r0
 80077d6:	4689      	mov	r9, r1
 80077d8:	e7bd      	b.n	8007756 <_dtoa_r+0x5b6>
 80077da:	bf00      	nop
 80077dc:	08008fc8 	.word	0x08008fc8
 80077e0:	08008fa0 	.word	0x08008fa0
 80077e4:	3ff00000 	.word	0x3ff00000
 80077e8:	40240000 	.word	0x40240000
 80077ec:	401c0000 	.word	0x401c0000
 80077f0:	40140000 	.word	0x40140000
 80077f4:	3fe00000 	.word	0x3fe00000
 80077f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077fc:	9d00      	ldr	r5, [sp, #0]
 80077fe:	4642      	mov	r2, r8
 8007800:	464b      	mov	r3, r9
 8007802:	4630      	mov	r0, r6
 8007804:	4639      	mov	r1, r7
 8007806:	f7f9 f821 	bl	800084c <__aeabi_ddiv>
 800780a:	f7f9 f9a5 	bl	8000b58 <__aeabi_d2iz>
 800780e:	9001      	str	r0, [sp, #4]
 8007810:	f7f8 fe88 	bl	8000524 <__aeabi_i2d>
 8007814:	4642      	mov	r2, r8
 8007816:	464b      	mov	r3, r9
 8007818:	f7f8 feee 	bl	80005f8 <__aeabi_dmul>
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	4630      	mov	r0, r6
 8007822:	4639      	mov	r1, r7
 8007824:	f7f8 fd30 	bl	8000288 <__aeabi_dsub>
 8007828:	9e01      	ldr	r6, [sp, #4]
 800782a:	9f04      	ldr	r7, [sp, #16]
 800782c:	3630      	adds	r6, #48	; 0x30
 800782e:	f805 6b01 	strb.w	r6, [r5], #1
 8007832:	9e00      	ldr	r6, [sp, #0]
 8007834:	1bae      	subs	r6, r5, r6
 8007836:	42b7      	cmp	r7, r6
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	d134      	bne.n	80078a8 <_dtoa_r+0x708>
 800783e:	f7f8 fd25 	bl	800028c <__adddf3>
 8007842:	4642      	mov	r2, r8
 8007844:	464b      	mov	r3, r9
 8007846:	4606      	mov	r6, r0
 8007848:	460f      	mov	r7, r1
 800784a:	f7f9 f965 	bl	8000b18 <__aeabi_dcmpgt>
 800784e:	b9c8      	cbnz	r0, 8007884 <_dtoa_r+0x6e4>
 8007850:	4642      	mov	r2, r8
 8007852:	464b      	mov	r3, r9
 8007854:	4630      	mov	r0, r6
 8007856:	4639      	mov	r1, r7
 8007858:	f7f9 f936 	bl	8000ac8 <__aeabi_dcmpeq>
 800785c:	b110      	cbz	r0, 8007864 <_dtoa_r+0x6c4>
 800785e:	9b01      	ldr	r3, [sp, #4]
 8007860:	07db      	lsls	r3, r3, #31
 8007862:	d40f      	bmi.n	8007884 <_dtoa_r+0x6e4>
 8007864:	4651      	mov	r1, sl
 8007866:	4620      	mov	r0, r4
 8007868:	f000 fbcc 	bl	8008004 <_Bfree>
 800786c:	2300      	movs	r3, #0
 800786e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007870:	702b      	strb	r3, [r5, #0]
 8007872:	f10b 0301 	add.w	r3, fp, #1
 8007876:	6013      	str	r3, [r2, #0]
 8007878:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800787a:	2b00      	cmp	r3, #0
 800787c:	f43f ace2 	beq.w	8007244 <_dtoa_r+0xa4>
 8007880:	601d      	str	r5, [r3, #0]
 8007882:	e4df      	b.n	8007244 <_dtoa_r+0xa4>
 8007884:	465f      	mov	r7, fp
 8007886:	462b      	mov	r3, r5
 8007888:	461d      	mov	r5, r3
 800788a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800788e:	2a39      	cmp	r2, #57	; 0x39
 8007890:	d106      	bne.n	80078a0 <_dtoa_r+0x700>
 8007892:	9a00      	ldr	r2, [sp, #0]
 8007894:	429a      	cmp	r2, r3
 8007896:	d1f7      	bne.n	8007888 <_dtoa_r+0x6e8>
 8007898:	9900      	ldr	r1, [sp, #0]
 800789a:	2230      	movs	r2, #48	; 0x30
 800789c:	3701      	adds	r7, #1
 800789e:	700a      	strb	r2, [r1, #0]
 80078a0:	781a      	ldrb	r2, [r3, #0]
 80078a2:	3201      	adds	r2, #1
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	e790      	b.n	80077ca <_dtoa_r+0x62a>
 80078a8:	4ba3      	ldr	r3, [pc, #652]	; (8007b38 <_dtoa_r+0x998>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	f7f8 fea4 	bl	80005f8 <__aeabi_dmul>
 80078b0:	2200      	movs	r2, #0
 80078b2:	2300      	movs	r3, #0
 80078b4:	4606      	mov	r6, r0
 80078b6:	460f      	mov	r7, r1
 80078b8:	f7f9 f906 	bl	8000ac8 <__aeabi_dcmpeq>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d09e      	beq.n	80077fe <_dtoa_r+0x65e>
 80078c0:	e7d0      	b.n	8007864 <_dtoa_r+0x6c4>
 80078c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078c4:	2a00      	cmp	r2, #0
 80078c6:	f000 80ca 	beq.w	8007a5e <_dtoa_r+0x8be>
 80078ca:	9a07      	ldr	r2, [sp, #28]
 80078cc:	2a01      	cmp	r2, #1
 80078ce:	f300 80ad 	bgt.w	8007a2c <_dtoa_r+0x88c>
 80078d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078d4:	2a00      	cmp	r2, #0
 80078d6:	f000 80a5 	beq.w	8007a24 <_dtoa_r+0x884>
 80078da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078de:	9e08      	ldr	r6, [sp, #32]
 80078e0:	9d05      	ldr	r5, [sp, #20]
 80078e2:	9a05      	ldr	r2, [sp, #20]
 80078e4:	441a      	add	r2, r3
 80078e6:	9205      	str	r2, [sp, #20]
 80078e8:	9a06      	ldr	r2, [sp, #24]
 80078ea:	2101      	movs	r1, #1
 80078ec:	441a      	add	r2, r3
 80078ee:	4620      	mov	r0, r4
 80078f0:	9206      	str	r2, [sp, #24]
 80078f2:	f000 fc3d 	bl	8008170 <__i2b>
 80078f6:	4607      	mov	r7, r0
 80078f8:	b165      	cbz	r5, 8007914 <_dtoa_r+0x774>
 80078fa:	9b06      	ldr	r3, [sp, #24]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	dd09      	ble.n	8007914 <_dtoa_r+0x774>
 8007900:	42ab      	cmp	r3, r5
 8007902:	9a05      	ldr	r2, [sp, #20]
 8007904:	bfa8      	it	ge
 8007906:	462b      	movge	r3, r5
 8007908:	1ad2      	subs	r2, r2, r3
 800790a:	9205      	str	r2, [sp, #20]
 800790c:	9a06      	ldr	r2, [sp, #24]
 800790e:	1aed      	subs	r5, r5, r3
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	9306      	str	r3, [sp, #24]
 8007914:	9b08      	ldr	r3, [sp, #32]
 8007916:	b1f3      	cbz	r3, 8007956 <_dtoa_r+0x7b6>
 8007918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800791a:	2b00      	cmp	r3, #0
 800791c:	f000 80a3 	beq.w	8007a66 <_dtoa_r+0x8c6>
 8007920:	2e00      	cmp	r6, #0
 8007922:	dd10      	ble.n	8007946 <_dtoa_r+0x7a6>
 8007924:	4639      	mov	r1, r7
 8007926:	4632      	mov	r2, r6
 8007928:	4620      	mov	r0, r4
 800792a:	f000 fce1 	bl	80082f0 <__pow5mult>
 800792e:	4652      	mov	r2, sl
 8007930:	4601      	mov	r1, r0
 8007932:	4607      	mov	r7, r0
 8007934:	4620      	mov	r0, r4
 8007936:	f000 fc31 	bl	800819c <__multiply>
 800793a:	4651      	mov	r1, sl
 800793c:	4680      	mov	r8, r0
 800793e:	4620      	mov	r0, r4
 8007940:	f000 fb60 	bl	8008004 <_Bfree>
 8007944:	46c2      	mov	sl, r8
 8007946:	9b08      	ldr	r3, [sp, #32]
 8007948:	1b9a      	subs	r2, r3, r6
 800794a:	d004      	beq.n	8007956 <_dtoa_r+0x7b6>
 800794c:	4651      	mov	r1, sl
 800794e:	4620      	mov	r0, r4
 8007950:	f000 fcce 	bl	80082f0 <__pow5mult>
 8007954:	4682      	mov	sl, r0
 8007956:	2101      	movs	r1, #1
 8007958:	4620      	mov	r0, r4
 800795a:	f000 fc09 	bl	8008170 <__i2b>
 800795e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007960:	2b00      	cmp	r3, #0
 8007962:	4606      	mov	r6, r0
 8007964:	f340 8081 	ble.w	8007a6a <_dtoa_r+0x8ca>
 8007968:	461a      	mov	r2, r3
 800796a:	4601      	mov	r1, r0
 800796c:	4620      	mov	r0, r4
 800796e:	f000 fcbf 	bl	80082f0 <__pow5mult>
 8007972:	9b07      	ldr	r3, [sp, #28]
 8007974:	2b01      	cmp	r3, #1
 8007976:	4606      	mov	r6, r0
 8007978:	dd7a      	ble.n	8007a70 <_dtoa_r+0x8d0>
 800797a:	f04f 0800 	mov.w	r8, #0
 800797e:	6933      	ldr	r3, [r6, #16]
 8007980:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007984:	6918      	ldr	r0, [r3, #16]
 8007986:	f000 fba5 	bl	80080d4 <__hi0bits>
 800798a:	f1c0 0020 	rsb	r0, r0, #32
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	4418      	add	r0, r3
 8007992:	f010 001f 	ands.w	r0, r0, #31
 8007996:	f000 8094 	beq.w	8007ac2 <_dtoa_r+0x922>
 800799a:	f1c0 0320 	rsb	r3, r0, #32
 800799e:	2b04      	cmp	r3, #4
 80079a0:	f340 8085 	ble.w	8007aae <_dtoa_r+0x90e>
 80079a4:	9b05      	ldr	r3, [sp, #20]
 80079a6:	f1c0 001c 	rsb	r0, r0, #28
 80079aa:	4403      	add	r3, r0
 80079ac:	9305      	str	r3, [sp, #20]
 80079ae:	9b06      	ldr	r3, [sp, #24]
 80079b0:	4403      	add	r3, r0
 80079b2:	4405      	add	r5, r0
 80079b4:	9306      	str	r3, [sp, #24]
 80079b6:	9b05      	ldr	r3, [sp, #20]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	dd05      	ble.n	80079c8 <_dtoa_r+0x828>
 80079bc:	4651      	mov	r1, sl
 80079be:	461a      	mov	r2, r3
 80079c0:	4620      	mov	r0, r4
 80079c2:	f000 fcef 	bl	80083a4 <__lshift>
 80079c6:	4682      	mov	sl, r0
 80079c8:	9b06      	ldr	r3, [sp, #24]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dd05      	ble.n	80079da <_dtoa_r+0x83a>
 80079ce:	4631      	mov	r1, r6
 80079d0:	461a      	mov	r2, r3
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 fce6 	bl	80083a4 <__lshift>
 80079d8:	4606      	mov	r6, r0
 80079da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d072      	beq.n	8007ac6 <_dtoa_r+0x926>
 80079e0:	4631      	mov	r1, r6
 80079e2:	4650      	mov	r0, sl
 80079e4:	f000 fd4a 	bl	800847c <__mcmp>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	da6c      	bge.n	8007ac6 <_dtoa_r+0x926>
 80079ec:	2300      	movs	r3, #0
 80079ee:	4651      	mov	r1, sl
 80079f0:	220a      	movs	r2, #10
 80079f2:	4620      	mov	r0, r4
 80079f4:	f000 fb28 	bl	8008048 <__multadd>
 80079f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079fe:	4682      	mov	sl, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f000 81b0 	beq.w	8007d66 <_dtoa_r+0xbc6>
 8007a06:	2300      	movs	r3, #0
 8007a08:	4639      	mov	r1, r7
 8007a0a:	220a      	movs	r2, #10
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	f000 fb1b 	bl	8008048 <__multadd>
 8007a12:	9b01      	ldr	r3, [sp, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	4607      	mov	r7, r0
 8007a18:	f300 8096 	bgt.w	8007b48 <_dtoa_r+0x9a8>
 8007a1c:	9b07      	ldr	r3, [sp, #28]
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	dc59      	bgt.n	8007ad6 <_dtoa_r+0x936>
 8007a22:	e091      	b.n	8007b48 <_dtoa_r+0x9a8>
 8007a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a2a:	e758      	b.n	80078de <_dtoa_r+0x73e>
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	1e5e      	subs	r6, r3, #1
 8007a30:	9b08      	ldr	r3, [sp, #32]
 8007a32:	42b3      	cmp	r3, r6
 8007a34:	bfbf      	itttt	lt
 8007a36:	9b08      	ldrlt	r3, [sp, #32]
 8007a38:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007a3a:	9608      	strlt	r6, [sp, #32]
 8007a3c:	1af3      	sublt	r3, r6, r3
 8007a3e:	bfb4      	ite	lt
 8007a40:	18d2      	addlt	r2, r2, r3
 8007a42:	1b9e      	subge	r6, r3, r6
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	bfbc      	itt	lt
 8007a48:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007a4a:	2600      	movlt	r6, #0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	bfb7      	itett	lt
 8007a50:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007a54:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007a58:	1a9d      	sublt	r5, r3, r2
 8007a5a:	2300      	movlt	r3, #0
 8007a5c:	e741      	b.n	80078e2 <_dtoa_r+0x742>
 8007a5e:	9e08      	ldr	r6, [sp, #32]
 8007a60:	9d05      	ldr	r5, [sp, #20]
 8007a62:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a64:	e748      	b.n	80078f8 <_dtoa_r+0x758>
 8007a66:	9a08      	ldr	r2, [sp, #32]
 8007a68:	e770      	b.n	800794c <_dtoa_r+0x7ac>
 8007a6a:	9b07      	ldr	r3, [sp, #28]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	dc19      	bgt.n	8007aa4 <_dtoa_r+0x904>
 8007a70:	9b02      	ldr	r3, [sp, #8]
 8007a72:	b9bb      	cbnz	r3, 8007aa4 <_dtoa_r+0x904>
 8007a74:	9b03      	ldr	r3, [sp, #12]
 8007a76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a7a:	b99b      	cbnz	r3, 8007aa4 <_dtoa_r+0x904>
 8007a7c:	9b03      	ldr	r3, [sp, #12]
 8007a7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a82:	0d1b      	lsrs	r3, r3, #20
 8007a84:	051b      	lsls	r3, r3, #20
 8007a86:	b183      	cbz	r3, 8007aaa <_dtoa_r+0x90a>
 8007a88:	9b05      	ldr	r3, [sp, #20]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	9305      	str	r3, [sp, #20]
 8007a8e:	9b06      	ldr	r3, [sp, #24]
 8007a90:	3301      	adds	r3, #1
 8007a92:	9306      	str	r3, [sp, #24]
 8007a94:	f04f 0801 	mov.w	r8, #1
 8007a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f47f af6f 	bne.w	800797e <_dtoa_r+0x7de>
 8007aa0:	2001      	movs	r0, #1
 8007aa2:	e774      	b.n	800798e <_dtoa_r+0x7ee>
 8007aa4:	f04f 0800 	mov.w	r8, #0
 8007aa8:	e7f6      	b.n	8007a98 <_dtoa_r+0x8f8>
 8007aaa:	4698      	mov	r8, r3
 8007aac:	e7f4      	b.n	8007a98 <_dtoa_r+0x8f8>
 8007aae:	d082      	beq.n	80079b6 <_dtoa_r+0x816>
 8007ab0:	9a05      	ldr	r2, [sp, #20]
 8007ab2:	331c      	adds	r3, #28
 8007ab4:	441a      	add	r2, r3
 8007ab6:	9205      	str	r2, [sp, #20]
 8007ab8:	9a06      	ldr	r2, [sp, #24]
 8007aba:	441a      	add	r2, r3
 8007abc:	441d      	add	r5, r3
 8007abe:	9206      	str	r2, [sp, #24]
 8007ac0:	e779      	b.n	80079b6 <_dtoa_r+0x816>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	e7f4      	b.n	8007ab0 <_dtoa_r+0x910>
 8007ac6:	9b04      	ldr	r3, [sp, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	dc37      	bgt.n	8007b3c <_dtoa_r+0x99c>
 8007acc:	9b07      	ldr	r3, [sp, #28]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	dd34      	ble.n	8007b3c <_dtoa_r+0x99c>
 8007ad2:	9b04      	ldr	r3, [sp, #16]
 8007ad4:	9301      	str	r3, [sp, #4]
 8007ad6:	9b01      	ldr	r3, [sp, #4]
 8007ad8:	b963      	cbnz	r3, 8007af4 <_dtoa_r+0x954>
 8007ada:	4631      	mov	r1, r6
 8007adc:	2205      	movs	r2, #5
 8007ade:	4620      	mov	r0, r4
 8007ae0:	f000 fab2 	bl	8008048 <__multadd>
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	4650      	mov	r0, sl
 8007aea:	f000 fcc7 	bl	800847c <__mcmp>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f73f adbb 	bgt.w	800766a <_dtoa_r+0x4ca>
 8007af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af6:	9d00      	ldr	r5, [sp, #0]
 8007af8:	ea6f 0b03 	mvn.w	fp, r3
 8007afc:	f04f 0800 	mov.w	r8, #0
 8007b00:	4631      	mov	r1, r6
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 fa7e 	bl	8008004 <_Bfree>
 8007b08:	2f00      	cmp	r7, #0
 8007b0a:	f43f aeab 	beq.w	8007864 <_dtoa_r+0x6c4>
 8007b0e:	f1b8 0f00 	cmp.w	r8, #0
 8007b12:	d005      	beq.n	8007b20 <_dtoa_r+0x980>
 8007b14:	45b8      	cmp	r8, r7
 8007b16:	d003      	beq.n	8007b20 <_dtoa_r+0x980>
 8007b18:	4641      	mov	r1, r8
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f000 fa72 	bl	8008004 <_Bfree>
 8007b20:	4639      	mov	r1, r7
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 fa6e 	bl	8008004 <_Bfree>
 8007b28:	e69c      	b.n	8007864 <_dtoa_r+0x6c4>
 8007b2a:	2600      	movs	r6, #0
 8007b2c:	4637      	mov	r7, r6
 8007b2e:	e7e1      	b.n	8007af4 <_dtoa_r+0x954>
 8007b30:	46bb      	mov	fp, r7
 8007b32:	4637      	mov	r7, r6
 8007b34:	e599      	b.n	800766a <_dtoa_r+0x4ca>
 8007b36:	bf00      	nop
 8007b38:	40240000 	.word	0x40240000
 8007b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f000 80c8 	beq.w	8007cd4 <_dtoa_r+0xb34>
 8007b44:	9b04      	ldr	r3, [sp, #16]
 8007b46:	9301      	str	r3, [sp, #4]
 8007b48:	2d00      	cmp	r5, #0
 8007b4a:	dd05      	ble.n	8007b58 <_dtoa_r+0x9b8>
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	462a      	mov	r2, r5
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 fc27 	bl	80083a4 <__lshift>
 8007b56:	4607      	mov	r7, r0
 8007b58:	f1b8 0f00 	cmp.w	r8, #0
 8007b5c:	d05b      	beq.n	8007c16 <_dtoa_r+0xa76>
 8007b5e:	6879      	ldr	r1, [r7, #4]
 8007b60:	4620      	mov	r0, r4
 8007b62:	f000 fa0f 	bl	8007f84 <_Balloc>
 8007b66:	4605      	mov	r5, r0
 8007b68:	b928      	cbnz	r0, 8007b76 <_dtoa_r+0x9d6>
 8007b6a:	4b83      	ldr	r3, [pc, #524]	; (8007d78 <_dtoa_r+0xbd8>)
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007b72:	f7ff bb2e 	b.w	80071d2 <_dtoa_r+0x32>
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	3202      	adds	r2, #2
 8007b7a:	0092      	lsls	r2, r2, #2
 8007b7c:	f107 010c 	add.w	r1, r7, #12
 8007b80:	300c      	adds	r0, #12
 8007b82:	f000 fe39 	bl	80087f8 <memcpy>
 8007b86:	2201      	movs	r2, #1
 8007b88:	4629      	mov	r1, r5
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fc0a 	bl	80083a4 <__lshift>
 8007b90:	9b00      	ldr	r3, [sp, #0]
 8007b92:	3301      	adds	r3, #1
 8007b94:	9304      	str	r3, [sp, #16]
 8007b96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	9308      	str	r3, [sp, #32]
 8007b9e:	9b02      	ldr	r3, [sp, #8]
 8007ba0:	f003 0301 	and.w	r3, r3, #1
 8007ba4:	46b8      	mov	r8, r7
 8007ba6:	9306      	str	r3, [sp, #24]
 8007ba8:	4607      	mov	r7, r0
 8007baa:	9b04      	ldr	r3, [sp, #16]
 8007bac:	4631      	mov	r1, r6
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	4650      	mov	r0, sl
 8007bb2:	9301      	str	r3, [sp, #4]
 8007bb4:	f7ff fa69 	bl	800708a <quorem>
 8007bb8:	4641      	mov	r1, r8
 8007bba:	9002      	str	r0, [sp, #8]
 8007bbc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	f000 fc5b 	bl	800847c <__mcmp>
 8007bc6:	463a      	mov	r2, r7
 8007bc8:	9005      	str	r0, [sp, #20]
 8007bca:	4631      	mov	r1, r6
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f000 fc71 	bl	80084b4 <__mdiff>
 8007bd2:	68c2      	ldr	r2, [r0, #12]
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	bb02      	cbnz	r2, 8007c1a <_dtoa_r+0xa7a>
 8007bd8:	4601      	mov	r1, r0
 8007bda:	4650      	mov	r0, sl
 8007bdc:	f000 fc4e 	bl	800847c <__mcmp>
 8007be0:	4602      	mov	r2, r0
 8007be2:	4629      	mov	r1, r5
 8007be4:	4620      	mov	r0, r4
 8007be6:	9209      	str	r2, [sp, #36]	; 0x24
 8007be8:	f000 fa0c 	bl	8008004 <_Bfree>
 8007bec:	9b07      	ldr	r3, [sp, #28]
 8007bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf0:	9d04      	ldr	r5, [sp, #16]
 8007bf2:	ea43 0102 	orr.w	r1, r3, r2
 8007bf6:	9b06      	ldr	r3, [sp, #24]
 8007bf8:	4319      	orrs	r1, r3
 8007bfa:	d110      	bne.n	8007c1e <_dtoa_r+0xa7e>
 8007bfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c00:	d029      	beq.n	8007c56 <_dtoa_r+0xab6>
 8007c02:	9b05      	ldr	r3, [sp, #20]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dd02      	ble.n	8007c0e <_dtoa_r+0xa6e>
 8007c08:	9b02      	ldr	r3, [sp, #8]
 8007c0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007c0e:	9b01      	ldr	r3, [sp, #4]
 8007c10:	f883 9000 	strb.w	r9, [r3]
 8007c14:	e774      	b.n	8007b00 <_dtoa_r+0x960>
 8007c16:	4638      	mov	r0, r7
 8007c18:	e7ba      	b.n	8007b90 <_dtoa_r+0x9f0>
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	e7e1      	b.n	8007be2 <_dtoa_r+0xa42>
 8007c1e:	9b05      	ldr	r3, [sp, #20]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	db04      	blt.n	8007c2e <_dtoa_r+0xa8e>
 8007c24:	9907      	ldr	r1, [sp, #28]
 8007c26:	430b      	orrs	r3, r1
 8007c28:	9906      	ldr	r1, [sp, #24]
 8007c2a:	430b      	orrs	r3, r1
 8007c2c:	d120      	bne.n	8007c70 <_dtoa_r+0xad0>
 8007c2e:	2a00      	cmp	r2, #0
 8007c30:	dded      	ble.n	8007c0e <_dtoa_r+0xa6e>
 8007c32:	4651      	mov	r1, sl
 8007c34:	2201      	movs	r2, #1
 8007c36:	4620      	mov	r0, r4
 8007c38:	f000 fbb4 	bl	80083a4 <__lshift>
 8007c3c:	4631      	mov	r1, r6
 8007c3e:	4682      	mov	sl, r0
 8007c40:	f000 fc1c 	bl	800847c <__mcmp>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	dc03      	bgt.n	8007c50 <_dtoa_r+0xab0>
 8007c48:	d1e1      	bne.n	8007c0e <_dtoa_r+0xa6e>
 8007c4a:	f019 0f01 	tst.w	r9, #1
 8007c4e:	d0de      	beq.n	8007c0e <_dtoa_r+0xa6e>
 8007c50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c54:	d1d8      	bne.n	8007c08 <_dtoa_r+0xa68>
 8007c56:	9a01      	ldr	r2, [sp, #4]
 8007c58:	2339      	movs	r3, #57	; 0x39
 8007c5a:	7013      	strb	r3, [r2, #0]
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	461d      	mov	r5, r3
 8007c60:	3b01      	subs	r3, #1
 8007c62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c66:	2a39      	cmp	r2, #57	; 0x39
 8007c68:	d06c      	beq.n	8007d44 <_dtoa_r+0xba4>
 8007c6a:	3201      	adds	r2, #1
 8007c6c:	701a      	strb	r2, [r3, #0]
 8007c6e:	e747      	b.n	8007b00 <_dtoa_r+0x960>
 8007c70:	2a00      	cmp	r2, #0
 8007c72:	dd07      	ble.n	8007c84 <_dtoa_r+0xae4>
 8007c74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c78:	d0ed      	beq.n	8007c56 <_dtoa_r+0xab6>
 8007c7a:	9a01      	ldr	r2, [sp, #4]
 8007c7c:	f109 0301 	add.w	r3, r9, #1
 8007c80:	7013      	strb	r3, [r2, #0]
 8007c82:	e73d      	b.n	8007b00 <_dtoa_r+0x960>
 8007c84:	9b04      	ldr	r3, [sp, #16]
 8007c86:	9a08      	ldr	r2, [sp, #32]
 8007c88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d043      	beq.n	8007d18 <_dtoa_r+0xb78>
 8007c90:	4651      	mov	r1, sl
 8007c92:	2300      	movs	r3, #0
 8007c94:	220a      	movs	r2, #10
 8007c96:	4620      	mov	r0, r4
 8007c98:	f000 f9d6 	bl	8008048 <__multadd>
 8007c9c:	45b8      	cmp	r8, r7
 8007c9e:	4682      	mov	sl, r0
 8007ca0:	f04f 0300 	mov.w	r3, #0
 8007ca4:	f04f 020a 	mov.w	r2, #10
 8007ca8:	4641      	mov	r1, r8
 8007caa:	4620      	mov	r0, r4
 8007cac:	d107      	bne.n	8007cbe <_dtoa_r+0xb1e>
 8007cae:	f000 f9cb 	bl	8008048 <__multadd>
 8007cb2:	4680      	mov	r8, r0
 8007cb4:	4607      	mov	r7, r0
 8007cb6:	9b04      	ldr	r3, [sp, #16]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	9304      	str	r3, [sp, #16]
 8007cbc:	e775      	b.n	8007baa <_dtoa_r+0xa0a>
 8007cbe:	f000 f9c3 	bl	8008048 <__multadd>
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	4680      	mov	r8, r0
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	220a      	movs	r2, #10
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 f9bc 	bl	8008048 <__multadd>
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	e7f0      	b.n	8007cb6 <_dtoa_r+0xb16>
 8007cd4:	9b04      	ldr	r3, [sp, #16]
 8007cd6:	9301      	str	r3, [sp, #4]
 8007cd8:	9d00      	ldr	r5, [sp, #0]
 8007cda:	4631      	mov	r1, r6
 8007cdc:	4650      	mov	r0, sl
 8007cde:	f7ff f9d4 	bl	800708a <quorem>
 8007ce2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ce6:	9b00      	ldr	r3, [sp, #0]
 8007ce8:	f805 9b01 	strb.w	r9, [r5], #1
 8007cec:	1aea      	subs	r2, r5, r3
 8007cee:	9b01      	ldr	r3, [sp, #4]
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	dd07      	ble.n	8007d04 <_dtoa_r+0xb64>
 8007cf4:	4651      	mov	r1, sl
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	220a      	movs	r2, #10
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	f000 f9a4 	bl	8008048 <__multadd>
 8007d00:	4682      	mov	sl, r0
 8007d02:	e7ea      	b.n	8007cda <_dtoa_r+0xb3a>
 8007d04:	9b01      	ldr	r3, [sp, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	bfc8      	it	gt
 8007d0a:	461d      	movgt	r5, r3
 8007d0c:	9b00      	ldr	r3, [sp, #0]
 8007d0e:	bfd8      	it	le
 8007d10:	2501      	movle	r5, #1
 8007d12:	441d      	add	r5, r3
 8007d14:	f04f 0800 	mov.w	r8, #0
 8007d18:	4651      	mov	r1, sl
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	f000 fb41 	bl	80083a4 <__lshift>
 8007d22:	4631      	mov	r1, r6
 8007d24:	4682      	mov	sl, r0
 8007d26:	f000 fba9 	bl	800847c <__mcmp>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	dc96      	bgt.n	8007c5c <_dtoa_r+0xabc>
 8007d2e:	d102      	bne.n	8007d36 <_dtoa_r+0xb96>
 8007d30:	f019 0f01 	tst.w	r9, #1
 8007d34:	d192      	bne.n	8007c5c <_dtoa_r+0xabc>
 8007d36:	462b      	mov	r3, r5
 8007d38:	461d      	mov	r5, r3
 8007d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d3e:	2a30      	cmp	r2, #48	; 0x30
 8007d40:	d0fa      	beq.n	8007d38 <_dtoa_r+0xb98>
 8007d42:	e6dd      	b.n	8007b00 <_dtoa_r+0x960>
 8007d44:	9a00      	ldr	r2, [sp, #0]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d189      	bne.n	8007c5e <_dtoa_r+0xabe>
 8007d4a:	f10b 0b01 	add.w	fp, fp, #1
 8007d4e:	2331      	movs	r3, #49	; 0x31
 8007d50:	e796      	b.n	8007c80 <_dtoa_r+0xae0>
 8007d52:	4b0a      	ldr	r3, [pc, #40]	; (8007d7c <_dtoa_r+0xbdc>)
 8007d54:	f7ff ba99 	b.w	800728a <_dtoa_r+0xea>
 8007d58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f47f aa6d 	bne.w	800723a <_dtoa_r+0x9a>
 8007d60:	4b07      	ldr	r3, [pc, #28]	; (8007d80 <_dtoa_r+0xbe0>)
 8007d62:	f7ff ba92 	b.w	800728a <_dtoa_r+0xea>
 8007d66:	9b01      	ldr	r3, [sp, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	dcb5      	bgt.n	8007cd8 <_dtoa_r+0xb38>
 8007d6c:	9b07      	ldr	r3, [sp, #28]
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	f73f aeb1 	bgt.w	8007ad6 <_dtoa_r+0x936>
 8007d74:	e7b0      	b.n	8007cd8 <_dtoa_r+0xb38>
 8007d76:	bf00      	nop
 8007d78:	08008f30 	.word	0x08008f30
 8007d7c:	08008e90 	.word	0x08008e90
 8007d80:	08008eb4 	.word	0x08008eb4

08007d84 <_free_r>:
 8007d84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d86:	2900      	cmp	r1, #0
 8007d88:	d044      	beq.n	8007e14 <_free_r+0x90>
 8007d8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d8e:	9001      	str	r0, [sp, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f1a1 0404 	sub.w	r4, r1, #4
 8007d96:	bfb8      	it	lt
 8007d98:	18e4      	addlt	r4, r4, r3
 8007d9a:	f000 f8e7 	bl	8007f6c <__malloc_lock>
 8007d9e:	4a1e      	ldr	r2, [pc, #120]	; (8007e18 <_free_r+0x94>)
 8007da0:	9801      	ldr	r0, [sp, #4]
 8007da2:	6813      	ldr	r3, [r2, #0]
 8007da4:	b933      	cbnz	r3, 8007db4 <_free_r+0x30>
 8007da6:	6063      	str	r3, [r4, #4]
 8007da8:	6014      	str	r4, [r2, #0]
 8007daa:	b003      	add	sp, #12
 8007dac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007db0:	f000 b8e2 	b.w	8007f78 <__malloc_unlock>
 8007db4:	42a3      	cmp	r3, r4
 8007db6:	d908      	bls.n	8007dca <_free_r+0x46>
 8007db8:	6825      	ldr	r5, [r4, #0]
 8007dba:	1961      	adds	r1, r4, r5
 8007dbc:	428b      	cmp	r3, r1
 8007dbe:	bf01      	itttt	eq
 8007dc0:	6819      	ldreq	r1, [r3, #0]
 8007dc2:	685b      	ldreq	r3, [r3, #4]
 8007dc4:	1949      	addeq	r1, r1, r5
 8007dc6:	6021      	streq	r1, [r4, #0]
 8007dc8:	e7ed      	b.n	8007da6 <_free_r+0x22>
 8007dca:	461a      	mov	r2, r3
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	b10b      	cbz	r3, 8007dd4 <_free_r+0x50>
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	d9fa      	bls.n	8007dca <_free_r+0x46>
 8007dd4:	6811      	ldr	r1, [r2, #0]
 8007dd6:	1855      	adds	r5, r2, r1
 8007dd8:	42a5      	cmp	r5, r4
 8007dda:	d10b      	bne.n	8007df4 <_free_r+0x70>
 8007ddc:	6824      	ldr	r4, [r4, #0]
 8007dde:	4421      	add	r1, r4
 8007de0:	1854      	adds	r4, r2, r1
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	6011      	str	r1, [r2, #0]
 8007de6:	d1e0      	bne.n	8007daa <_free_r+0x26>
 8007de8:	681c      	ldr	r4, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	6053      	str	r3, [r2, #4]
 8007dee:	440c      	add	r4, r1
 8007df0:	6014      	str	r4, [r2, #0]
 8007df2:	e7da      	b.n	8007daa <_free_r+0x26>
 8007df4:	d902      	bls.n	8007dfc <_free_r+0x78>
 8007df6:	230c      	movs	r3, #12
 8007df8:	6003      	str	r3, [r0, #0]
 8007dfa:	e7d6      	b.n	8007daa <_free_r+0x26>
 8007dfc:	6825      	ldr	r5, [r4, #0]
 8007dfe:	1961      	adds	r1, r4, r5
 8007e00:	428b      	cmp	r3, r1
 8007e02:	bf04      	itt	eq
 8007e04:	6819      	ldreq	r1, [r3, #0]
 8007e06:	685b      	ldreq	r3, [r3, #4]
 8007e08:	6063      	str	r3, [r4, #4]
 8007e0a:	bf04      	itt	eq
 8007e0c:	1949      	addeq	r1, r1, r5
 8007e0e:	6021      	streq	r1, [r4, #0]
 8007e10:	6054      	str	r4, [r2, #4]
 8007e12:	e7ca      	b.n	8007daa <_free_r+0x26>
 8007e14:	b003      	add	sp, #12
 8007e16:	bd30      	pop	{r4, r5, pc}
 8007e18:	20000488 	.word	0x20000488

08007e1c <malloc>:
 8007e1c:	4b02      	ldr	r3, [pc, #8]	; (8007e28 <malloc+0xc>)
 8007e1e:	4601      	mov	r1, r0
 8007e20:	6818      	ldr	r0, [r3, #0]
 8007e22:	f000 b823 	b.w	8007e6c <_malloc_r>
 8007e26:	bf00      	nop
 8007e28:	20000070 	.word	0x20000070

08007e2c <sbrk_aligned>:
 8007e2c:	b570      	push	{r4, r5, r6, lr}
 8007e2e:	4e0e      	ldr	r6, [pc, #56]	; (8007e68 <sbrk_aligned+0x3c>)
 8007e30:	460c      	mov	r4, r1
 8007e32:	6831      	ldr	r1, [r6, #0]
 8007e34:	4605      	mov	r5, r0
 8007e36:	b911      	cbnz	r1, 8007e3e <sbrk_aligned+0x12>
 8007e38:	f000 fcce 	bl	80087d8 <_sbrk_r>
 8007e3c:	6030      	str	r0, [r6, #0]
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4628      	mov	r0, r5
 8007e42:	f000 fcc9 	bl	80087d8 <_sbrk_r>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d00a      	beq.n	8007e60 <sbrk_aligned+0x34>
 8007e4a:	1cc4      	adds	r4, r0, #3
 8007e4c:	f024 0403 	bic.w	r4, r4, #3
 8007e50:	42a0      	cmp	r0, r4
 8007e52:	d007      	beq.n	8007e64 <sbrk_aligned+0x38>
 8007e54:	1a21      	subs	r1, r4, r0
 8007e56:	4628      	mov	r0, r5
 8007e58:	f000 fcbe 	bl	80087d8 <_sbrk_r>
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	d101      	bne.n	8007e64 <sbrk_aligned+0x38>
 8007e60:	f04f 34ff 	mov.w	r4, #4294967295
 8007e64:	4620      	mov	r0, r4
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	2000048c 	.word	0x2000048c

08007e6c <_malloc_r>:
 8007e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e70:	1ccd      	adds	r5, r1, #3
 8007e72:	f025 0503 	bic.w	r5, r5, #3
 8007e76:	3508      	adds	r5, #8
 8007e78:	2d0c      	cmp	r5, #12
 8007e7a:	bf38      	it	cc
 8007e7c:	250c      	movcc	r5, #12
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	4607      	mov	r7, r0
 8007e82:	db01      	blt.n	8007e88 <_malloc_r+0x1c>
 8007e84:	42a9      	cmp	r1, r5
 8007e86:	d905      	bls.n	8007e94 <_malloc_r+0x28>
 8007e88:	230c      	movs	r3, #12
 8007e8a:	603b      	str	r3, [r7, #0]
 8007e8c:	2600      	movs	r6, #0
 8007e8e:	4630      	mov	r0, r6
 8007e90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f68 <_malloc_r+0xfc>
 8007e98:	f000 f868 	bl	8007f6c <__malloc_lock>
 8007e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8007ea0:	461c      	mov	r4, r3
 8007ea2:	bb5c      	cbnz	r4, 8007efc <_malloc_r+0x90>
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	4638      	mov	r0, r7
 8007ea8:	f7ff ffc0 	bl	8007e2c <sbrk_aligned>
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	4604      	mov	r4, r0
 8007eb0:	d155      	bne.n	8007f5e <_malloc_r+0xf2>
 8007eb2:	f8d8 4000 	ldr.w	r4, [r8]
 8007eb6:	4626      	mov	r6, r4
 8007eb8:	2e00      	cmp	r6, #0
 8007eba:	d145      	bne.n	8007f48 <_malloc_r+0xdc>
 8007ebc:	2c00      	cmp	r4, #0
 8007ebe:	d048      	beq.n	8007f52 <_malloc_r+0xe6>
 8007ec0:	6823      	ldr	r3, [r4, #0]
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4638      	mov	r0, r7
 8007ec6:	eb04 0903 	add.w	r9, r4, r3
 8007eca:	f000 fc85 	bl	80087d8 <_sbrk_r>
 8007ece:	4581      	cmp	r9, r0
 8007ed0:	d13f      	bne.n	8007f52 <_malloc_r+0xe6>
 8007ed2:	6821      	ldr	r1, [r4, #0]
 8007ed4:	1a6d      	subs	r5, r5, r1
 8007ed6:	4629      	mov	r1, r5
 8007ed8:	4638      	mov	r0, r7
 8007eda:	f7ff ffa7 	bl	8007e2c <sbrk_aligned>
 8007ede:	3001      	adds	r0, #1
 8007ee0:	d037      	beq.n	8007f52 <_malloc_r+0xe6>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	442b      	add	r3, r5
 8007ee6:	6023      	str	r3, [r4, #0]
 8007ee8:	f8d8 3000 	ldr.w	r3, [r8]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d038      	beq.n	8007f62 <_malloc_r+0xf6>
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	42a2      	cmp	r2, r4
 8007ef4:	d12b      	bne.n	8007f4e <_malloc_r+0xe2>
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	605a      	str	r2, [r3, #4]
 8007efa:	e00f      	b.n	8007f1c <_malloc_r+0xb0>
 8007efc:	6822      	ldr	r2, [r4, #0]
 8007efe:	1b52      	subs	r2, r2, r5
 8007f00:	d41f      	bmi.n	8007f42 <_malloc_r+0xd6>
 8007f02:	2a0b      	cmp	r2, #11
 8007f04:	d917      	bls.n	8007f36 <_malloc_r+0xca>
 8007f06:	1961      	adds	r1, r4, r5
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	6025      	str	r5, [r4, #0]
 8007f0c:	bf18      	it	ne
 8007f0e:	6059      	strne	r1, [r3, #4]
 8007f10:	6863      	ldr	r3, [r4, #4]
 8007f12:	bf08      	it	eq
 8007f14:	f8c8 1000 	streq.w	r1, [r8]
 8007f18:	5162      	str	r2, [r4, r5]
 8007f1a:	604b      	str	r3, [r1, #4]
 8007f1c:	4638      	mov	r0, r7
 8007f1e:	f104 060b 	add.w	r6, r4, #11
 8007f22:	f000 f829 	bl	8007f78 <__malloc_unlock>
 8007f26:	f026 0607 	bic.w	r6, r6, #7
 8007f2a:	1d23      	adds	r3, r4, #4
 8007f2c:	1af2      	subs	r2, r6, r3
 8007f2e:	d0ae      	beq.n	8007e8e <_malloc_r+0x22>
 8007f30:	1b9b      	subs	r3, r3, r6
 8007f32:	50a3      	str	r3, [r4, r2]
 8007f34:	e7ab      	b.n	8007e8e <_malloc_r+0x22>
 8007f36:	42a3      	cmp	r3, r4
 8007f38:	6862      	ldr	r2, [r4, #4]
 8007f3a:	d1dd      	bne.n	8007ef8 <_malloc_r+0x8c>
 8007f3c:	f8c8 2000 	str.w	r2, [r8]
 8007f40:	e7ec      	b.n	8007f1c <_malloc_r+0xb0>
 8007f42:	4623      	mov	r3, r4
 8007f44:	6864      	ldr	r4, [r4, #4]
 8007f46:	e7ac      	b.n	8007ea2 <_malloc_r+0x36>
 8007f48:	4634      	mov	r4, r6
 8007f4a:	6876      	ldr	r6, [r6, #4]
 8007f4c:	e7b4      	b.n	8007eb8 <_malloc_r+0x4c>
 8007f4e:	4613      	mov	r3, r2
 8007f50:	e7cc      	b.n	8007eec <_malloc_r+0x80>
 8007f52:	230c      	movs	r3, #12
 8007f54:	603b      	str	r3, [r7, #0]
 8007f56:	4638      	mov	r0, r7
 8007f58:	f000 f80e 	bl	8007f78 <__malloc_unlock>
 8007f5c:	e797      	b.n	8007e8e <_malloc_r+0x22>
 8007f5e:	6025      	str	r5, [r4, #0]
 8007f60:	e7dc      	b.n	8007f1c <_malloc_r+0xb0>
 8007f62:	605b      	str	r3, [r3, #4]
 8007f64:	deff      	udf	#255	; 0xff
 8007f66:	bf00      	nop
 8007f68:	20000488 	.word	0x20000488

08007f6c <__malloc_lock>:
 8007f6c:	4801      	ldr	r0, [pc, #4]	; (8007f74 <__malloc_lock+0x8>)
 8007f6e:	f7ff b88a 	b.w	8007086 <__retarget_lock_acquire_recursive>
 8007f72:	bf00      	nop
 8007f74:	20000484 	.word	0x20000484

08007f78 <__malloc_unlock>:
 8007f78:	4801      	ldr	r0, [pc, #4]	; (8007f80 <__malloc_unlock+0x8>)
 8007f7a:	f7ff b885 	b.w	8007088 <__retarget_lock_release_recursive>
 8007f7e:	bf00      	nop
 8007f80:	20000484 	.word	0x20000484

08007f84 <_Balloc>:
 8007f84:	b570      	push	{r4, r5, r6, lr}
 8007f86:	69c6      	ldr	r6, [r0, #28]
 8007f88:	4604      	mov	r4, r0
 8007f8a:	460d      	mov	r5, r1
 8007f8c:	b976      	cbnz	r6, 8007fac <_Balloc+0x28>
 8007f8e:	2010      	movs	r0, #16
 8007f90:	f7ff ff44 	bl	8007e1c <malloc>
 8007f94:	4602      	mov	r2, r0
 8007f96:	61e0      	str	r0, [r4, #28]
 8007f98:	b920      	cbnz	r0, 8007fa4 <_Balloc+0x20>
 8007f9a:	4b18      	ldr	r3, [pc, #96]	; (8007ffc <_Balloc+0x78>)
 8007f9c:	4818      	ldr	r0, [pc, #96]	; (8008000 <_Balloc+0x7c>)
 8007f9e:	216b      	movs	r1, #107	; 0x6b
 8007fa0:	f000 fc38 	bl	8008814 <__assert_func>
 8007fa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fa8:	6006      	str	r6, [r0, #0]
 8007faa:	60c6      	str	r6, [r0, #12]
 8007fac:	69e6      	ldr	r6, [r4, #28]
 8007fae:	68f3      	ldr	r3, [r6, #12]
 8007fb0:	b183      	cbz	r3, 8007fd4 <_Balloc+0x50>
 8007fb2:	69e3      	ldr	r3, [r4, #28]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007fba:	b9b8      	cbnz	r0, 8007fec <_Balloc+0x68>
 8007fbc:	2101      	movs	r1, #1
 8007fbe:	fa01 f605 	lsl.w	r6, r1, r5
 8007fc2:	1d72      	adds	r2, r6, #5
 8007fc4:	0092      	lsls	r2, r2, #2
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f000 fc42 	bl	8008850 <_calloc_r>
 8007fcc:	b160      	cbz	r0, 8007fe8 <_Balloc+0x64>
 8007fce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fd2:	e00e      	b.n	8007ff2 <_Balloc+0x6e>
 8007fd4:	2221      	movs	r2, #33	; 0x21
 8007fd6:	2104      	movs	r1, #4
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 fc39 	bl	8008850 <_calloc_r>
 8007fde:	69e3      	ldr	r3, [r4, #28]
 8007fe0:	60f0      	str	r0, [r6, #12]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1e4      	bne.n	8007fb2 <_Balloc+0x2e>
 8007fe8:	2000      	movs	r0, #0
 8007fea:	bd70      	pop	{r4, r5, r6, pc}
 8007fec:	6802      	ldr	r2, [r0, #0]
 8007fee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ff8:	e7f7      	b.n	8007fea <_Balloc+0x66>
 8007ffa:	bf00      	nop
 8007ffc:	08008ec1 	.word	0x08008ec1
 8008000:	08008f41 	.word	0x08008f41

08008004 <_Bfree>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	69c6      	ldr	r6, [r0, #28]
 8008008:	4605      	mov	r5, r0
 800800a:	460c      	mov	r4, r1
 800800c:	b976      	cbnz	r6, 800802c <_Bfree+0x28>
 800800e:	2010      	movs	r0, #16
 8008010:	f7ff ff04 	bl	8007e1c <malloc>
 8008014:	4602      	mov	r2, r0
 8008016:	61e8      	str	r0, [r5, #28]
 8008018:	b920      	cbnz	r0, 8008024 <_Bfree+0x20>
 800801a:	4b09      	ldr	r3, [pc, #36]	; (8008040 <_Bfree+0x3c>)
 800801c:	4809      	ldr	r0, [pc, #36]	; (8008044 <_Bfree+0x40>)
 800801e:	218f      	movs	r1, #143	; 0x8f
 8008020:	f000 fbf8 	bl	8008814 <__assert_func>
 8008024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008028:	6006      	str	r6, [r0, #0]
 800802a:	60c6      	str	r6, [r0, #12]
 800802c:	b13c      	cbz	r4, 800803e <_Bfree+0x3a>
 800802e:	69eb      	ldr	r3, [r5, #28]
 8008030:	6862      	ldr	r2, [r4, #4]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008038:	6021      	str	r1, [r4, #0]
 800803a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800803e:	bd70      	pop	{r4, r5, r6, pc}
 8008040:	08008ec1 	.word	0x08008ec1
 8008044:	08008f41 	.word	0x08008f41

08008048 <__multadd>:
 8008048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804c:	690d      	ldr	r5, [r1, #16]
 800804e:	4607      	mov	r7, r0
 8008050:	460c      	mov	r4, r1
 8008052:	461e      	mov	r6, r3
 8008054:	f101 0c14 	add.w	ip, r1, #20
 8008058:	2000      	movs	r0, #0
 800805a:	f8dc 3000 	ldr.w	r3, [ip]
 800805e:	b299      	uxth	r1, r3
 8008060:	fb02 6101 	mla	r1, r2, r1, r6
 8008064:	0c1e      	lsrs	r6, r3, #16
 8008066:	0c0b      	lsrs	r3, r1, #16
 8008068:	fb02 3306 	mla	r3, r2, r6, r3
 800806c:	b289      	uxth	r1, r1
 800806e:	3001      	adds	r0, #1
 8008070:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008074:	4285      	cmp	r5, r0
 8008076:	f84c 1b04 	str.w	r1, [ip], #4
 800807a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800807e:	dcec      	bgt.n	800805a <__multadd+0x12>
 8008080:	b30e      	cbz	r6, 80080c6 <__multadd+0x7e>
 8008082:	68a3      	ldr	r3, [r4, #8]
 8008084:	42ab      	cmp	r3, r5
 8008086:	dc19      	bgt.n	80080bc <__multadd+0x74>
 8008088:	6861      	ldr	r1, [r4, #4]
 800808a:	4638      	mov	r0, r7
 800808c:	3101      	adds	r1, #1
 800808e:	f7ff ff79 	bl	8007f84 <_Balloc>
 8008092:	4680      	mov	r8, r0
 8008094:	b928      	cbnz	r0, 80080a2 <__multadd+0x5a>
 8008096:	4602      	mov	r2, r0
 8008098:	4b0c      	ldr	r3, [pc, #48]	; (80080cc <__multadd+0x84>)
 800809a:	480d      	ldr	r0, [pc, #52]	; (80080d0 <__multadd+0x88>)
 800809c:	21ba      	movs	r1, #186	; 0xba
 800809e:	f000 fbb9 	bl	8008814 <__assert_func>
 80080a2:	6922      	ldr	r2, [r4, #16]
 80080a4:	3202      	adds	r2, #2
 80080a6:	f104 010c 	add.w	r1, r4, #12
 80080aa:	0092      	lsls	r2, r2, #2
 80080ac:	300c      	adds	r0, #12
 80080ae:	f000 fba3 	bl	80087f8 <memcpy>
 80080b2:	4621      	mov	r1, r4
 80080b4:	4638      	mov	r0, r7
 80080b6:	f7ff ffa5 	bl	8008004 <_Bfree>
 80080ba:	4644      	mov	r4, r8
 80080bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080c0:	3501      	adds	r5, #1
 80080c2:	615e      	str	r6, [r3, #20]
 80080c4:	6125      	str	r5, [r4, #16]
 80080c6:	4620      	mov	r0, r4
 80080c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080cc:	08008f30 	.word	0x08008f30
 80080d0:	08008f41 	.word	0x08008f41

080080d4 <__hi0bits>:
 80080d4:	0c03      	lsrs	r3, r0, #16
 80080d6:	041b      	lsls	r3, r3, #16
 80080d8:	b9d3      	cbnz	r3, 8008110 <__hi0bits+0x3c>
 80080da:	0400      	lsls	r0, r0, #16
 80080dc:	2310      	movs	r3, #16
 80080de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80080e2:	bf04      	itt	eq
 80080e4:	0200      	lsleq	r0, r0, #8
 80080e6:	3308      	addeq	r3, #8
 80080e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80080ec:	bf04      	itt	eq
 80080ee:	0100      	lsleq	r0, r0, #4
 80080f0:	3304      	addeq	r3, #4
 80080f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80080f6:	bf04      	itt	eq
 80080f8:	0080      	lsleq	r0, r0, #2
 80080fa:	3302      	addeq	r3, #2
 80080fc:	2800      	cmp	r0, #0
 80080fe:	db05      	blt.n	800810c <__hi0bits+0x38>
 8008100:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008104:	f103 0301 	add.w	r3, r3, #1
 8008108:	bf08      	it	eq
 800810a:	2320      	moveq	r3, #32
 800810c:	4618      	mov	r0, r3
 800810e:	4770      	bx	lr
 8008110:	2300      	movs	r3, #0
 8008112:	e7e4      	b.n	80080de <__hi0bits+0xa>

08008114 <__lo0bits>:
 8008114:	6803      	ldr	r3, [r0, #0]
 8008116:	f013 0207 	ands.w	r2, r3, #7
 800811a:	d00c      	beq.n	8008136 <__lo0bits+0x22>
 800811c:	07d9      	lsls	r1, r3, #31
 800811e:	d422      	bmi.n	8008166 <__lo0bits+0x52>
 8008120:	079a      	lsls	r2, r3, #30
 8008122:	bf49      	itett	mi
 8008124:	085b      	lsrmi	r3, r3, #1
 8008126:	089b      	lsrpl	r3, r3, #2
 8008128:	6003      	strmi	r3, [r0, #0]
 800812a:	2201      	movmi	r2, #1
 800812c:	bf5c      	itt	pl
 800812e:	6003      	strpl	r3, [r0, #0]
 8008130:	2202      	movpl	r2, #2
 8008132:	4610      	mov	r0, r2
 8008134:	4770      	bx	lr
 8008136:	b299      	uxth	r1, r3
 8008138:	b909      	cbnz	r1, 800813e <__lo0bits+0x2a>
 800813a:	0c1b      	lsrs	r3, r3, #16
 800813c:	2210      	movs	r2, #16
 800813e:	b2d9      	uxtb	r1, r3
 8008140:	b909      	cbnz	r1, 8008146 <__lo0bits+0x32>
 8008142:	3208      	adds	r2, #8
 8008144:	0a1b      	lsrs	r3, r3, #8
 8008146:	0719      	lsls	r1, r3, #28
 8008148:	bf04      	itt	eq
 800814a:	091b      	lsreq	r3, r3, #4
 800814c:	3204      	addeq	r2, #4
 800814e:	0799      	lsls	r1, r3, #30
 8008150:	bf04      	itt	eq
 8008152:	089b      	lsreq	r3, r3, #2
 8008154:	3202      	addeq	r2, #2
 8008156:	07d9      	lsls	r1, r3, #31
 8008158:	d403      	bmi.n	8008162 <__lo0bits+0x4e>
 800815a:	085b      	lsrs	r3, r3, #1
 800815c:	f102 0201 	add.w	r2, r2, #1
 8008160:	d003      	beq.n	800816a <__lo0bits+0x56>
 8008162:	6003      	str	r3, [r0, #0]
 8008164:	e7e5      	b.n	8008132 <__lo0bits+0x1e>
 8008166:	2200      	movs	r2, #0
 8008168:	e7e3      	b.n	8008132 <__lo0bits+0x1e>
 800816a:	2220      	movs	r2, #32
 800816c:	e7e1      	b.n	8008132 <__lo0bits+0x1e>
	...

08008170 <__i2b>:
 8008170:	b510      	push	{r4, lr}
 8008172:	460c      	mov	r4, r1
 8008174:	2101      	movs	r1, #1
 8008176:	f7ff ff05 	bl	8007f84 <_Balloc>
 800817a:	4602      	mov	r2, r0
 800817c:	b928      	cbnz	r0, 800818a <__i2b+0x1a>
 800817e:	4b05      	ldr	r3, [pc, #20]	; (8008194 <__i2b+0x24>)
 8008180:	4805      	ldr	r0, [pc, #20]	; (8008198 <__i2b+0x28>)
 8008182:	f240 1145 	movw	r1, #325	; 0x145
 8008186:	f000 fb45 	bl	8008814 <__assert_func>
 800818a:	2301      	movs	r3, #1
 800818c:	6144      	str	r4, [r0, #20]
 800818e:	6103      	str	r3, [r0, #16]
 8008190:	bd10      	pop	{r4, pc}
 8008192:	bf00      	nop
 8008194:	08008f30 	.word	0x08008f30
 8008198:	08008f41 	.word	0x08008f41

0800819c <__multiply>:
 800819c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a0:	4691      	mov	r9, r2
 80081a2:	690a      	ldr	r2, [r1, #16]
 80081a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	bfb8      	it	lt
 80081ac:	460b      	movlt	r3, r1
 80081ae:	460c      	mov	r4, r1
 80081b0:	bfbc      	itt	lt
 80081b2:	464c      	movlt	r4, r9
 80081b4:	4699      	movlt	r9, r3
 80081b6:	6927      	ldr	r7, [r4, #16]
 80081b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	6861      	ldr	r1, [r4, #4]
 80081c0:	eb07 060a 	add.w	r6, r7, sl
 80081c4:	42b3      	cmp	r3, r6
 80081c6:	b085      	sub	sp, #20
 80081c8:	bfb8      	it	lt
 80081ca:	3101      	addlt	r1, #1
 80081cc:	f7ff feda 	bl	8007f84 <_Balloc>
 80081d0:	b930      	cbnz	r0, 80081e0 <__multiply+0x44>
 80081d2:	4602      	mov	r2, r0
 80081d4:	4b44      	ldr	r3, [pc, #272]	; (80082e8 <__multiply+0x14c>)
 80081d6:	4845      	ldr	r0, [pc, #276]	; (80082ec <__multiply+0x150>)
 80081d8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80081dc:	f000 fb1a 	bl	8008814 <__assert_func>
 80081e0:	f100 0514 	add.w	r5, r0, #20
 80081e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80081e8:	462b      	mov	r3, r5
 80081ea:	2200      	movs	r2, #0
 80081ec:	4543      	cmp	r3, r8
 80081ee:	d321      	bcc.n	8008234 <__multiply+0x98>
 80081f0:	f104 0314 	add.w	r3, r4, #20
 80081f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80081f8:	f109 0314 	add.w	r3, r9, #20
 80081fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008200:	9202      	str	r2, [sp, #8]
 8008202:	1b3a      	subs	r2, r7, r4
 8008204:	3a15      	subs	r2, #21
 8008206:	f022 0203 	bic.w	r2, r2, #3
 800820a:	3204      	adds	r2, #4
 800820c:	f104 0115 	add.w	r1, r4, #21
 8008210:	428f      	cmp	r7, r1
 8008212:	bf38      	it	cc
 8008214:	2204      	movcc	r2, #4
 8008216:	9201      	str	r2, [sp, #4]
 8008218:	9a02      	ldr	r2, [sp, #8]
 800821a:	9303      	str	r3, [sp, #12]
 800821c:	429a      	cmp	r2, r3
 800821e:	d80c      	bhi.n	800823a <__multiply+0x9e>
 8008220:	2e00      	cmp	r6, #0
 8008222:	dd03      	ble.n	800822c <__multiply+0x90>
 8008224:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008228:	2b00      	cmp	r3, #0
 800822a:	d05b      	beq.n	80082e4 <__multiply+0x148>
 800822c:	6106      	str	r6, [r0, #16]
 800822e:	b005      	add	sp, #20
 8008230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008234:	f843 2b04 	str.w	r2, [r3], #4
 8008238:	e7d8      	b.n	80081ec <__multiply+0x50>
 800823a:	f8b3 a000 	ldrh.w	sl, [r3]
 800823e:	f1ba 0f00 	cmp.w	sl, #0
 8008242:	d024      	beq.n	800828e <__multiply+0xf2>
 8008244:	f104 0e14 	add.w	lr, r4, #20
 8008248:	46a9      	mov	r9, r5
 800824a:	f04f 0c00 	mov.w	ip, #0
 800824e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008252:	f8d9 1000 	ldr.w	r1, [r9]
 8008256:	fa1f fb82 	uxth.w	fp, r2
 800825a:	b289      	uxth	r1, r1
 800825c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008260:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008264:	f8d9 2000 	ldr.w	r2, [r9]
 8008268:	4461      	add	r1, ip
 800826a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800826e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008272:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008276:	b289      	uxth	r1, r1
 8008278:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800827c:	4577      	cmp	r7, lr
 800827e:	f849 1b04 	str.w	r1, [r9], #4
 8008282:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008286:	d8e2      	bhi.n	800824e <__multiply+0xb2>
 8008288:	9a01      	ldr	r2, [sp, #4]
 800828a:	f845 c002 	str.w	ip, [r5, r2]
 800828e:	9a03      	ldr	r2, [sp, #12]
 8008290:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008294:	3304      	adds	r3, #4
 8008296:	f1b9 0f00 	cmp.w	r9, #0
 800829a:	d021      	beq.n	80082e0 <__multiply+0x144>
 800829c:	6829      	ldr	r1, [r5, #0]
 800829e:	f104 0c14 	add.w	ip, r4, #20
 80082a2:	46ae      	mov	lr, r5
 80082a4:	f04f 0a00 	mov.w	sl, #0
 80082a8:	f8bc b000 	ldrh.w	fp, [ip]
 80082ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082b0:	fb09 220b 	mla	r2, r9, fp, r2
 80082b4:	4452      	add	r2, sl
 80082b6:	b289      	uxth	r1, r1
 80082b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082bc:	f84e 1b04 	str.w	r1, [lr], #4
 80082c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80082c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80082c8:	f8be 1000 	ldrh.w	r1, [lr]
 80082cc:	fb09 110a 	mla	r1, r9, sl, r1
 80082d0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80082d4:	4567      	cmp	r7, ip
 80082d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80082da:	d8e5      	bhi.n	80082a8 <__multiply+0x10c>
 80082dc:	9a01      	ldr	r2, [sp, #4]
 80082de:	50a9      	str	r1, [r5, r2]
 80082e0:	3504      	adds	r5, #4
 80082e2:	e799      	b.n	8008218 <__multiply+0x7c>
 80082e4:	3e01      	subs	r6, #1
 80082e6:	e79b      	b.n	8008220 <__multiply+0x84>
 80082e8:	08008f30 	.word	0x08008f30
 80082ec:	08008f41 	.word	0x08008f41

080082f0 <__pow5mult>:
 80082f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082f4:	4615      	mov	r5, r2
 80082f6:	f012 0203 	ands.w	r2, r2, #3
 80082fa:	4606      	mov	r6, r0
 80082fc:	460f      	mov	r7, r1
 80082fe:	d007      	beq.n	8008310 <__pow5mult+0x20>
 8008300:	4c25      	ldr	r4, [pc, #148]	; (8008398 <__pow5mult+0xa8>)
 8008302:	3a01      	subs	r2, #1
 8008304:	2300      	movs	r3, #0
 8008306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800830a:	f7ff fe9d 	bl	8008048 <__multadd>
 800830e:	4607      	mov	r7, r0
 8008310:	10ad      	asrs	r5, r5, #2
 8008312:	d03d      	beq.n	8008390 <__pow5mult+0xa0>
 8008314:	69f4      	ldr	r4, [r6, #28]
 8008316:	b97c      	cbnz	r4, 8008338 <__pow5mult+0x48>
 8008318:	2010      	movs	r0, #16
 800831a:	f7ff fd7f 	bl	8007e1c <malloc>
 800831e:	4602      	mov	r2, r0
 8008320:	61f0      	str	r0, [r6, #28]
 8008322:	b928      	cbnz	r0, 8008330 <__pow5mult+0x40>
 8008324:	4b1d      	ldr	r3, [pc, #116]	; (800839c <__pow5mult+0xac>)
 8008326:	481e      	ldr	r0, [pc, #120]	; (80083a0 <__pow5mult+0xb0>)
 8008328:	f240 11b3 	movw	r1, #435	; 0x1b3
 800832c:	f000 fa72 	bl	8008814 <__assert_func>
 8008330:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008334:	6004      	str	r4, [r0, #0]
 8008336:	60c4      	str	r4, [r0, #12]
 8008338:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800833c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008340:	b94c      	cbnz	r4, 8008356 <__pow5mult+0x66>
 8008342:	f240 2171 	movw	r1, #625	; 0x271
 8008346:	4630      	mov	r0, r6
 8008348:	f7ff ff12 	bl	8008170 <__i2b>
 800834c:	2300      	movs	r3, #0
 800834e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008352:	4604      	mov	r4, r0
 8008354:	6003      	str	r3, [r0, #0]
 8008356:	f04f 0900 	mov.w	r9, #0
 800835a:	07eb      	lsls	r3, r5, #31
 800835c:	d50a      	bpl.n	8008374 <__pow5mult+0x84>
 800835e:	4639      	mov	r1, r7
 8008360:	4622      	mov	r2, r4
 8008362:	4630      	mov	r0, r6
 8008364:	f7ff ff1a 	bl	800819c <__multiply>
 8008368:	4639      	mov	r1, r7
 800836a:	4680      	mov	r8, r0
 800836c:	4630      	mov	r0, r6
 800836e:	f7ff fe49 	bl	8008004 <_Bfree>
 8008372:	4647      	mov	r7, r8
 8008374:	106d      	asrs	r5, r5, #1
 8008376:	d00b      	beq.n	8008390 <__pow5mult+0xa0>
 8008378:	6820      	ldr	r0, [r4, #0]
 800837a:	b938      	cbnz	r0, 800838c <__pow5mult+0x9c>
 800837c:	4622      	mov	r2, r4
 800837e:	4621      	mov	r1, r4
 8008380:	4630      	mov	r0, r6
 8008382:	f7ff ff0b 	bl	800819c <__multiply>
 8008386:	6020      	str	r0, [r4, #0]
 8008388:	f8c0 9000 	str.w	r9, [r0]
 800838c:	4604      	mov	r4, r0
 800838e:	e7e4      	b.n	800835a <__pow5mult+0x6a>
 8008390:	4638      	mov	r0, r7
 8008392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008396:	bf00      	nop
 8008398:	08009090 	.word	0x08009090
 800839c:	08008ec1 	.word	0x08008ec1
 80083a0:	08008f41 	.word	0x08008f41

080083a4 <__lshift>:
 80083a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a8:	460c      	mov	r4, r1
 80083aa:	6849      	ldr	r1, [r1, #4]
 80083ac:	6923      	ldr	r3, [r4, #16]
 80083ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083b2:	68a3      	ldr	r3, [r4, #8]
 80083b4:	4607      	mov	r7, r0
 80083b6:	4691      	mov	r9, r2
 80083b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083bc:	f108 0601 	add.w	r6, r8, #1
 80083c0:	42b3      	cmp	r3, r6
 80083c2:	db0b      	blt.n	80083dc <__lshift+0x38>
 80083c4:	4638      	mov	r0, r7
 80083c6:	f7ff fddd 	bl	8007f84 <_Balloc>
 80083ca:	4605      	mov	r5, r0
 80083cc:	b948      	cbnz	r0, 80083e2 <__lshift+0x3e>
 80083ce:	4602      	mov	r2, r0
 80083d0:	4b28      	ldr	r3, [pc, #160]	; (8008474 <__lshift+0xd0>)
 80083d2:	4829      	ldr	r0, [pc, #164]	; (8008478 <__lshift+0xd4>)
 80083d4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80083d8:	f000 fa1c 	bl	8008814 <__assert_func>
 80083dc:	3101      	adds	r1, #1
 80083de:	005b      	lsls	r3, r3, #1
 80083e0:	e7ee      	b.n	80083c0 <__lshift+0x1c>
 80083e2:	2300      	movs	r3, #0
 80083e4:	f100 0114 	add.w	r1, r0, #20
 80083e8:	f100 0210 	add.w	r2, r0, #16
 80083ec:	4618      	mov	r0, r3
 80083ee:	4553      	cmp	r3, sl
 80083f0:	db33      	blt.n	800845a <__lshift+0xb6>
 80083f2:	6920      	ldr	r0, [r4, #16]
 80083f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083f8:	f104 0314 	add.w	r3, r4, #20
 80083fc:	f019 091f 	ands.w	r9, r9, #31
 8008400:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008404:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008408:	d02b      	beq.n	8008462 <__lshift+0xbe>
 800840a:	f1c9 0e20 	rsb	lr, r9, #32
 800840e:	468a      	mov	sl, r1
 8008410:	2200      	movs	r2, #0
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	fa00 f009 	lsl.w	r0, r0, r9
 8008418:	4310      	orrs	r0, r2
 800841a:	f84a 0b04 	str.w	r0, [sl], #4
 800841e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008422:	459c      	cmp	ip, r3
 8008424:	fa22 f20e 	lsr.w	r2, r2, lr
 8008428:	d8f3      	bhi.n	8008412 <__lshift+0x6e>
 800842a:	ebac 0304 	sub.w	r3, ip, r4
 800842e:	3b15      	subs	r3, #21
 8008430:	f023 0303 	bic.w	r3, r3, #3
 8008434:	3304      	adds	r3, #4
 8008436:	f104 0015 	add.w	r0, r4, #21
 800843a:	4584      	cmp	ip, r0
 800843c:	bf38      	it	cc
 800843e:	2304      	movcc	r3, #4
 8008440:	50ca      	str	r2, [r1, r3]
 8008442:	b10a      	cbz	r2, 8008448 <__lshift+0xa4>
 8008444:	f108 0602 	add.w	r6, r8, #2
 8008448:	3e01      	subs	r6, #1
 800844a:	4638      	mov	r0, r7
 800844c:	612e      	str	r6, [r5, #16]
 800844e:	4621      	mov	r1, r4
 8008450:	f7ff fdd8 	bl	8008004 <_Bfree>
 8008454:	4628      	mov	r0, r5
 8008456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845a:	f842 0f04 	str.w	r0, [r2, #4]!
 800845e:	3301      	adds	r3, #1
 8008460:	e7c5      	b.n	80083ee <__lshift+0x4a>
 8008462:	3904      	subs	r1, #4
 8008464:	f853 2b04 	ldr.w	r2, [r3], #4
 8008468:	f841 2f04 	str.w	r2, [r1, #4]!
 800846c:	459c      	cmp	ip, r3
 800846e:	d8f9      	bhi.n	8008464 <__lshift+0xc0>
 8008470:	e7ea      	b.n	8008448 <__lshift+0xa4>
 8008472:	bf00      	nop
 8008474:	08008f30 	.word	0x08008f30
 8008478:	08008f41 	.word	0x08008f41

0800847c <__mcmp>:
 800847c:	b530      	push	{r4, r5, lr}
 800847e:	6902      	ldr	r2, [r0, #16]
 8008480:	690c      	ldr	r4, [r1, #16]
 8008482:	1b12      	subs	r2, r2, r4
 8008484:	d10e      	bne.n	80084a4 <__mcmp+0x28>
 8008486:	f100 0314 	add.w	r3, r0, #20
 800848a:	3114      	adds	r1, #20
 800848c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008490:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008494:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008498:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800849c:	42a5      	cmp	r5, r4
 800849e:	d003      	beq.n	80084a8 <__mcmp+0x2c>
 80084a0:	d305      	bcc.n	80084ae <__mcmp+0x32>
 80084a2:	2201      	movs	r2, #1
 80084a4:	4610      	mov	r0, r2
 80084a6:	bd30      	pop	{r4, r5, pc}
 80084a8:	4283      	cmp	r3, r0
 80084aa:	d3f3      	bcc.n	8008494 <__mcmp+0x18>
 80084ac:	e7fa      	b.n	80084a4 <__mcmp+0x28>
 80084ae:	f04f 32ff 	mov.w	r2, #4294967295
 80084b2:	e7f7      	b.n	80084a4 <__mcmp+0x28>

080084b4 <__mdiff>:
 80084b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b8:	460c      	mov	r4, r1
 80084ba:	4606      	mov	r6, r0
 80084bc:	4611      	mov	r1, r2
 80084be:	4620      	mov	r0, r4
 80084c0:	4690      	mov	r8, r2
 80084c2:	f7ff ffdb 	bl	800847c <__mcmp>
 80084c6:	1e05      	subs	r5, r0, #0
 80084c8:	d110      	bne.n	80084ec <__mdiff+0x38>
 80084ca:	4629      	mov	r1, r5
 80084cc:	4630      	mov	r0, r6
 80084ce:	f7ff fd59 	bl	8007f84 <_Balloc>
 80084d2:	b930      	cbnz	r0, 80084e2 <__mdiff+0x2e>
 80084d4:	4b3a      	ldr	r3, [pc, #232]	; (80085c0 <__mdiff+0x10c>)
 80084d6:	4602      	mov	r2, r0
 80084d8:	f240 2137 	movw	r1, #567	; 0x237
 80084dc:	4839      	ldr	r0, [pc, #228]	; (80085c4 <__mdiff+0x110>)
 80084de:	f000 f999 	bl	8008814 <__assert_func>
 80084e2:	2301      	movs	r3, #1
 80084e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ec:	bfa4      	itt	ge
 80084ee:	4643      	movge	r3, r8
 80084f0:	46a0      	movge	r8, r4
 80084f2:	4630      	mov	r0, r6
 80084f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80084f8:	bfa6      	itte	ge
 80084fa:	461c      	movge	r4, r3
 80084fc:	2500      	movge	r5, #0
 80084fe:	2501      	movlt	r5, #1
 8008500:	f7ff fd40 	bl	8007f84 <_Balloc>
 8008504:	b920      	cbnz	r0, 8008510 <__mdiff+0x5c>
 8008506:	4b2e      	ldr	r3, [pc, #184]	; (80085c0 <__mdiff+0x10c>)
 8008508:	4602      	mov	r2, r0
 800850a:	f240 2145 	movw	r1, #581	; 0x245
 800850e:	e7e5      	b.n	80084dc <__mdiff+0x28>
 8008510:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008514:	6926      	ldr	r6, [r4, #16]
 8008516:	60c5      	str	r5, [r0, #12]
 8008518:	f104 0914 	add.w	r9, r4, #20
 800851c:	f108 0514 	add.w	r5, r8, #20
 8008520:	f100 0e14 	add.w	lr, r0, #20
 8008524:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008528:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800852c:	f108 0210 	add.w	r2, r8, #16
 8008530:	46f2      	mov	sl, lr
 8008532:	2100      	movs	r1, #0
 8008534:	f859 3b04 	ldr.w	r3, [r9], #4
 8008538:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800853c:	fa11 f88b 	uxtah	r8, r1, fp
 8008540:	b299      	uxth	r1, r3
 8008542:	0c1b      	lsrs	r3, r3, #16
 8008544:	eba8 0801 	sub.w	r8, r8, r1
 8008548:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800854c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008550:	fa1f f888 	uxth.w	r8, r8
 8008554:	1419      	asrs	r1, r3, #16
 8008556:	454e      	cmp	r6, r9
 8008558:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800855c:	f84a 3b04 	str.w	r3, [sl], #4
 8008560:	d8e8      	bhi.n	8008534 <__mdiff+0x80>
 8008562:	1b33      	subs	r3, r6, r4
 8008564:	3b15      	subs	r3, #21
 8008566:	f023 0303 	bic.w	r3, r3, #3
 800856a:	3304      	adds	r3, #4
 800856c:	3415      	adds	r4, #21
 800856e:	42a6      	cmp	r6, r4
 8008570:	bf38      	it	cc
 8008572:	2304      	movcc	r3, #4
 8008574:	441d      	add	r5, r3
 8008576:	4473      	add	r3, lr
 8008578:	469e      	mov	lr, r3
 800857a:	462e      	mov	r6, r5
 800857c:	4566      	cmp	r6, ip
 800857e:	d30e      	bcc.n	800859e <__mdiff+0xea>
 8008580:	f10c 0203 	add.w	r2, ip, #3
 8008584:	1b52      	subs	r2, r2, r5
 8008586:	f022 0203 	bic.w	r2, r2, #3
 800858a:	3d03      	subs	r5, #3
 800858c:	45ac      	cmp	ip, r5
 800858e:	bf38      	it	cc
 8008590:	2200      	movcc	r2, #0
 8008592:	4413      	add	r3, r2
 8008594:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008598:	b17a      	cbz	r2, 80085ba <__mdiff+0x106>
 800859a:	6107      	str	r7, [r0, #16]
 800859c:	e7a4      	b.n	80084e8 <__mdiff+0x34>
 800859e:	f856 8b04 	ldr.w	r8, [r6], #4
 80085a2:	fa11 f288 	uxtah	r2, r1, r8
 80085a6:	1414      	asrs	r4, r2, #16
 80085a8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085ac:	b292      	uxth	r2, r2
 80085ae:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80085b2:	f84e 2b04 	str.w	r2, [lr], #4
 80085b6:	1421      	asrs	r1, r4, #16
 80085b8:	e7e0      	b.n	800857c <__mdiff+0xc8>
 80085ba:	3f01      	subs	r7, #1
 80085bc:	e7ea      	b.n	8008594 <__mdiff+0xe0>
 80085be:	bf00      	nop
 80085c0:	08008f30 	.word	0x08008f30
 80085c4:	08008f41 	.word	0x08008f41

080085c8 <__d2b>:
 80085c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085cc:	460f      	mov	r7, r1
 80085ce:	2101      	movs	r1, #1
 80085d0:	ec59 8b10 	vmov	r8, r9, d0
 80085d4:	4616      	mov	r6, r2
 80085d6:	f7ff fcd5 	bl	8007f84 <_Balloc>
 80085da:	4604      	mov	r4, r0
 80085dc:	b930      	cbnz	r0, 80085ec <__d2b+0x24>
 80085de:	4602      	mov	r2, r0
 80085e0:	4b24      	ldr	r3, [pc, #144]	; (8008674 <__d2b+0xac>)
 80085e2:	4825      	ldr	r0, [pc, #148]	; (8008678 <__d2b+0xb0>)
 80085e4:	f240 310f 	movw	r1, #783	; 0x30f
 80085e8:	f000 f914 	bl	8008814 <__assert_func>
 80085ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085f4:	bb2d      	cbnz	r5, 8008642 <__d2b+0x7a>
 80085f6:	9301      	str	r3, [sp, #4]
 80085f8:	f1b8 0300 	subs.w	r3, r8, #0
 80085fc:	d026      	beq.n	800864c <__d2b+0x84>
 80085fe:	4668      	mov	r0, sp
 8008600:	9300      	str	r3, [sp, #0]
 8008602:	f7ff fd87 	bl	8008114 <__lo0bits>
 8008606:	e9dd 1200 	ldrd	r1, r2, [sp]
 800860a:	b1e8      	cbz	r0, 8008648 <__d2b+0x80>
 800860c:	f1c0 0320 	rsb	r3, r0, #32
 8008610:	fa02 f303 	lsl.w	r3, r2, r3
 8008614:	430b      	orrs	r3, r1
 8008616:	40c2      	lsrs	r2, r0
 8008618:	6163      	str	r3, [r4, #20]
 800861a:	9201      	str	r2, [sp, #4]
 800861c:	9b01      	ldr	r3, [sp, #4]
 800861e:	61a3      	str	r3, [r4, #24]
 8008620:	2b00      	cmp	r3, #0
 8008622:	bf14      	ite	ne
 8008624:	2202      	movne	r2, #2
 8008626:	2201      	moveq	r2, #1
 8008628:	6122      	str	r2, [r4, #16]
 800862a:	b1bd      	cbz	r5, 800865c <__d2b+0x94>
 800862c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008630:	4405      	add	r5, r0
 8008632:	603d      	str	r5, [r7, #0]
 8008634:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008638:	6030      	str	r0, [r6, #0]
 800863a:	4620      	mov	r0, r4
 800863c:	b003      	add	sp, #12
 800863e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008642:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008646:	e7d6      	b.n	80085f6 <__d2b+0x2e>
 8008648:	6161      	str	r1, [r4, #20]
 800864a:	e7e7      	b.n	800861c <__d2b+0x54>
 800864c:	a801      	add	r0, sp, #4
 800864e:	f7ff fd61 	bl	8008114 <__lo0bits>
 8008652:	9b01      	ldr	r3, [sp, #4]
 8008654:	6163      	str	r3, [r4, #20]
 8008656:	3020      	adds	r0, #32
 8008658:	2201      	movs	r2, #1
 800865a:	e7e5      	b.n	8008628 <__d2b+0x60>
 800865c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008660:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008664:	6038      	str	r0, [r7, #0]
 8008666:	6918      	ldr	r0, [r3, #16]
 8008668:	f7ff fd34 	bl	80080d4 <__hi0bits>
 800866c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008670:	e7e2      	b.n	8008638 <__d2b+0x70>
 8008672:	bf00      	nop
 8008674:	08008f30 	.word	0x08008f30
 8008678:	08008f41 	.word	0x08008f41

0800867c <__sflush_r>:
 800867c:	898a      	ldrh	r2, [r1, #12]
 800867e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008682:	4605      	mov	r5, r0
 8008684:	0710      	lsls	r0, r2, #28
 8008686:	460c      	mov	r4, r1
 8008688:	d458      	bmi.n	800873c <__sflush_r+0xc0>
 800868a:	684b      	ldr	r3, [r1, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	dc05      	bgt.n	800869c <__sflush_r+0x20>
 8008690:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008692:	2b00      	cmp	r3, #0
 8008694:	dc02      	bgt.n	800869c <__sflush_r+0x20>
 8008696:	2000      	movs	r0, #0
 8008698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800869c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800869e:	2e00      	cmp	r6, #0
 80086a0:	d0f9      	beq.n	8008696 <__sflush_r+0x1a>
 80086a2:	2300      	movs	r3, #0
 80086a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086a8:	682f      	ldr	r7, [r5, #0]
 80086aa:	6a21      	ldr	r1, [r4, #32]
 80086ac:	602b      	str	r3, [r5, #0]
 80086ae:	d032      	beq.n	8008716 <__sflush_r+0x9a>
 80086b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80086b2:	89a3      	ldrh	r3, [r4, #12]
 80086b4:	075a      	lsls	r2, r3, #29
 80086b6:	d505      	bpl.n	80086c4 <__sflush_r+0x48>
 80086b8:	6863      	ldr	r3, [r4, #4]
 80086ba:	1ac0      	subs	r0, r0, r3
 80086bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086be:	b10b      	cbz	r3, 80086c4 <__sflush_r+0x48>
 80086c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086c2:	1ac0      	subs	r0, r0, r3
 80086c4:	2300      	movs	r3, #0
 80086c6:	4602      	mov	r2, r0
 80086c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086ca:	6a21      	ldr	r1, [r4, #32]
 80086cc:	4628      	mov	r0, r5
 80086ce:	47b0      	blx	r6
 80086d0:	1c43      	adds	r3, r0, #1
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	d106      	bne.n	80086e4 <__sflush_r+0x68>
 80086d6:	6829      	ldr	r1, [r5, #0]
 80086d8:	291d      	cmp	r1, #29
 80086da:	d82b      	bhi.n	8008734 <__sflush_r+0xb8>
 80086dc:	4a29      	ldr	r2, [pc, #164]	; (8008784 <__sflush_r+0x108>)
 80086de:	410a      	asrs	r2, r1
 80086e0:	07d6      	lsls	r6, r2, #31
 80086e2:	d427      	bmi.n	8008734 <__sflush_r+0xb8>
 80086e4:	2200      	movs	r2, #0
 80086e6:	6062      	str	r2, [r4, #4]
 80086e8:	04d9      	lsls	r1, r3, #19
 80086ea:	6922      	ldr	r2, [r4, #16]
 80086ec:	6022      	str	r2, [r4, #0]
 80086ee:	d504      	bpl.n	80086fa <__sflush_r+0x7e>
 80086f0:	1c42      	adds	r2, r0, #1
 80086f2:	d101      	bne.n	80086f8 <__sflush_r+0x7c>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b903      	cbnz	r3, 80086fa <__sflush_r+0x7e>
 80086f8:	6560      	str	r0, [r4, #84]	; 0x54
 80086fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086fc:	602f      	str	r7, [r5, #0]
 80086fe:	2900      	cmp	r1, #0
 8008700:	d0c9      	beq.n	8008696 <__sflush_r+0x1a>
 8008702:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008706:	4299      	cmp	r1, r3
 8008708:	d002      	beq.n	8008710 <__sflush_r+0x94>
 800870a:	4628      	mov	r0, r5
 800870c:	f7ff fb3a 	bl	8007d84 <_free_r>
 8008710:	2000      	movs	r0, #0
 8008712:	6360      	str	r0, [r4, #52]	; 0x34
 8008714:	e7c0      	b.n	8008698 <__sflush_r+0x1c>
 8008716:	2301      	movs	r3, #1
 8008718:	4628      	mov	r0, r5
 800871a:	47b0      	blx	r6
 800871c:	1c41      	adds	r1, r0, #1
 800871e:	d1c8      	bne.n	80086b2 <__sflush_r+0x36>
 8008720:	682b      	ldr	r3, [r5, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0c5      	beq.n	80086b2 <__sflush_r+0x36>
 8008726:	2b1d      	cmp	r3, #29
 8008728:	d001      	beq.n	800872e <__sflush_r+0xb2>
 800872a:	2b16      	cmp	r3, #22
 800872c:	d101      	bne.n	8008732 <__sflush_r+0xb6>
 800872e:	602f      	str	r7, [r5, #0]
 8008730:	e7b1      	b.n	8008696 <__sflush_r+0x1a>
 8008732:	89a3      	ldrh	r3, [r4, #12]
 8008734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008738:	81a3      	strh	r3, [r4, #12]
 800873a:	e7ad      	b.n	8008698 <__sflush_r+0x1c>
 800873c:	690f      	ldr	r7, [r1, #16]
 800873e:	2f00      	cmp	r7, #0
 8008740:	d0a9      	beq.n	8008696 <__sflush_r+0x1a>
 8008742:	0793      	lsls	r3, r2, #30
 8008744:	680e      	ldr	r6, [r1, #0]
 8008746:	bf08      	it	eq
 8008748:	694b      	ldreq	r3, [r1, #20]
 800874a:	600f      	str	r7, [r1, #0]
 800874c:	bf18      	it	ne
 800874e:	2300      	movne	r3, #0
 8008750:	eba6 0807 	sub.w	r8, r6, r7
 8008754:	608b      	str	r3, [r1, #8]
 8008756:	f1b8 0f00 	cmp.w	r8, #0
 800875a:	dd9c      	ble.n	8008696 <__sflush_r+0x1a>
 800875c:	6a21      	ldr	r1, [r4, #32]
 800875e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008760:	4643      	mov	r3, r8
 8008762:	463a      	mov	r2, r7
 8008764:	4628      	mov	r0, r5
 8008766:	47b0      	blx	r6
 8008768:	2800      	cmp	r0, #0
 800876a:	dc06      	bgt.n	800877a <__sflush_r+0xfe>
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008772:	81a3      	strh	r3, [r4, #12]
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	e78e      	b.n	8008698 <__sflush_r+0x1c>
 800877a:	4407      	add	r7, r0
 800877c:	eba8 0800 	sub.w	r8, r8, r0
 8008780:	e7e9      	b.n	8008756 <__sflush_r+0xda>
 8008782:	bf00      	nop
 8008784:	dfbffffe 	.word	0xdfbffffe

08008788 <_fflush_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	690b      	ldr	r3, [r1, #16]
 800878c:	4605      	mov	r5, r0
 800878e:	460c      	mov	r4, r1
 8008790:	b913      	cbnz	r3, 8008798 <_fflush_r+0x10>
 8008792:	2500      	movs	r5, #0
 8008794:	4628      	mov	r0, r5
 8008796:	bd38      	pop	{r3, r4, r5, pc}
 8008798:	b118      	cbz	r0, 80087a2 <_fflush_r+0x1a>
 800879a:	6a03      	ldr	r3, [r0, #32]
 800879c:	b90b      	cbnz	r3, 80087a2 <_fflush_r+0x1a>
 800879e:	f7fe fb7b 	bl	8006e98 <__sinit>
 80087a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d0f3      	beq.n	8008792 <_fflush_r+0xa>
 80087aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80087ac:	07d0      	lsls	r0, r2, #31
 80087ae:	d404      	bmi.n	80087ba <_fflush_r+0x32>
 80087b0:	0599      	lsls	r1, r3, #22
 80087b2:	d402      	bmi.n	80087ba <_fflush_r+0x32>
 80087b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087b6:	f7fe fc66 	bl	8007086 <__retarget_lock_acquire_recursive>
 80087ba:	4628      	mov	r0, r5
 80087bc:	4621      	mov	r1, r4
 80087be:	f7ff ff5d 	bl	800867c <__sflush_r>
 80087c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087c4:	07da      	lsls	r2, r3, #31
 80087c6:	4605      	mov	r5, r0
 80087c8:	d4e4      	bmi.n	8008794 <_fflush_r+0xc>
 80087ca:	89a3      	ldrh	r3, [r4, #12]
 80087cc:	059b      	lsls	r3, r3, #22
 80087ce:	d4e1      	bmi.n	8008794 <_fflush_r+0xc>
 80087d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087d2:	f7fe fc59 	bl	8007088 <__retarget_lock_release_recursive>
 80087d6:	e7dd      	b.n	8008794 <_fflush_r+0xc>

080087d8 <_sbrk_r>:
 80087d8:	b538      	push	{r3, r4, r5, lr}
 80087da:	4d06      	ldr	r5, [pc, #24]	; (80087f4 <_sbrk_r+0x1c>)
 80087dc:	2300      	movs	r3, #0
 80087de:	4604      	mov	r4, r0
 80087e0:	4608      	mov	r0, r1
 80087e2:	602b      	str	r3, [r5, #0]
 80087e4:	f7f8 fe14 	bl	8001410 <_sbrk>
 80087e8:	1c43      	adds	r3, r0, #1
 80087ea:	d102      	bne.n	80087f2 <_sbrk_r+0x1a>
 80087ec:	682b      	ldr	r3, [r5, #0]
 80087ee:	b103      	cbz	r3, 80087f2 <_sbrk_r+0x1a>
 80087f0:	6023      	str	r3, [r4, #0]
 80087f2:	bd38      	pop	{r3, r4, r5, pc}
 80087f4:	20000480 	.word	0x20000480

080087f8 <memcpy>:
 80087f8:	440a      	add	r2, r1
 80087fa:	4291      	cmp	r1, r2
 80087fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008800:	d100      	bne.n	8008804 <memcpy+0xc>
 8008802:	4770      	bx	lr
 8008804:	b510      	push	{r4, lr}
 8008806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800880a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800880e:	4291      	cmp	r1, r2
 8008810:	d1f9      	bne.n	8008806 <memcpy+0xe>
 8008812:	bd10      	pop	{r4, pc}

08008814 <__assert_func>:
 8008814:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008816:	4614      	mov	r4, r2
 8008818:	461a      	mov	r2, r3
 800881a:	4b09      	ldr	r3, [pc, #36]	; (8008840 <__assert_func+0x2c>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4605      	mov	r5, r0
 8008820:	68d8      	ldr	r0, [r3, #12]
 8008822:	b14c      	cbz	r4, 8008838 <__assert_func+0x24>
 8008824:	4b07      	ldr	r3, [pc, #28]	; (8008844 <__assert_func+0x30>)
 8008826:	9100      	str	r1, [sp, #0]
 8008828:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800882c:	4906      	ldr	r1, [pc, #24]	; (8008848 <__assert_func+0x34>)
 800882e:	462b      	mov	r3, r5
 8008830:	f000 f844 	bl	80088bc <fiprintf>
 8008834:	f000 f854 	bl	80088e0 <abort>
 8008838:	4b04      	ldr	r3, [pc, #16]	; (800884c <__assert_func+0x38>)
 800883a:	461c      	mov	r4, r3
 800883c:	e7f3      	b.n	8008826 <__assert_func+0x12>
 800883e:	bf00      	nop
 8008840:	20000070 	.word	0x20000070
 8008844:	080090a6 	.word	0x080090a6
 8008848:	080090b3 	.word	0x080090b3
 800884c:	080090e1 	.word	0x080090e1

08008850 <_calloc_r>:
 8008850:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008852:	fba1 2402 	umull	r2, r4, r1, r2
 8008856:	b94c      	cbnz	r4, 800886c <_calloc_r+0x1c>
 8008858:	4611      	mov	r1, r2
 800885a:	9201      	str	r2, [sp, #4]
 800885c:	f7ff fb06 	bl	8007e6c <_malloc_r>
 8008860:	9a01      	ldr	r2, [sp, #4]
 8008862:	4605      	mov	r5, r0
 8008864:	b930      	cbnz	r0, 8008874 <_calloc_r+0x24>
 8008866:	4628      	mov	r0, r5
 8008868:	b003      	add	sp, #12
 800886a:	bd30      	pop	{r4, r5, pc}
 800886c:	220c      	movs	r2, #12
 800886e:	6002      	str	r2, [r0, #0]
 8008870:	2500      	movs	r5, #0
 8008872:	e7f8      	b.n	8008866 <_calloc_r+0x16>
 8008874:	4621      	mov	r1, r4
 8008876:	f7fe fb88 	bl	8006f8a <memset>
 800887a:	e7f4      	b.n	8008866 <_calloc_r+0x16>

0800887c <__ascii_mbtowc>:
 800887c:	b082      	sub	sp, #8
 800887e:	b901      	cbnz	r1, 8008882 <__ascii_mbtowc+0x6>
 8008880:	a901      	add	r1, sp, #4
 8008882:	b142      	cbz	r2, 8008896 <__ascii_mbtowc+0x1a>
 8008884:	b14b      	cbz	r3, 800889a <__ascii_mbtowc+0x1e>
 8008886:	7813      	ldrb	r3, [r2, #0]
 8008888:	600b      	str	r3, [r1, #0]
 800888a:	7812      	ldrb	r2, [r2, #0]
 800888c:	1e10      	subs	r0, r2, #0
 800888e:	bf18      	it	ne
 8008890:	2001      	movne	r0, #1
 8008892:	b002      	add	sp, #8
 8008894:	4770      	bx	lr
 8008896:	4610      	mov	r0, r2
 8008898:	e7fb      	b.n	8008892 <__ascii_mbtowc+0x16>
 800889a:	f06f 0001 	mvn.w	r0, #1
 800889e:	e7f8      	b.n	8008892 <__ascii_mbtowc+0x16>

080088a0 <__ascii_wctomb>:
 80088a0:	b149      	cbz	r1, 80088b6 <__ascii_wctomb+0x16>
 80088a2:	2aff      	cmp	r2, #255	; 0xff
 80088a4:	bf85      	ittet	hi
 80088a6:	238a      	movhi	r3, #138	; 0x8a
 80088a8:	6003      	strhi	r3, [r0, #0]
 80088aa:	700a      	strbls	r2, [r1, #0]
 80088ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80088b0:	bf98      	it	ls
 80088b2:	2001      	movls	r0, #1
 80088b4:	4770      	bx	lr
 80088b6:	4608      	mov	r0, r1
 80088b8:	4770      	bx	lr
	...

080088bc <fiprintf>:
 80088bc:	b40e      	push	{r1, r2, r3}
 80088be:	b503      	push	{r0, r1, lr}
 80088c0:	4601      	mov	r1, r0
 80088c2:	ab03      	add	r3, sp, #12
 80088c4:	4805      	ldr	r0, [pc, #20]	; (80088dc <fiprintf+0x20>)
 80088c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ca:	6800      	ldr	r0, [r0, #0]
 80088cc:	9301      	str	r3, [sp, #4]
 80088ce:	f000 f837 	bl	8008940 <_vfiprintf_r>
 80088d2:	b002      	add	sp, #8
 80088d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80088d8:	b003      	add	sp, #12
 80088da:	4770      	bx	lr
 80088dc:	20000070 	.word	0x20000070

080088e0 <abort>:
 80088e0:	b508      	push	{r3, lr}
 80088e2:	2006      	movs	r0, #6
 80088e4:	f000 fa04 	bl	8008cf0 <raise>
 80088e8:	2001      	movs	r0, #1
 80088ea:	f7f8 fd19 	bl	8001320 <_exit>

080088ee <__sfputc_r>:
 80088ee:	6893      	ldr	r3, [r2, #8]
 80088f0:	3b01      	subs	r3, #1
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	b410      	push	{r4}
 80088f6:	6093      	str	r3, [r2, #8]
 80088f8:	da08      	bge.n	800890c <__sfputc_r+0x1e>
 80088fa:	6994      	ldr	r4, [r2, #24]
 80088fc:	42a3      	cmp	r3, r4
 80088fe:	db01      	blt.n	8008904 <__sfputc_r+0x16>
 8008900:	290a      	cmp	r1, #10
 8008902:	d103      	bne.n	800890c <__sfputc_r+0x1e>
 8008904:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008908:	f000 b934 	b.w	8008b74 <__swbuf_r>
 800890c:	6813      	ldr	r3, [r2, #0]
 800890e:	1c58      	adds	r0, r3, #1
 8008910:	6010      	str	r0, [r2, #0]
 8008912:	7019      	strb	r1, [r3, #0]
 8008914:	4608      	mov	r0, r1
 8008916:	f85d 4b04 	ldr.w	r4, [sp], #4
 800891a:	4770      	bx	lr

0800891c <__sfputs_r>:
 800891c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891e:	4606      	mov	r6, r0
 8008920:	460f      	mov	r7, r1
 8008922:	4614      	mov	r4, r2
 8008924:	18d5      	adds	r5, r2, r3
 8008926:	42ac      	cmp	r4, r5
 8008928:	d101      	bne.n	800892e <__sfputs_r+0x12>
 800892a:	2000      	movs	r0, #0
 800892c:	e007      	b.n	800893e <__sfputs_r+0x22>
 800892e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008932:	463a      	mov	r2, r7
 8008934:	4630      	mov	r0, r6
 8008936:	f7ff ffda 	bl	80088ee <__sfputc_r>
 800893a:	1c43      	adds	r3, r0, #1
 800893c:	d1f3      	bne.n	8008926 <__sfputs_r+0xa>
 800893e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008940 <_vfiprintf_r>:
 8008940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008944:	460d      	mov	r5, r1
 8008946:	b09d      	sub	sp, #116	; 0x74
 8008948:	4614      	mov	r4, r2
 800894a:	4698      	mov	r8, r3
 800894c:	4606      	mov	r6, r0
 800894e:	b118      	cbz	r0, 8008958 <_vfiprintf_r+0x18>
 8008950:	6a03      	ldr	r3, [r0, #32]
 8008952:	b90b      	cbnz	r3, 8008958 <_vfiprintf_r+0x18>
 8008954:	f7fe faa0 	bl	8006e98 <__sinit>
 8008958:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800895a:	07d9      	lsls	r1, r3, #31
 800895c:	d405      	bmi.n	800896a <_vfiprintf_r+0x2a>
 800895e:	89ab      	ldrh	r3, [r5, #12]
 8008960:	059a      	lsls	r2, r3, #22
 8008962:	d402      	bmi.n	800896a <_vfiprintf_r+0x2a>
 8008964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008966:	f7fe fb8e 	bl	8007086 <__retarget_lock_acquire_recursive>
 800896a:	89ab      	ldrh	r3, [r5, #12]
 800896c:	071b      	lsls	r3, r3, #28
 800896e:	d501      	bpl.n	8008974 <_vfiprintf_r+0x34>
 8008970:	692b      	ldr	r3, [r5, #16]
 8008972:	b99b      	cbnz	r3, 800899c <_vfiprintf_r+0x5c>
 8008974:	4629      	mov	r1, r5
 8008976:	4630      	mov	r0, r6
 8008978:	f000 f93a 	bl	8008bf0 <__swsetup_r>
 800897c:	b170      	cbz	r0, 800899c <_vfiprintf_r+0x5c>
 800897e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008980:	07dc      	lsls	r4, r3, #31
 8008982:	d504      	bpl.n	800898e <_vfiprintf_r+0x4e>
 8008984:	f04f 30ff 	mov.w	r0, #4294967295
 8008988:	b01d      	add	sp, #116	; 0x74
 800898a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898e:	89ab      	ldrh	r3, [r5, #12]
 8008990:	0598      	lsls	r0, r3, #22
 8008992:	d4f7      	bmi.n	8008984 <_vfiprintf_r+0x44>
 8008994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008996:	f7fe fb77 	bl	8007088 <__retarget_lock_release_recursive>
 800899a:	e7f3      	b.n	8008984 <_vfiprintf_r+0x44>
 800899c:	2300      	movs	r3, #0
 800899e:	9309      	str	r3, [sp, #36]	; 0x24
 80089a0:	2320      	movs	r3, #32
 80089a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80089aa:	2330      	movs	r3, #48	; 0x30
 80089ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008b60 <_vfiprintf_r+0x220>
 80089b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089b4:	f04f 0901 	mov.w	r9, #1
 80089b8:	4623      	mov	r3, r4
 80089ba:	469a      	mov	sl, r3
 80089bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089c0:	b10a      	cbz	r2, 80089c6 <_vfiprintf_r+0x86>
 80089c2:	2a25      	cmp	r2, #37	; 0x25
 80089c4:	d1f9      	bne.n	80089ba <_vfiprintf_r+0x7a>
 80089c6:	ebba 0b04 	subs.w	fp, sl, r4
 80089ca:	d00b      	beq.n	80089e4 <_vfiprintf_r+0xa4>
 80089cc:	465b      	mov	r3, fp
 80089ce:	4622      	mov	r2, r4
 80089d0:	4629      	mov	r1, r5
 80089d2:	4630      	mov	r0, r6
 80089d4:	f7ff ffa2 	bl	800891c <__sfputs_r>
 80089d8:	3001      	adds	r0, #1
 80089da:	f000 80a9 	beq.w	8008b30 <_vfiprintf_r+0x1f0>
 80089de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089e0:	445a      	add	r2, fp
 80089e2:	9209      	str	r2, [sp, #36]	; 0x24
 80089e4:	f89a 3000 	ldrb.w	r3, [sl]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f000 80a1 	beq.w	8008b30 <_vfiprintf_r+0x1f0>
 80089ee:	2300      	movs	r3, #0
 80089f0:	f04f 32ff 	mov.w	r2, #4294967295
 80089f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089f8:	f10a 0a01 	add.w	sl, sl, #1
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	9307      	str	r3, [sp, #28]
 8008a00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a04:	931a      	str	r3, [sp, #104]	; 0x68
 8008a06:	4654      	mov	r4, sl
 8008a08:	2205      	movs	r2, #5
 8008a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a0e:	4854      	ldr	r0, [pc, #336]	; (8008b60 <_vfiprintf_r+0x220>)
 8008a10:	f7f7 fbde 	bl	80001d0 <memchr>
 8008a14:	9a04      	ldr	r2, [sp, #16]
 8008a16:	b9d8      	cbnz	r0, 8008a50 <_vfiprintf_r+0x110>
 8008a18:	06d1      	lsls	r1, r2, #27
 8008a1a:	bf44      	itt	mi
 8008a1c:	2320      	movmi	r3, #32
 8008a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a22:	0713      	lsls	r3, r2, #28
 8008a24:	bf44      	itt	mi
 8008a26:	232b      	movmi	r3, #43	; 0x2b
 8008a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a30:	2b2a      	cmp	r3, #42	; 0x2a
 8008a32:	d015      	beq.n	8008a60 <_vfiprintf_r+0x120>
 8008a34:	9a07      	ldr	r2, [sp, #28]
 8008a36:	4654      	mov	r4, sl
 8008a38:	2000      	movs	r0, #0
 8008a3a:	f04f 0c0a 	mov.w	ip, #10
 8008a3e:	4621      	mov	r1, r4
 8008a40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a44:	3b30      	subs	r3, #48	; 0x30
 8008a46:	2b09      	cmp	r3, #9
 8008a48:	d94d      	bls.n	8008ae6 <_vfiprintf_r+0x1a6>
 8008a4a:	b1b0      	cbz	r0, 8008a7a <_vfiprintf_r+0x13a>
 8008a4c:	9207      	str	r2, [sp, #28]
 8008a4e:	e014      	b.n	8008a7a <_vfiprintf_r+0x13a>
 8008a50:	eba0 0308 	sub.w	r3, r0, r8
 8008a54:	fa09 f303 	lsl.w	r3, r9, r3
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	9304      	str	r3, [sp, #16]
 8008a5c:	46a2      	mov	sl, r4
 8008a5e:	e7d2      	b.n	8008a06 <_vfiprintf_r+0xc6>
 8008a60:	9b03      	ldr	r3, [sp, #12]
 8008a62:	1d19      	adds	r1, r3, #4
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	9103      	str	r1, [sp, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	bfbb      	ittet	lt
 8008a6c:	425b      	neglt	r3, r3
 8008a6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a72:	9307      	strge	r3, [sp, #28]
 8008a74:	9307      	strlt	r3, [sp, #28]
 8008a76:	bfb8      	it	lt
 8008a78:	9204      	strlt	r2, [sp, #16]
 8008a7a:	7823      	ldrb	r3, [r4, #0]
 8008a7c:	2b2e      	cmp	r3, #46	; 0x2e
 8008a7e:	d10c      	bne.n	8008a9a <_vfiprintf_r+0x15a>
 8008a80:	7863      	ldrb	r3, [r4, #1]
 8008a82:	2b2a      	cmp	r3, #42	; 0x2a
 8008a84:	d134      	bne.n	8008af0 <_vfiprintf_r+0x1b0>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	1d1a      	adds	r2, r3, #4
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	9203      	str	r2, [sp, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	bfb8      	it	lt
 8008a92:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a96:	3402      	adds	r4, #2
 8008a98:	9305      	str	r3, [sp, #20]
 8008a9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008b70 <_vfiprintf_r+0x230>
 8008a9e:	7821      	ldrb	r1, [r4, #0]
 8008aa0:	2203      	movs	r2, #3
 8008aa2:	4650      	mov	r0, sl
 8008aa4:	f7f7 fb94 	bl	80001d0 <memchr>
 8008aa8:	b138      	cbz	r0, 8008aba <_vfiprintf_r+0x17a>
 8008aaa:	9b04      	ldr	r3, [sp, #16]
 8008aac:	eba0 000a 	sub.w	r0, r0, sl
 8008ab0:	2240      	movs	r2, #64	; 0x40
 8008ab2:	4082      	lsls	r2, r0
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	3401      	adds	r4, #1
 8008ab8:	9304      	str	r3, [sp, #16]
 8008aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008abe:	4829      	ldr	r0, [pc, #164]	; (8008b64 <_vfiprintf_r+0x224>)
 8008ac0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ac4:	2206      	movs	r2, #6
 8008ac6:	f7f7 fb83 	bl	80001d0 <memchr>
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d03f      	beq.n	8008b4e <_vfiprintf_r+0x20e>
 8008ace:	4b26      	ldr	r3, [pc, #152]	; (8008b68 <_vfiprintf_r+0x228>)
 8008ad0:	bb1b      	cbnz	r3, 8008b1a <_vfiprintf_r+0x1da>
 8008ad2:	9b03      	ldr	r3, [sp, #12]
 8008ad4:	3307      	adds	r3, #7
 8008ad6:	f023 0307 	bic.w	r3, r3, #7
 8008ada:	3308      	adds	r3, #8
 8008adc:	9303      	str	r3, [sp, #12]
 8008ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae0:	443b      	add	r3, r7
 8008ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae4:	e768      	b.n	80089b8 <_vfiprintf_r+0x78>
 8008ae6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aea:	460c      	mov	r4, r1
 8008aec:	2001      	movs	r0, #1
 8008aee:	e7a6      	b.n	8008a3e <_vfiprintf_r+0xfe>
 8008af0:	2300      	movs	r3, #0
 8008af2:	3401      	adds	r4, #1
 8008af4:	9305      	str	r3, [sp, #20]
 8008af6:	4619      	mov	r1, r3
 8008af8:	f04f 0c0a 	mov.w	ip, #10
 8008afc:	4620      	mov	r0, r4
 8008afe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b02:	3a30      	subs	r2, #48	; 0x30
 8008b04:	2a09      	cmp	r2, #9
 8008b06:	d903      	bls.n	8008b10 <_vfiprintf_r+0x1d0>
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d0c6      	beq.n	8008a9a <_vfiprintf_r+0x15a>
 8008b0c:	9105      	str	r1, [sp, #20]
 8008b0e:	e7c4      	b.n	8008a9a <_vfiprintf_r+0x15a>
 8008b10:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b14:	4604      	mov	r4, r0
 8008b16:	2301      	movs	r3, #1
 8008b18:	e7f0      	b.n	8008afc <_vfiprintf_r+0x1bc>
 8008b1a:	ab03      	add	r3, sp, #12
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	462a      	mov	r2, r5
 8008b20:	4b12      	ldr	r3, [pc, #72]	; (8008b6c <_vfiprintf_r+0x22c>)
 8008b22:	a904      	add	r1, sp, #16
 8008b24:	4630      	mov	r0, r6
 8008b26:	f7fd fd65 	bl	80065f4 <_printf_float>
 8008b2a:	4607      	mov	r7, r0
 8008b2c:	1c78      	adds	r0, r7, #1
 8008b2e:	d1d6      	bne.n	8008ade <_vfiprintf_r+0x19e>
 8008b30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b32:	07d9      	lsls	r1, r3, #31
 8008b34:	d405      	bmi.n	8008b42 <_vfiprintf_r+0x202>
 8008b36:	89ab      	ldrh	r3, [r5, #12]
 8008b38:	059a      	lsls	r2, r3, #22
 8008b3a:	d402      	bmi.n	8008b42 <_vfiprintf_r+0x202>
 8008b3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b3e:	f7fe faa3 	bl	8007088 <__retarget_lock_release_recursive>
 8008b42:	89ab      	ldrh	r3, [r5, #12]
 8008b44:	065b      	lsls	r3, r3, #25
 8008b46:	f53f af1d 	bmi.w	8008984 <_vfiprintf_r+0x44>
 8008b4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b4c:	e71c      	b.n	8008988 <_vfiprintf_r+0x48>
 8008b4e:	ab03      	add	r3, sp, #12
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	462a      	mov	r2, r5
 8008b54:	4b05      	ldr	r3, [pc, #20]	; (8008b6c <_vfiprintf_r+0x22c>)
 8008b56:	a904      	add	r1, sp, #16
 8008b58:	4630      	mov	r0, r6
 8008b5a:	f7fd ffef 	bl	8006b3c <_printf_i>
 8008b5e:	e7e4      	b.n	8008b2a <_vfiprintf_r+0x1ea>
 8008b60:	080091e3 	.word	0x080091e3
 8008b64:	080091ed 	.word	0x080091ed
 8008b68:	080065f5 	.word	0x080065f5
 8008b6c:	0800891d 	.word	0x0800891d
 8008b70:	080091e9 	.word	0x080091e9

08008b74 <__swbuf_r>:
 8008b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b76:	460e      	mov	r6, r1
 8008b78:	4614      	mov	r4, r2
 8008b7a:	4605      	mov	r5, r0
 8008b7c:	b118      	cbz	r0, 8008b86 <__swbuf_r+0x12>
 8008b7e:	6a03      	ldr	r3, [r0, #32]
 8008b80:	b90b      	cbnz	r3, 8008b86 <__swbuf_r+0x12>
 8008b82:	f7fe f989 	bl	8006e98 <__sinit>
 8008b86:	69a3      	ldr	r3, [r4, #24]
 8008b88:	60a3      	str	r3, [r4, #8]
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	071a      	lsls	r2, r3, #28
 8008b8e:	d525      	bpl.n	8008bdc <__swbuf_r+0x68>
 8008b90:	6923      	ldr	r3, [r4, #16]
 8008b92:	b31b      	cbz	r3, 8008bdc <__swbuf_r+0x68>
 8008b94:	6823      	ldr	r3, [r4, #0]
 8008b96:	6922      	ldr	r2, [r4, #16]
 8008b98:	1a98      	subs	r0, r3, r2
 8008b9a:	6963      	ldr	r3, [r4, #20]
 8008b9c:	b2f6      	uxtb	r6, r6
 8008b9e:	4283      	cmp	r3, r0
 8008ba0:	4637      	mov	r7, r6
 8008ba2:	dc04      	bgt.n	8008bae <__swbuf_r+0x3a>
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	f7ff fdee 	bl	8008788 <_fflush_r>
 8008bac:	b9e0      	cbnz	r0, 8008be8 <__swbuf_r+0x74>
 8008bae:	68a3      	ldr	r3, [r4, #8]
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	60a3      	str	r3, [r4, #8]
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	1c5a      	adds	r2, r3, #1
 8008bb8:	6022      	str	r2, [r4, #0]
 8008bba:	701e      	strb	r6, [r3, #0]
 8008bbc:	6962      	ldr	r2, [r4, #20]
 8008bbe:	1c43      	adds	r3, r0, #1
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d004      	beq.n	8008bce <__swbuf_r+0x5a>
 8008bc4:	89a3      	ldrh	r3, [r4, #12]
 8008bc6:	07db      	lsls	r3, r3, #31
 8008bc8:	d506      	bpl.n	8008bd8 <__swbuf_r+0x64>
 8008bca:	2e0a      	cmp	r6, #10
 8008bcc:	d104      	bne.n	8008bd8 <__swbuf_r+0x64>
 8008bce:	4621      	mov	r1, r4
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	f7ff fdd9 	bl	8008788 <_fflush_r>
 8008bd6:	b938      	cbnz	r0, 8008be8 <__swbuf_r+0x74>
 8008bd8:	4638      	mov	r0, r7
 8008bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bdc:	4621      	mov	r1, r4
 8008bde:	4628      	mov	r0, r5
 8008be0:	f000 f806 	bl	8008bf0 <__swsetup_r>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d0d5      	beq.n	8008b94 <__swbuf_r+0x20>
 8008be8:	f04f 37ff 	mov.w	r7, #4294967295
 8008bec:	e7f4      	b.n	8008bd8 <__swbuf_r+0x64>
	...

08008bf0 <__swsetup_r>:
 8008bf0:	b538      	push	{r3, r4, r5, lr}
 8008bf2:	4b2a      	ldr	r3, [pc, #168]	; (8008c9c <__swsetup_r+0xac>)
 8008bf4:	4605      	mov	r5, r0
 8008bf6:	6818      	ldr	r0, [r3, #0]
 8008bf8:	460c      	mov	r4, r1
 8008bfa:	b118      	cbz	r0, 8008c04 <__swsetup_r+0x14>
 8008bfc:	6a03      	ldr	r3, [r0, #32]
 8008bfe:	b90b      	cbnz	r3, 8008c04 <__swsetup_r+0x14>
 8008c00:	f7fe f94a 	bl	8006e98 <__sinit>
 8008c04:	89a3      	ldrh	r3, [r4, #12]
 8008c06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c0a:	0718      	lsls	r0, r3, #28
 8008c0c:	d422      	bmi.n	8008c54 <__swsetup_r+0x64>
 8008c0e:	06d9      	lsls	r1, r3, #27
 8008c10:	d407      	bmi.n	8008c22 <__swsetup_r+0x32>
 8008c12:	2309      	movs	r3, #9
 8008c14:	602b      	str	r3, [r5, #0]
 8008c16:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c20:	e034      	b.n	8008c8c <__swsetup_r+0x9c>
 8008c22:	0758      	lsls	r0, r3, #29
 8008c24:	d512      	bpl.n	8008c4c <__swsetup_r+0x5c>
 8008c26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c28:	b141      	cbz	r1, 8008c3c <__swsetup_r+0x4c>
 8008c2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c2e:	4299      	cmp	r1, r3
 8008c30:	d002      	beq.n	8008c38 <__swsetup_r+0x48>
 8008c32:	4628      	mov	r0, r5
 8008c34:	f7ff f8a6 	bl	8007d84 <_free_r>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	6363      	str	r3, [r4, #52]	; 0x34
 8008c3c:	89a3      	ldrh	r3, [r4, #12]
 8008c3e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c42:	81a3      	strh	r3, [r4, #12]
 8008c44:	2300      	movs	r3, #0
 8008c46:	6063      	str	r3, [r4, #4]
 8008c48:	6923      	ldr	r3, [r4, #16]
 8008c4a:	6023      	str	r3, [r4, #0]
 8008c4c:	89a3      	ldrh	r3, [r4, #12]
 8008c4e:	f043 0308 	orr.w	r3, r3, #8
 8008c52:	81a3      	strh	r3, [r4, #12]
 8008c54:	6923      	ldr	r3, [r4, #16]
 8008c56:	b94b      	cbnz	r3, 8008c6c <__swsetup_r+0x7c>
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c62:	d003      	beq.n	8008c6c <__swsetup_r+0x7c>
 8008c64:	4621      	mov	r1, r4
 8008c66:	4628      	mov	r0, r5
 8008c68:	f000 f884 	bl	8008d74 <__smakebuf_r>
 8008c6c:	89a0      	ldrh	r0, [r4, #12]
 8008c6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c72:	f010 0301 	ands.w	r3, r0, #1
 8008c76:	d00a      	beq.n	8008c8e <__swsetup_r+0x9e>
 8008c78:	2300      	movs	r3, #0
 8008c7a:	60a3      	str	r3, [r4, #8]
 8008c7c:	6963      	ldr	r3, [r4, #20]
 8008c7e:	425b      	negs	r3, r3
 8008c80:	61a3      	str	r3, [r4, #24]
 8008c82:	6923      	ldr	r3, [r4, #16]
 8008c84:	b943      	cbnz	r3, 8008c98 <__swsetup_r+0xa8>
 8008c86:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c8a:	d1c4      	bne.n	8008c16 <__swsetup_r+0x26>
 8008c8c:	bd38      	pop	{r3, r4, r5, pc}
 8008c8e:	0781      	lsls	r1, r0, #30
 8008c90:	bf58      	it	pl
 8008c92:	6963      	ldrpl	r3, [r4, #20]
 8008c94:	60a3      	str	r3, [r4, #8]
 8008c96:	e7f4      	b.n	8008c82 <__swsetup_r+0x92>
 8008c98:	2000      	movs	r0, #0
 8008c9a:	e7f7      	b.n	8008c8c <__swsetup_r+0x9c>
 8008c9c:	20000070 	.word	0x20000070

08008ca0 <_raise_r>:
 8008ca0:	291f      	cmp	r1, #31
 8008ca2:	b538      	push	{r3, r4, r5, lr}
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	460d      	mov	r5, r1
 8008ca8:	d904      	bls.n	8008cb4 <_raise_r+0x14>
 8008caa:	2316      	movs	r3, #22
 8008cac:	6003      	str	r3, [r0, #0]
 8008cae:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb2:	bd38      	pop	{r3, r4, r5, pc}
 8008cb4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008cb6:	b112      	cbz	r2, 8008cbe <_raise_r+0x1e>
 8008cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cbc:	b94b      	cbnz	r3, 8008cd2 <_raise_r+0x32>
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	f000 f830 	bl	8008d24 <_getpid_r>
 8008cc4:	462a      	mov	r2, r5
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	4620      	mov	r0, r4
 8008cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cce:	f000 b817 	b.w	8008d00 <_kill_r>
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d00a      	beq.n	8008cec <_raise_r+0x4c>
 8008cd6:	1c59      	adds	r1, r3, #1
 8008cd8:	d103      	bne.n	8008ce2 <_raise_r+0x42>
 8008cda:	2316      	movs	r3, #22
 8008cdc:	6003      	str	r3, [r0, #0]
 8008cde:	2001      	movs	r0, #1
 8008ce0:	e7e7      	b.n	8008cb2 <_raise_r+0x12>
 8008ce2:	2400      	movs	r4, #0
 8008ce4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ce8:	4628      	mov	r0, r5
 8008cea:	4798      	blx	r3
 8008cec:	2000      	movs	r0, #0
 8008cee:	e7e0      	b.n	8008cb2 <_raise_r+0x12>

08008cf0 <raise>:
 8008cf0:	4b02      	ldr	r3, [pc, #8]	; (8008cfc <raise+0xc>)
 8008cf2:	4601      	mov	r1, r0
 8008cf4:	6818      	ldr	r0, [r3, #0]
 8008cf6:	f7ff bfd3 	b.w	8008ca0 <_raise_r>
 8008cfa:	bf00      	nop
 8008cfc:	20000070 	.word	0x20000070

08008d00 <_kill_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	4d07      	ldr	r5, [pc, #28]	; (8008d20 <_kill_r+0x20>)
 8008d04:	2300      	movs	r3, #0
 8008d06:	4604      	mov	r4, r0
 8008d08:	4608      	mov	r0, r1
 8008d0a:	4611      	mov	r1, r2
 8008d0c:	602b      	str	r3, [r5, #0]
 8008d0e:	f7f8 faf7 	bl	8001300 <_kill>
 8008d12:	1c43      	adds	r3, r0, #1
 8008d14:	d102      	bne.n	8008d1c <_kill_r+0x1c>
 8008d16:	682b      	ldr	r3, [r5, #0]
 8008d18:	b103      	cbz	r3, 8008d1c <_kill_r+0x1c>
 8008d1a:	6023      	str	r3, [r4, #0]
 8008d1c:	bd38      	pop	{r3, r4, r5, pc}
 8008d1e:	bf00      	nop
 8008d20:	20000480 	.word	0x20000480

08008d24 <_getpid_r>:
 8008d24:	f7f8 bae4 	b.w	80012f0 <_getpid>

08008d28 <__swhatbuf_r>:
 8008d28:	b570      	push	{r4, r5, r6, lr}
 8008d2a:	460c      	mov	r4, r1
 8008d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d30:	2900      	cmp	r1, #0
 8008d32:	b096      	sub	sp, #88	; 0x58
 8008d34:	4615      	mov	r5, r2
 8008d36:	461e      	mov	r6, r3
 8008d38:	da0d      	bge.n	8008d56 <__swhatbuf_r+0x2e>
 8008d3a:	89a3      	ldrh	r3, [r4, #12]
 8008d3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008d40:	f04f 0100 	mov.w	r1, #0
 8008d44:	bf0c      	ite	eq
 8008d46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008d4a:	2340      	movne	r3, #64	; 0x40
 8008d4c:	2000      	movs	r0, #0
 8008d4e:	6031      	str	r1, [r6, #0]
 8008d50:	602b      	str	r3, [r5, #0]
 8008d52:	b016      	add	sp, #88	; 0x58
 8008d54:	bd70      	pop	{r4, r5, r6, pc}
 8008d56:	466a      	mov	r2, sp
 8008d58:	f000 f848 	bl	8008dec <_fstat_r>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	dbec      	blt.n	8008d3a <__swhatbuf_r+0x12>
 8008d60:	9901      	ldr	r1, [sp, #4]
 8008d62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008d66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008d6a:	4259      	negs	r1, r3
 8008d6c:	4159      	adcs	r1, r3
 8008d6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d72:	e7eb      	b.n	8008d4c <__swhatbuf_r+0x24>

08008d74 <__smakebuf_r>:
 8008d74:	898b      	ldrh	r3, [r1, #12]
 8008d76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d78:	079d      	lsls	r5, r3, #30
 8008d7a:	4606      	mov	r6, r0
 8008d7c:	460c      	mov	r4, r1
 8008d7e:	d507      	bpl.n	8008d90 <__smakebuf_r+0x1c>
 8008d80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	6123      	str	r3, [r4, #16]
 8008d88:	2301      	movs	r3, #1
 8008d8a:	6163      	str	r3, [r4, #20]
 8008d8c:	b002      	add	sp, #8
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	ab01      	add	r3, sp, #4
 8008d92:	466a      	mov	r2, sp
 8008d94:	f7ff ffc8 	bl	8008d28 <__swhatbuf_r>
 8008d98:	9900      	ldr	r1, [sp, #0]
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	f7ff f865 	bl	8007e6c <_malloc_r>
 8008da2:	b948      	cbnz	r0, 8008db8 <__smakebuf_r+0x44>
 8008da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008da8:	059a      	lsls	r2, r3, #22
 8008daa:	d4ef      	bmi.n	8008d8c <__smakebuf_r+0x18>
 8008dac:	f023 0303 	bic.w	r3, r3, #3
 8008db0:	f043 0302 	orr.w	r3, r3, #2
 8008db4:	81a3      	strh	r3, [r4, #12]
 8008db6:	e7e3      	b.n	8008d80 <__smakebuf_r+0xc>
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	6020      	str	r0, [r4, #0]
 8008dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dc0:	81a3      	strh	r3, [r4, #12]
 8008dc2:	9b00      	ldr	r3, [sp, #0]
 8008dc4:	6163      	str	r3, [r4, #20]
 8008dc6:	9b01      	ldr	r3, [sp, #4]
 8008dc8:	6120      	str	r0, [r4, #16]
 8008dca:	b15b      	cbz	r3, 8008de4 <__smakebuf_r+0x70>
 8008dcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	f000 f81d 	bl	8008e10 <_isatty_r>
 8008dd6:	b128      	cbz	r0, 8008de4 <__smakebuf_r+0x70>
 8008dd8:	89a3      	ldrh	r3, [r4, #12]
 8008dda:	f023 0303 	bic.w	r3, r3, #3
 8008dde:	f043 0301 	orr.w	r3, r3, #1
 8008de2:	81a3      	strh	r3, [r4, #12]
 8008de4:	89a3      	ldrh	r3, [r4, #12]
 8008de6:	431d      	orrs	r5, r3
 8008de8:	81a5      	strh	r5, [r4, #12]
 8008dea:	e7cf      	b.n	8008d8c <__smakebuf_r+0x18>

08008dec <_fstat_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d07      	ldr	r5, [pc, #28]	; (8008e0c <_fstat_r+0x20>)
 8008df0:	2300      	movs	r3, #0
 8008df2:	4604      	mov	r4, r0
 8008df4:	4608      	mov	r0, r1
 8008df6:	4611      	mov	r1, r2
 8008df8:	602b      	str	r3, [r5, #0]
 8008dfa:	f7f8 fae0 	bl	80013be <_fstat>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	d102      	bne.n	8008e08 <_fstat_r+0x1c>
 8008e02:	682b      	ldr	r3, [r5, #0]
 8008e04:	b103      	cbz	r3, 8008e08 <_fstat_r+0x1c>
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	bd38      	pop	{r3, r4, r5, pc}
 8008e0a:	bf00      	nop
 8008e0c:	20000480 	.word	0x20000480

08008e10 <_isatty_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	4d06      	ldr	r5, [pc, #24]	; (8008e2c <_isatty_r+0x1c>)
 8008e14:	2300      	movs	r3, #0
 8008e16:	4604      	mov	r4, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	602b      	str	r3, [r5, #0]
 8008e1c:	f7f8 fadf 	bl	80013de <_isatty>
 8008e20:	1c43      	adds	r3, r0, #1
 8008e22:	d102      	bne.n	8008e2a <_isatty_r+0x1a>
 8008e24:	682b      	ldr	r3, [r5, #0]
 8008e26:	b103      	cbz	r3, 8008e2a <_isatty_r+0x1a>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	20000480 	.word	0x20000480

08008e30 <_init>:
 8008e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e32:	bf00      	nop
 8008e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e36:	bc08      	pop	{r3}
 8008e38:	469e      	mov	lr, r3
 8008e3a:	4770      	bx	lr

08008e3c <_fini>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	bf00      	nop
 8008e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e42:	bc08      	pop	{r3}
 8008e44:	469e      	mov	lr, r3
 8008e46:	4770      	bx	lr
