// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_HH_
#define _dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_104_16_1_1.h"
#include "myproject_mux_32_16_1_1.h"
#include "myproject_mul_mul_12s_16s_26_1_1.h"
#include "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_outidx.h"
#include "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_w7_V.h"

namespace ap_rtl {

struct dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;


    // Module declarations
    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s);

    ~dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s();

    sc_trace_file* mVcdFile;

    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_outidx* outidx_U;
    dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_w7_V* w7_V_U;
    myproject_mux_104_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,4,16>* myproject_mux_104_16_1_1_U4499;
    myproject_mux_32_16_1_1<1,1,16,16,16,2,16>* myproject_mux_32_16_1_1_U4500;
    myproject_mul_mul_12s_16s_26_1_1<1,1,12,16,26>* myproject_mul_mul_12s_16s_26_1_1_U4501;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln129_fu_660_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<2> > outidx_q0;
    sc_signal< sc_lv<5> > w7_V_address0;
    sc_signal< sc_logic > w7_V_ce0;
    sc_signal< sc_lv<12> > w7_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_170;
    sc_signal< sc_lv<5> > w_index18_reg_186;
    sc_signal< sc_lv<16> > data_0_V_read20_rewind_reg_200;
    sc_signal< sc_lv<16> > data_1_V_read21_rewind_reg_214;
    sc_signal< sc_lv<16> > data_2_V_read22_rewind_reg_228;
    sc_signal< sc_lv<16> > data_3_V_read23_rewind_reg_242;
    sc_signal< sc_lv<16> > data_4_V_read24_rewind_reg_256;
    sc_signal< sc_lv<16> > data_5_V_read25_rewind_reg_270;
    sc_signal< sc_lv<16> > data_6_V_read26_rewind_reg_284;
    sc_signal< sc_lv<16> > data_7_V_read27_rewind_reg_298;
    sc_signal< sc_lv<16> > data_8_V_read28_rewind_reg_312;
    sc_signal< sc_lv<16> > data_9_V_read29_rewind_reg_326;
    sc_signal< sc_lv<32> > in_index_0_i19_reg_340;
    sc_signal< sc_lv<16> > data_0_V_read20_phi_reg_354;
    sc_signal< sc_lv<16> > data_1_V_read21_phi_reg_366;
    sc_signal< sc_lv<16> > data_2_V_read22_phi_reg_378;
    sc_signal< sc_lv<16> > data_3_V_read23_phi_reg_390;
    sc_signal< sc_lv<16> > data_4_V_read24_phi_reg_402;
    sc_signal< sc_lv<16> > data_5_V_read25_phi_reg_414;
    sc_signal< sc_lv<16> > data_6_V_read26_phi_reg_426;
    sc_signal< sc_lv<16> > data_7_V_read27_phi_reg_438;
    sc_signal< sc_lv<16> > data_8_V_read28_phi_reg_450;
    sc_signal< sc_lv<16> > data_9_V_read29_phi_reg_462;
    sc_signal< sc_lv<16> > res_0_V_write_assign17_reg_474;
    sc_signal< sc_lv<16> > res_1_V_write_assign15_reg_488;
    sc_signal< sc_lv<16> > res_2_V_write_assign13_reg_502;
    sc_signal< sc_lv<16> > acc_0_V_011_reg_516;
    sc_signal< sc_lv<16> > acc_1_V_010_reg_530;
    sc_signal< sc_lv<16> > acc_2_V_09_reg_544;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_174_p6;
    sc_signal< sc_lv<5> > w_index_fu_654_p2;
    sc_signal< sc_lv<5> > w_index_reg_844;
    sc_signal< sc_lv<1> > icmp_ln129_reg_849;
    sc_signal< sc_lv<1> > icmp_ln129_reg_849_pp0_iter1_reg;
    sc_signal< sc_lv<2> > out_index_reg_853;
    sc_signal< sc_lv<16> > trunc_ln4_reg_858;
    sc_signal< sc_lv<32> > select_ln148_fu_725_p3;
    sc_signal< sc_lv<32> > select_ln148_reg_863;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_w_index18_phi_fu_190_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i19_phi_fu_344_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
    sc_signal< sc_lv<16> > ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
    sc_signal< sc_lv<16> > ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
    sc_signal< sc_lv<16> > ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
    sc_signal< sc_lv<16> > ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
    sc_signal< sc_lv<16> > ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
    sc_signal< sc_lv<16> > ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
    sc_signal< sc_lv<16> > ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
    sc_signal< sc_lv<16> > ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
    sc_signal< sc_lv<16> > ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_0_V_1_phi_fu_592_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_1_V_1_phi_fu_577_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_2_V_1_phi_fu_562_p6;
    sc_signal< sc_lv<16> > acc_0_V_fu_744_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633;
    sc_signal< sc_lv<64> > zext_ln133_fu_648_p1;
    sc_signal< sc_lv<4> > tmp_8_fu_670_p11;
    sc_signal< sc_lv<16> > tmp_8_fu_670_p12;
    sc_signal< sc_lv<26> > r_V_fu_777_p2;
    sc_signal< sc_lv<32> > in_index_fu_713_p2;
    sc_signal< sc_lv<1> > icmp_ln148_fu_719_p2;
    sc_signal< sc_lv<16> > tmp_9_fu_733_p5;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_201;
    sc_signal< bool > ap_condition_43;
    sc_signal< bool > ap_condition_185;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_E;
    static const sc_lv<16> ap_const_lv16_22;
    static const sc_lv<16> ap_const_lv16_FFEE;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_744_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_185();
    void thread_ap_condition_201();
    void thread_ap_condition_43();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_acc_0_V_1_phi_fu_592_p6();
    void thread_ap_phi_mux_acc_1_V_1_phi_fu_577_p6();
    void thread_ap_phi_mux_acc_2_V_1_phi_fu_562_p6();
    void thread_ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6();
    void thread_ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6();
    void thread_ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6();
    void thread_ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4();
    void thread_ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6();
    void thread_ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4();
    void thread_ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6();
    void thread_ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4();
    void thread_ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6();
    void thread_ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4();
    void thread_ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6();
    void thread_ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4();
    void thread_ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6();
    void thread_ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4();
    void thread_ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6();
    void thread_ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4();
    void thread_ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6();
    void thread_ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4();
    void thread_ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6();
    void thread_ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4();
    void thread_ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6();
    void thread_ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4();
    void thread_ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6();
    void thread_ap_phi_mux_do_init_phi_fu_174_p6();
    void thread_ap_phi_mux_in_index_0_i19_phi_fu_344_p6();
    void thread_ap_phi_mux_w_index18_phi_fu_190_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462();
    void thread_ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588();
    void thread_ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573();
    void thread_ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558();
    void thread_ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633();
    void thread_ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618();
    void thread_ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_icmp_ln129_fu_660_p2();
    void thread_icmp_ln148_fu_719_p2();
    void thread_in_index_fu_713_p2();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_select_ln148_fu_725_p3();
    void thread_tmp_8_fu_670_p11();
    void thread_w7_V_address0();
    void thread_w7_V_ce0();
    void thread_w_index_fu_654_p2();
    void thread_zext_ln133_fu_648_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
