
Timers1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003702  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00003702  00003796  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000f  00800080  00800080  000037b6  2**0
                  ALLOC
  3 .stab         00003948  00000000  00000000  000037b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001541  00000000  00000000  00007100  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00008641  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000087a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00008930  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000a975  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000ba76  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000c9f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000cb78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000ce3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d6c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 92 12 	jmp	0x2524	; 0x2524 <__vector_10>
      2c:	0c 94 46 12 	jmp	0x248c	; 0x248c <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 be 1a 	jmp	0x357c	; 0x357c <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e0       	ldi	r30, 0x02	; 2
      68:	f7 e3       	ldi	r31, 0x37	; 55
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 38       	cpi	r26, 0x8F	; 143
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 4f 06 	call	0xc9e	; 0xc9e <main>
      8a:	0c 94 7f 1b 	jmp	0x36fe	; 0x36fe <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 48 1b 	jmp	0x3690	; 0x3690 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 64 1b 	jmp	0x36c8	; 0x36c8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 54 1b 	jmp	0x36a8	; 0x36a8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 54 1b 	jmp	0x36a8	; 0x36a8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 48 1b 	jmp	0x3690	; 0x3690 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 64 1b 	jmp	0x36c8	; 0x36c8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 50 1b 	jmp	0x36a0	; 0x36a0 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 6c 1b 	jmp	0x36d8	; 0x36d8 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 54 1b 	jmp	0x36a8	; 0x36a8 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 54 1b 	jmp	0x36a8	; 0x36a8 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 54 1b 	jmp	0x36a8	; 0x36a8 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 70 1b 	jmp	0x36e0	; 0x36e0 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 58 1b 	jmp	0x36b0	; 0x36b0 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 74 1b 	jmp	0x36e8	; 0x36e8 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <main>:
#include <util/delay.h>
#include "../2-HAL/1-LCD/LCD_interface.h"
/***************************************************************************/

int main()
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
    DIO_voidInit();
     ca6:	0e 94 22 15 	call	0x2a44	; 0x2a44 <DIO_voidInit>
    Timers_voidTimer1Init();
     caa:	0e 94 8b 11 	call	0x2316	; 0x2316 <Timers_voidTimer1Init>
    /* Supper Loop */
    while (1)
    {
        Timers_voidSetServoAngle(45); // other stuff
     cae:	8d e2       	ldi	r24, 0x2D	; 45
     cb0:	0e 94 dd 11 	call	0x23ba	; 0x23ba <Timers_voidSetServoAngle>
     cb4:	fc cf       	rjmp	.-8      	; 0xcae <main+0x10>

00000cb6 <StepperMotor_move>:
#include "stepper_private.h"
/***************************************************************************/

// Function to control the stepper motor movement
void StepperMotor_move(u8 direction, u16 angle)
{
     cb6:	df 93       	push	r29
     cb8:	cf 93       	push	r28
     cba:	cd b7       	in	r28, 0x3d	; 61
     cbc:	de b7       	in	r29, 0x3e	; 62
     cbe:	a5 97       	sbiw	r28, 0x25	; 37
     cc0:	0f b6       	in	r0, 0x3f	; 63
     cc2:	f8 94       	cli
     cc4:	de bf       	out	0x3e, r29	; 62
     cc6:	0f be       	out	0x3f, r0	; 63
     cc8:	cd bf       	out	0x3d, r28	; 61
     cca:	8b a3       	std	Y+35, r24	; 0x23
     ccc:	7d a3       	std	Y+37, r23	; 0x25
     cce:	6c a3       	std	Y+36, r22	; 0x24
    // Set direction pins as OUTPUT
    DIO_voidSetPinDirection(stepper_motor_port, stepper_motor_blue, DIO_u8_OUTPUT);
     cd0:	83 e0       	ldi	r24, 0x03	; 3
     cd2:	64 e0       	ldi	r22, 0x04	; 4
     cd4:	41 e0       	ldi	r20, 0x01	; 1
     cd6:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(stepper_motor_port, stepper_motor_pink, DIO_u8_OUTPUT);
     cda:	83 e0       	ldi	r24, 0x03	; 3
     cdc:	65 e0       	ldi	r22, 0x05	; 5
     cde:	41 e0       	ldi	r20, 0x01	; 1
     ce0:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(stepper_motor_port, stepper_motor_yellow, DIO_u8_OUTPUT);
     ce4:	83 e0       	ldi	r24, 0x03	; 3
     ce6:	66 e0       	ldi	r22, 0x06	; 6
     ce8:	41 e0       	ldi	r20, 0x01	; 1
     cea:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(stepper_motor_port, stepper_motor_orange, DIO_u8_OUTPUT);
     cee:	83 e0       	ldi	r24, 0x03	; 3
     cf0:	67 e0       	ldi	r22, 0x07	; 7
     cf2:	41 e0       	ldi	r20, 0x01	; 1
     cf4:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>

    // Calculate the number of steps based on the motor's step angle and microstepping settings
    u16 steps = ((angle * STEPS_PER_REVOLUTION) / 360) / 4;
     cf8:	8c a1       	ldd	r24, Y+36	; 0x24
     cfa:	9d a1       	ldd	r25, Y+37	; 0x25
     cfc:	98 2f       	mov	r25, r24
     cfe:	88 27       	eor	r24, r24
     d00:	99 0f       	add	r25, r25
     d02:	99 0f       	add	r25, r25
     d04:	99 0f       	add	r25, r25
     d06:	20 ea       	ldi	r18, 0xA0	; 160
     d08:	35 e0       	ldi	r19, 0x05	; 5
     d0a:	b9 01       	movw	r22, r18
     d0c:	0e 94 ff 1a 	call	0x35fe	; 0x35fe <__udivmodhi4>
     d10:	cb 01       	movw	r24, r22
     d12:	9a a3       	std	Y+34, r25	; 0x22
     d14:	89 a3       	std	Y+33, r24	; 0x21

    if (direction == CW)
     d16:	8b a1       	ldd	r24, Y+35	; 0x23
     d18:	88 23       	and	r24, r24
     d1a:	09 f0       	breq	.+2      	; 0xd1e <StepperMotor_move+0x68>
     d1c:	d3 c0       	rjmp	.+422    	; 0xec4 <StepperMotor_move+0x20e>
    {
        for (u16 i = 0; i < steps; i++)
     d1e:	18 a2       	std	Y+32, r1	; 0x20
     d20:	1f 8e       	std	Y+31, r1	; 0x1f
     d22:	c7 c0       	rjmp	.+398    	; 0xeb2 <StepperMotor_move+0x1fc>
        {
            // Define the step sequence for clockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_HIGH);
     d24:	83 e0       	ldi	r24, 0x03	; 3
     d26:	64 e0       	ldi	r22, 0x04	; 4
     d28:	41 e0       	ldi	r20, 0x01	; 1
     d2a:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     d2e:	83 e0       	ldi	r24, 0x03	; 3
     d30:	65 e0       	ldi	r22, 0x05	; 5
     d32:	40 e0       	ldi	r20, 0x00	; 0
     d34:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     d38:	83 e0       	ldi	r24, 0x03	; 3
     d3a:	66 e0       	ldi	r22, 0x06	; 6
     d3c:	40 e0       	ldi	r20, 0x00	; 0
     d3e:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     d42:	83 e0       	ldi	r24, 0x03	; 3
     d44:	67 e0       	ldi	r22, 0x07	; 7
     d46:	40 e0       	ldi	r20, 0x00	; 0
     d48:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for clockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     d4c:	83 e0       	ldi	r24, 0x03	; 3
     d4e:	64 e0       	ldi	r22, 0x04	; 4
     d50:	40 e0       	ldi	r20, 0x00	; 0
     d52:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_HIGH);
     d56:	83 e0       	ldi	r24, 0x03	; 3
     d58:	65 e0       	ldi	r22, 0x05	; 5
     d5a:	41 e0       	ldi	r20, 0x01	; 1
     d5c:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     d60:	83 e0       	ldi	r24, 0x03	; 3
     d62:	66 e0       	ldi	r22, 0x06	; 6
     d64:	40 e0       	ldi	r20, 0x00	; 0
     d66:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     d6a:	83 e0       	ldi	r24, 0x03	; 3
     d6c:	67 e0       	ldi	r22, 0x07	; 7
     d6e:	40 e0       	ldi	r20, 0x00	; 0
     d70:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for clockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     d74:	83 e0       	ldi	r24, 0x03	; 3
     d76:	64 e0       	ldi	r22, 0x04	; 4
     d78:	40 e0       	ldi	r20, 0x00	; 0
     d7a:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     d7e:	83 e0       	ldi	r24, 0x03	; 3
     d80:	65 e0       	ldi	r22, 0x05	; 5
     d82:	40 e0       	ldi	r20, 0x00	; 0
     d84:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_HIGH);
     d88:	83 e0       	ldi	r24, 0x03	; 3
     d8a:	66 e0       	ldi	r22, 0x06	; 6
     d8c:	41 e0       	ldi	r20, 0x01	; 1
     d8e:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     d92:	83 e0       	ldi	r24, 0x03	; 3
     d94:	67 e0       	ldi	r22, 0x07	; 7
     d96:	40 e0       	ldi	r20, 0x00	; 0
     d98:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for clockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     d9c:	83 e0       	ldi	r24, 0x03	; 3
     d9e:	64 e0       	ldi	r22, 0x04	; 4
     da0:	40 e0       	ldi	r20, 0x00	; 0
     da2:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     da6:	83 e0       	ldi	r24, 0x03	; 3
     da8:	65 e0       	ldi	r22, 0x05	; 5
     daa:	40 e0       	ldi	r20, 0x00	; 0
     dac:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     db0:	83 e0       	ldi	r24, 0x03	; 3
     db2:	66 e0       	ldi	r22, 0x06	; 6
     db4:	40 e0       	ldi	r20, 0x00	; 0
     db6:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_HIGH);
     dba:	83 e0       	ldi	r24, 0x03	; 3
     dbc:	67 e0       	ldi	r22, 0x07	; 7
     dbe:	41 e0       	ldi	r20, 0x01	; 1
     dc0:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	a0 e2       	ldi	r26, 0x20	; 32
     dca:	b1 e4       	ldi	r27, 0x41	; 65
     dcc:	89 8f       	std	Y+25, r24	; 0x19
     dce:	9a 8f       	std	Y+26, r25	; 0x1a
     dd0:	ab 8f       	std	Y+27, r26	; 0x1b
     dd2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dd4:	69 8d       	ldd	r22, Y+25	; 0x19
     dd6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     dd8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     dda:	9c 8d       	ldd	r25, Y+28	; 0x1c
     ddc:	20 e0       	ldi	r18, 0x00	; 0
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	4a ef       	ldi	r20, 0xFA	; 250
     de2:	54 e4       	ldi	r21, 0x44	; 68
     de4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     de8:	dc 01       	movw	r26, r24
     dea:	cb 01       	movw	r24, r22
     dec:	8d 8b       	std	Y+21, r24	; 0x15
     dee:	9e 8b       	std	Y+22, r25	; 0x16
     df0:	af 8b       	std	Y+23, r26	; 0x17
     df2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     df4:	6d 89       	ldd	r22, Y+21	; 0x15
     df6:	7e 89       	ldd	r23, Y+22	; 0x16
     df8:	8f 89       	ldd	r24, Y+23	; 0x17
     dfa:	98 8d       	ldd	r25, Y+24	; 0x18
     dfc:	20 e0       	ldi	r18, 0x00	; 0
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	40 e8       	ldi	r20, 0x80	; 128
     e02:	5f e3       	ldi	r21, 0x3F	; 63
     e04:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     e08:	88 23       	and	r24, r24
     e0a:	2c f4       	brge	.+10     	; 0xe16 <StepperMotor_move+0x160>
		__ticks = 1;
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	9c 8b       	std	Y+20, r25	; 0x14
     e12:	8b 8b       	std	Y+19, r24	; 0x13
     e14:	3f c0       	rjmp	.+126    	; 0xe94 <StepperMotor_move+0x1de>
	else if (__tmp > 65535)
     e16:	6d 89       	ldd	r22, Y+21	; 0x15
     e18:	7e 89       	ldd	r23, Y+22	; 0x16
     e1a:	8f 89       	ldd	r24, Y+23	; 0x17
     e1c:	98 8d       	ldd	r25, Y+24	; 0x18
     e1e:	20 e0       	ldi	r18, 0x00	; 0
     e20:	3f ef       	ldi	r19, 0xFF	; 255
     e22:	4f e7       	ldi	r20, 0x7F	; 127
     e24:	57 e4       	ldi	r21, 0x47	; 71
     e26:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     e2a:	18 16       	cp	r1, r24
     e2c:	4c f5       	brge	.+82     	; 0xe80 <StepperMotor_move+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e2e:	69 8d       	ldd	r22, Y+25	; 0x19
     e30:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e32:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e34:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e36:	20 e0       	ldi	r18, 0x00	; 0
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	40 e2       	ldi	r20, 0x20	; 32
     e3c:	51 e4       	ldi	r21, 0x41	; 65
     e3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e42:	dc 01       	movw	r26, r24
     e44:	cb 01       	movw	r24, r22
     e46:	bc 01       	movw	r22, r24
     e48:	cd 01       	movw	r24, r26
     e4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e4e:	dc 01       	movw	r26, r24
     e50:	cb 01       	movw	r24, r22
     e52:	9c 8b       	std	Y+20, r25	; 0x14
     e54:	8b 8b       	std	Y+19, r24	; 0x13
     e56:	0f c0       	rjmp	.+30     	; 0xe76 <StepperMotor_move+0x1c0>
     e58:	88 ec       	ldi	r24, 0xC8	; 200
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	9a 8b       	std	Y+18, r25	; 0x12
     e5e:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e60:	89 89       	ldd	r24, Y+17	; 0x11
     e62:	9a 89       	ldd	r25, Y+18	; 0x12
     e64:	01 97       	sbiw	r24, 0x01	; 1
     e66:	f1 f7       	brne	.-4      	; 0xe64 <StepperMotor_move+0x1ae>
     e68:	9a 8b       	std	Y+18, r25	; 0x12
     e6a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e6c:	8b 89       	ldd	r24, Y+19	; 0x13
     e6e:	9c 89       	ldd	r25, Y+20	; 0x14
     e70:	01 97       	sbiw	r24, 0x01	; 1
     e72:	9c 8b       	std	Y+20, r25	; 0x14
     e74:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e76:	8b 89       	ldd	r24, Y+19	; 0x13
     e78:	9c 89       	ldd	r25, Y+20	; 0x14
     e7a:	00 97       	sbiw	r24, 0x00	; 0
     e7c:	69 f7       	brne	.-38     	; 0xe58 <StepperMotor_move+0x1a2>
     e7e:	14 c0       	rjmp	.+40     	; 0xea8 <StepperMotor_move+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e80:	6d 89       	ldd	r22, Y+21	; 0x15
     e82:	7e 89       	ldd	r23, Y+22	; 0x16
     e84:	8f 89       	ldd	r24, Y+23	; 0x17
     e86:	98 8d       	ldd	r25, Y+24	; 0x18
     e88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e8c:	dc 01       	movw	r26, r24
     e8e:	cb 01       	movw	r24, r22
     e90:	9c 8b       	std	Y+20, r25	; 0x14
     e92:	8b 8b       	std	Y+19, r24	; 0x13
     e94:	8b 89       	ldd	r24, Y+19	; 0x13
     e96:	9c 89       	ldd	r25, Y+20	; 0x14
     e98:	98 8b       	std	Y+16, r25	; 0x10
     e9a:	8f 87       	std	Y+15, r24	; 0x0f
     e9c:	8f 85       	ldd	r24, Y+15	; 0x0f
     e9e:	98 89       	ldd	r25, Y+16	; 0x10
     ea0:	01 97       	sbiw	r24, 0x01	; 1
     ea2:	f1 f7       	brne	.-4      	; 0xea0 <StepperMotor_move+0x1ea>
     ea4:	98 8b       	std	Y+16, r25	; 0x10
     ea6:	8f 87       	std	Y+15, r24	; 0x0f
    // Calculate the number of steps based on the motor's step angle and microstepping settings
    u16 steps = ((angle * STEPS_PER_REVOLUTION) / 360) / 4;

    if (direction == CW)
    {
        for (u16 i = 0; i < steps; i++)
     ea8:	8f 8d       	ldd	r24, Y+31	; 0x1f
     eaa:	98 a1       	ldd	r25, Y+32	; 0x20
     eac:	01 96       	adiw	r24, 0x01	; 1
     eae:	98 a3       	std	Y+32, r25	; 0x20
     eb0:	8f 8f       	std	Y+31, r24	; 0x1f
     eb2:	2f 8d       	ldd	r18, Y+31	; 0x1f
     eb4:	38 a1       	ldd	r19, Y+32	; 0x20
     eb6:	89 a1       	ldd	r24, Y+33	; 0x21
     eb8:	9a a1       	ldd	r25, Y+34	; 0x22
     eba:	28 17       	cp	r18, r24
     ebc:	39 07       	cpc	r19, r25
     ebe:	08 f4       	brcc	.+2      	; 0xec2 <StepperMotor_move+0x20c>
     ec0:	31 cf       	rjmp	.-414    	; 0xd24 <StepperMotor_move+0x6e>
     ec2:	d6 c0       	rjmp	.+428    	; 0x1070 <StepperMotor_move+0x3ba>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_HIGH);

            _delay_ms(StepperDelay); // Add a delay to control the motor speed
        }
    }
    else if (direction == CCW)
     ec4:	8b a1       	ldd	r24, Y+35	; 0x23
     ec6:	81 30       	cpi	r24, 0x01	; 1
     ec8:	09 f0       	breq	.+2      	; 0xecc <StepperMotor_move+0x216>
     eca:	d2 c0       	rjmp	.+420    	; 0x1070 <StepperMotor_move+0x3ba>
    {
        for (u16 i = 0; i < steps; i++)
     ecc:	1e 8e       	std	Y+30, r1	; 0x1e
     ece:	1d 8e       	std	Y+29, r1	; 0x1d
     ed0:	c7 c0       	rjmp	.+398    	; 0x1060 <StepperMotor_move+0x3aa>
        {
            // Define the step sequence for counterclockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     ed2:	83 e0       	ldi	r24, 0x03	; 3
     ed4:	64 e0       	ldi	r22, 0x04	; 4
     ed6:	40 e0       	ldi	r20, 0x00	; 0
     ed8:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     edc:	83 e0       	ldi	r24, 0x03	; 3
     ede:	65 e0       	ldi	r22, 0x05	; 5
     ee0:	40 e0       	ldi	r20, 0x00	; 0
     ee2:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     ee6:	83 e0       	ldi	r24, 0x03	; 3
     ee8:	66 e0       	ldi	r22, 0x06	; 6
     eea:	40 e0       	ldi	r20, 0x00	; 0
     eec:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_HIGH);
     ef0:	83 e0       	ldi	r24, 0x03	; 3
     ef2:	67 e0       	ldi	r22, 0x07	; 7
     ef4:	41 e0       	ldi	r20, 0x01	; 1
     ef6:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for counterclockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     efa:	83 e0       	ldi	r24, 0x03	; 3
     efc:	64 e0       	ldi	r22, 0x04	; 4
     efe:	40 e0       	ldi	r20, 0x00	; 0
     f00:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     f04:	83 e0       	ldi	r24, 0x03	; 3
     f06:	65 e0       	ldi	r22, 0x05	; 5
     f08:	40 e0       	ldi	r20, 0x00	; 0
     f0a:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_HIGH);
     f0e:	83 e0       	ldi	r24, 0x03	; 3
     f10:	66 e0       	ldi	r22, 0x06	; 6
     f12:	41 e0       	ldi	r20, 0x01	; 1
     f14:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     f18:	83 e0       	ldi	r24, 0x03	; 3
     f1a:	67 e0       	ldi	r22, 0x07	; 7
     f1c:	40 e0       	ldi	r20, 0x00	; 0
     f1e:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for counterclockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_LOW);
     f22:	83 e0       	ldi	r24, 0x03	; 3
     f24:	64 e0       	ldi	r22, 0x04	; 4
     f26:	40 e0       	ldi	r20, 0x00	; 0
     f28:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_HIGH);
     f2c:	83 e0       	ldi	r24, 0x03	; 3
     f2e:	65 e0       	ldi	r22, 0x05	; 5
     f30:	41 e0       	ldi	r20, 0x01	; 1
     f32:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     f36:	83 e0       	ldi	r24, 0x03	; 3
     f38:	66 e0       	ldi	r22, 0x06	; 6
     f3a:	40 e0       	ldi	r20, 0x00	; 0
     f3c:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     f40:	83 e0       	ldi	r24, 0x03	; 3
     f42:	67 e0       	ldi	r22, 0x07	; 7
     f44:	40 e0       	ldi	r20, 0x00	; 0
     f46:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            // Define the step sequence for counterclockwise rotation
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_blue, DIO_u8_HIGH);
     f4a:	83 e0       	ldi	r24, 0x03	; 3
     f4c:	64 e0       	ldi	r22, 0x04	; 4
     f4e:	41 e0       	ldi	r20, 0x01	; 1
     f50:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_pink, DIO_u8_LOW);
     f54:	83 e0       	ldi	r24, 0x03	; 3
     f56:	65 e0       	ldi	r22, 0x05	; 5
     f58:	40 e0       	ldi	r20, 0x00	; 0
     f5a:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_yellow, DIO_u8_LOW);
     f5e:	83 e0       	ldi	r24, 0x03	; 3
     f60:	66 e0       	ldi	r22, 0x06	; 6
     f62:	40 e0       	ldi	r20, 0x00	; 0
     f64:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);
     f68:	83 e0       	ldi	r24, 0x03	; 3
     f6a:	67 e0       	ldi	r22, 0x07	; 7
     f6c:	40 e0       	ldi	r20, 0x00	; 0
     f6e:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	a0 e2       	ldi	r26, 0x20	; 32
     f78:	b1 e4       	ldi	r27, 0x41	; 65
     f7a:	8b 87       	std	Y+11, r24	; 0x0b
     f7c:	9c 87       	std	Y+12, r25	; 0x0c
     f7e:	ad 87       	std	Y+13, r26	; 0x0d
     f80:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f82:	6b 85       	ldd	r22, Y+11	; 0x0b
     f84:	7c 85       	ldd	r23, Y+12	; 0x0c
     f86:	8d 85       	ldd	r24, Y+13	; 0x0d
     f88:	9e 85       	ldd	r25, Y+14	; 0x0e
     f8a:	20 e0       	ldi	r18, 0x00	; 0
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	4a ef       	ldi	r20, 0xFA	; 250
     f90:	54 e4       	ldi	r21, 0x44	; 68
     f92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f96:	dc 01       	movw	r26, r24
     f98:	cb 01       	movw	r24, r22
     f9a:	8f 83       	std	Y+7, r24	; 0x07
     f9c:	98 87       	std	Y+8, r25	; 0x08
     f9e:	a9 87       	std	Y+9, r26	; 0x09
     fa0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     fa2:	6f 81       	ldd	r22, Y+7	; 0x07
     fa4:	78 85       	ldd	r23, Y+8	; 0x08
     fa6:	89 85       	ldd	r24, Y+9	; 0x09
     fa8:	9a 85       	ldd	r25, Y+10	; 0x0a
     faa:	20 e0       	ldi	r18, 0x00	; 0
     fac:	30 e0       	ldi	r19, 0x00	; 0
     fae:	40 e8       	ldi	r20, 0x80	; 128
     fb0:	5f e3       	ldi	r21, 0x3F	; 63
     fb2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     fb6:	88 23       	and	r24, r24
     fb8:	2c f4       	brge	.+10     	; 0xfc4 <StepperMotor_move+0x30e>
		__ticks = 1;
     fba:	81 e0       	ldi	r24, 0x01	; 1
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	9e 83       	std	Y+6, r25	; 0x06
     fc0:	8d 83       	std	Y+5, r24	; 0x05
     fc2:	3f c0       	rjmp	.+126    	; 0x1042 <StepperMotor_move+0x38c>
	else if (__tmp > 65535)
     fc4:	6f 81       	ldd	r22, Y+7	; 0x07
     fc6:	78 85       	ldd	r23, Y+8	; 0x08
     fc8:	89 85       	ldd	r24, Y+9	; 0x09
     fca:	9a 85       	ldd	r25, Y+10	; 0x0a
     fcc:	20 e0       	ldi	r18, 0x00	; 0
     fce:	3f ef       	ldi	r19, 0xFF	; 255
     fd0:	4f e7       	ldi	r20, 0x7F	; 127
     fd2:	57 e4       	ldi	r21, 0x47	; 71
     fd4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     fd8:	18 16       	cp	r1, r24
     fda:	4c f5       	brge	.+82     	; 0x102e <StepperMotor_move+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fdc:	6b 85       	ldd	r22, Y+11	; 0x0b
     fde:	7c 85       	ldd	r23, Y+12	; 0x0c
     fe0:	8d 85       	ldd	r24, Y+13	; 0x0d
     fe2:	9e 85       	ldd	r25, Y+14	; 0x0e
     fe4:	20 e0       	ldi	r18, 0x00	; 0
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	40 e2       	ldi	r20, 0x20	; 32
     fea:	51 e4       	ldi	r21, 0x41	; 65
     fec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ff0:	dc 01       	movw	r26, r24
     ff2:	cb 01       	movw	r24, r22
     ff4:	bc 01       	movw	r22, r24
     ff6:	cd 01       	movw	r24, r26
     ff8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ffc:	dc 01       	movw	r26, r24
     ffe:	cb 01       	movw	r24, r22
    1000:	9e 83       	std	Y+6, r25	; 0x06
    1002:	8d 83       	std	Y+5, r24	; 0x05
    1004:	0f c0       	rjmp	.+30     	; 0x1024 <StepperMotor_move+0x36e>
    1006:	88 ec       	ldi	r24, 0xC8	; 200
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	9c 83       	std	Y+4, r25	; 0x04
    100c:	8b 83       	std	Y+3, r24	; 0x03
    100e:	8b 81       	ldd	r24, Y+3	; 0x03
    1010:	9c 81       	ldd	r25, Y+4	; 0x04
    1012:	01 97       	sbiw	r24, 0x01	; 1
    1014:	f1 f7       	brne	.-4      	; 0x1012 <StepperMotor_move+0x35c>
    1016:	9c 83       	std	Y+4, r25	; 0x04
    1018:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    101a:	8d 81       	ldd	r24, Y+5	; 0x05
    101c:	9e 81       	ldd	r25, Y+6	; 0x06
    101e:	01 97       	sbiw	r24, 0x01	; 1
    1020:	9e 83       	std	Y+6, r25	; 0x06
    1022:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1024:	8d 81       	ldd	r24, Y+5	; 0x05
    1026:	9e 81       	ldd	r25, Y+6	; 0x06
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	69 f7       	brne	.-38     	; 0x1006 <StepperMotor_move+0x350>
    102c:	14 c0       	rjmp	.+40     	; 0x1056 <StepperMotor_move+0x3a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    102e:	6f 81       	ldd	r22, Y+7	; 0x07
    1030:	78 85       	ldd	r23, Y+8	; 0x08
    1032:	89 85       	ldd	r24, Y+9	; 0x09
    1034:	9a 85       	ldd	r25, Y+10	; 0x0a
    1036:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    103a:	dc 01       	movw	r26, r24
    103c:	cb 01       	movw	r24, r22
    103e:	9e 83       	std	Y+6, r25	; 0x06
    1040:	8d 83       	std	Y+5, r24	; 0x05
    1042:	8d 81       	ldd	r24, Y+5	; 0x05
    1044:	9e 81       	ldd	r25, Y+6	; 0x06
    1046:	9a 83       	std	Y+2, r25	; 0x02
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	89 81       	ldd	r24, Y+1	; 0x01
    104c:	9a 81       	ldd	r25, Y+2	; 0x02
    104e:	01 97       	sbiw	r24, 0x01	; 1
    1050:	f1 f7       	brne	.-4      	; 0x104e <StepperMotor_move+0x398>
    1052:	9a 83       	std	Y+2, r25	; 0x02
    1054:	89 83       	std	Y+1, r24	; 0x01
            _delay_ms(StepperDelay); // Add a delay to control the motor speed
        }
    }
    else if (direction == CCW)
    {
        for (u16 i = 0; i < steps; i++)
    1056:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1058:	9e 8d       	ldd	r25, Y+30	; 0x1e
    105a:	01 96       	adiw	r24, 0x01	; 1
    105c:	9e 8f       	std	Y+30, r25	; 0x1e
    105e:	8d 8f       	std	Y+29, r24	; 0x1d
    1060:	2d 8d       	ldd	r18, Y+29	; 0x1d
    1062:	3e 8d       	ldd	r19, Y+30	; 0x1e
    1064:	89 a1       	ldd	r24, Y+33	; 0x21
    1066:	9a a1       	ldd	r25, Y+34	; 0x22
    1068:	28 17       	cp	r18, r24
    106a:	39 07       	cpc	r19, r25
    106c:	08 f4       	brcc	.+2      	; 0x1070 <StepperMotor_move+0x3ba>
    106e:	31 cf       	rjmp	.-414    	; 0xed2 <StepperMotor_move+0x21c>
            DIO_voidSetPinValue(stepper_motor_port, stepper_motor_orange, DIO_u8_LOW);

            _delay_ms(StepperDelay); // Add a delay to control the motor speed
        }
    }
}
    1070:	a5 96       	adiw	r28, 0x25	; 37
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	f8 94       	cli
    1076:	de bf       	out	0x3e, r29	; 62
    1078:	0f be       	out	0x3f, r0	; 63
    107a:	cd bf       	out	0x3d, r28	; 61
    107c:	cf 91       	pop	r28
    107e:	df 91       	pop	r29
    1080:	08 95       	ret

00001082 <motor_rotate_cw>:
#include "Motor_interface.h"
#include "Motor_config.h"
#include "Motor_private.h"
/***************************************************************************/
void motor_rotate_cw()
{
    1082:	df 93       	push	r29
    1084:	cf 93       	push	r28
    1086:	cd b7       	in	r28, 0x3d	; 61
    1088:	de b7       	in	r29, 0x3e	; 62
    // Set the directions
    DIO_voidSetPinDirection(motor_port, motor_u8_pin1, DIO_u8_OUTPUT);
    108a:	82 e0       	ldi	r24, 0x02	; 2
    108c:	63 e0       	ldi	r22, 0x03	; 3
    108e:	41 e0       	ldi	r20, 0x01	; 1
    1090:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(motor_port, motor_u8_pin2, DIO_u8_OUTPUT);
    1094:	82 e0       	ldi	r24, 0x02	; 2
    1096:	64 e0       	ldi	r22, 0x04	; 4
    1098:	41 e0       	ldi	r20, 0x01	; 1
    109a:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>

    // Set one pin high and the other low to rotate the motor clockwise (CW)
    DIO_voidSetPinValue(motor_port, motor_u8_pin1, DIO_u8_HIGH);
    109e:	82 e0       	ldi	r24, 0x02	; 2
    10a0:	63 e0       	ldi	r22, 0x03	; 3
    10a2:	41 e0       	ldi	r20, 0x01	; 1
    10a4:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
    DIO_voidSetPinValue(motor_port, motor_u8_pin2, DIO_u8_LOW);
    10a8:	82 e0       	ldi	r24, 0x02	; 2
    10aa:	64 e0       	ldi	r22, 0x04	; 4
    10ac:	40 e0       	ldi	r20, 0x00	; 0
    10ae:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
}
    10b2:	cf 91       	pop	r28
    10b4:	df 91       	pop	r29
    10b6:	08 95       	ret

000010b8 <motor_rotate_ccw>:

void motor_rotate_ccw()
{
    10b8:	df 93       	push	r29
    10ba:	cf 93       	push	r28
    10bc:	cd b7       	in	r28, 0x3d	; 61
    10be:	de b7       	in	r29, 0x3e	; 62
    // Set the directions
    DIO_voidSetPinDirection(motor_port, motor_u8_pin1, DIO_u8_OUTPUT);
    10c0:	82 e0       	ldi	r24, 0x02	; 2
    10c2:	63 e0       	ldi	r22, 0x03	; 3
    10c4:	41 e0       	ldi	r20, 0x01	; 1
    10c6:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(motor_port, motor_u8_pin2, DIO_u8_OUTPUT);
    10ca:	82 e0       	ldi	r24, 0x02	; 2
    10cc:	64 e0       	ldi	r22, 0x04	; 4
    10ce:	41 e0       	ldi	r20, 0x01	; 1
    10d0:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>

    // Set one pin high and the other low to rotate the motor counterclockwise (CCW)
    DIO_voidSetPinValue(motor_port, motor_u8_pin1, DIO_u8_LOW);
    10d4:	82 e0       	ldi	r24, 0x02	; 2
    10d6:	63 e0       	ldi	r22, 0x03	; 3
    10d8:	40 e0       	ldi	r20, 0x00	; 0
    10da:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
    DIO_voidSetPinValue(motor_port, motor_u8_pin2, DIO_u8_HIGH);
    10de:	82 e0       	ldi	r24, 0x02	; 2
    10e0:	64 e0       	ldi	r22, 0x04	; 4
    10e2:	41 e0       	ldi	r20, 0x01	; 1
    10e4:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
}
    10e8:	cf 91       	pop	r28
    10ea:	df 91       	pop	r29
    10ec:	08 95       	ret

000010ee <stopDCmotor>:
void stopDCmotor(){
    10ee:	df 93       	push	r29
    10f0:	cf 93       	push	r28
    10f2:	cd b7       	in	r28, 0x3d	; 61
    10f4:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(motor_port, motor_u8_pin1, DIO_u8_LOW);
    10f6:	82 e0       	ldi	r24, 0x02	; 2
    10f8:	63 e0       	ldi	r22, 0x03	; 3
    10fa:	40 e0       	ldi	r20, 0x00	; 0
    10fc:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
	DIO_voidSetPinValue(motor_port, motor_u8_pin2, DIO_u8_LOW);
    1100:	82 e0       	ldi	r24, 0x02	; 2
    1102:	64 e0       	ldi	r22, 0x04	; 4
    1104:	40 e0       	ldi	r20, 0x00	; 0
    1106:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
}
    110a:	cf 91       	pop	r28
    110c:	df 91       	pop	r29
    110e:	08 95       	ret

00001110 <KPD_u8getKeystate>:
    KPD_u8_C3_PIN,
    KPD_u8_C4_PIN,
};
/***************************************************************************/
u8 KPD_u8getKeystate(u8 *copy_pu8Returnedkey)
{
    1110:	df 93       	push	r29
    1112:	cf 93       	push	r28
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	a3 97       	sbiw	r28, 0x23	; 35
    111a:	0f b6       	in	r0, 0x3f	; 63
    111c:	f8 94       	cli
    111e:	de bf       	out	0x3e, r29	; 62
    1120:	0f be       	out	0x3f, r0	; 63
    1122:	cd bf       	out	0x3d, r28	; 61
    1124:	9b a3       	std	Y+35, r25	; 0x23
    1126:	8a a3       	std	Y+34, r24	; 0x22
    u8 Local_u8ErrorState = STD_TYPES_OK;
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	88 a3       	std	Y+32, r24	; 0x20
    u8 Local_u8RowsCounter, Local_u8ColumnsCounter, Local_u8PinValue, Local_u8Flag = 0;
    112c:	1d 8e       	std	Y+29, r1	; 0x1d

    if (copy_pu8Returnedkey != NULL)
    112e:	8a a1       	ldd	r24, Y+34	; 0x22
    1130:	9b a1       	ldd	r25, Y+35	; 0x23
    1132:	00 97       	sbiw	r24, 0x00	; 0
    1134:	09 f4       	brne	.+2      	; 0x1138 <KPD_u8getKeystate+0x28>
    1136:	62 c1       	rjmp	.+708    	; 0x13fc <KPD_u8getKeystate+0x2ec>
    {
        *copy_pu8Returnedkey = KPD_u8_KEY_NOT_PRESSED;
    1138:	ea a1       	ldd	r30, Y+34	; 0x22
    113a:	fb a1       	ldd	r31, Y+35	; 0x23
    113c:	8f ef       	ldi	r24, 0xFF	; 255
    113e:	80 83       	st	Z, r24
        /* Activate each row ==> for loop on the pins of the rows */
        for (Local_u8RowsCounter = 0; Local_u8RowsCounter <= 3; Local_u8RowsCounter++)
    1140:	1f 8e       	std	Y+31, r1	; 0x1f
    1142:	57 c1       	rjmp	.+686    	; 0x13f2 <KPD_u8getKeystate+0x2e2>
        {
            DIO_voidSetPinValue(KPD_u8_PORT, KPD_Au8RowsPins[Local_u8RowsCounter], DIO_u8_LOW);
    1144:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1146:	88 2f       	mov	r24, r24
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	fc 01       	movw	r30, r24
    114c:	e8 58       	subi	r30, 0x88	; 136
    114e:	ff 4f       	sbci	r31, 0xFF	; 255
    1150:	90 81       	ld	r25, Z
    1152:	80 e0       	ldi	r24, 0x00	; 0
    1154:	69 2f       	mov	r22, r25
    1156:	40 e0       	ldi	r20, 0x00	; 0
    1158:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	a0 e8       	ldi	r26, 0x80	; 128
    1162:	bf e3       	ldi	r27, 0x3F	; 63
    1164:	89 8f       	std	Y+25, r24	; 0x19
    1166:	9a 8f       	std	Y+26, r25	; 0x1a
    1168:	ab 8f       	std	Y+27, r26	; 0x1b
    116a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    116c:	69 8d       	ldd	r22, Y+25	; 0x19
    116e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1170:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1172:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1174:	20 e0       	ldi	r18, 0x00	; 0
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	4a ef       	ldi	r20, 0xFA	; 250
    117a:	54 e4       	ldi	r21, 0x44	; 68
    117c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1180:	dc 01       	movw	r26, r24
    1182:	cb 01       	movw	r24, r22
    1184:	8d 8b       	std	Y+21, r24	; 0x15
    1186:	9e 8b       	std	Y+22, r25	; 0x16
    1188:	af 8b       	std	Y+23, r26	; 0x17
    118a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    118c:	6d 89       	ldd	r22, Y+21	; 0x15
    118e:	7e 89       	ldd	r23, Y+22	; 0x16
    1190:	8f 89       	ldd	r24, Y+23	; 0x17
    1192:	98 8d       	ldd	r25, Y+24	; 0x18
    1194:	20 e0       	ldi	r18, 0x00	; 0
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	40 e8       	ldi	r20, 0x80	; 128
    119a:	5f e3       	ldi	r21, 0x3F	; 63
    119c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11a0:	88 23       	and	r24, r24
    11a2:	2c f4       	brge	.+10     	; 0x11ae <KPD_u8getKeystate+0x9e>
		__ticks = 1;
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	9c 8b       	std	Y+20, r25	; 0x14
    11aa:	8b 8b       	std	Y+19, r24	; 0x13
    11ac:	3f c0       	rjmp	.+126    	; 0x122c <KPD_u8getKeystate+0x11c>
	else if (__tmp > 65535)
    11ae:	6d 89       	ldd	r22, Y+21	; 0x15
    11b0:	7e 89       	ldd	r23, Y+22	; 0x16
    11b2:	8f 89       	ldd	r24, Y+23	; 0x17
    11b4:	98 8d       	ldd	r25, Y+24	; 0x18
    11b6:	20 e0       	ldi	r18, 0x00	; 0
    11b8:	3f ef       	ldi	r19, 0xFF	; 255
    11ba:	4f e7       	ldi	r20, 0x7F	; 127
    11bc:	57 e4       	ldi	r21, 0x47	; 71
    11be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    11c2:	18 16       	cp	r1, r24
    11c4:	4c f5       	brge	.+82     	; 0x1218 <KPD_u8getKeystate+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11c6:	69 8d       	ldd	r22, Y+25	; 0x19
    11c8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    11ca:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11cc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11ce:	20 e0       	ldi	r18, 0x00	; 0
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	40 e2       	ldi	r20, 0x20	; 32
    11d4:	51 e4       	ldi	r21, 0x41	; 65
    11d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11da:	dc 01       	movw	r26, r24
    11dc:	cb 01       	movw	r24, r22
    11de:	bc 01       	movw	r22, r24
    11e0:	cd 01       	movw	r24, r26
    11e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11e6:	dc 01       	movw	r26, r24
    11e8:	cb 01       	movw	r24, r22
    11ea:	9c 8b       	std	Y+20, r25	; 0x14
    11ec:	8b 8b       	std	Y+19, r24	; 0x13
    11ee:	0f c0       	rjmp	.+30     	; 0x120e <KPD_u8getKeystate+0xfe>
    11f0:	88 ec       	ldi	r24, 0xC8	; 200
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	9a 8b       	std	Y+18, r25	; 0x12
    11f6:	89 8b       	std	Y+17, r24	; 0x11
    11f8:	89 89       	ldd	r24, Y+17	; 0x11
    11fa:	9a 89       	ldd	r25, Y+18	; 0x12
    11fc:	01 97       	sbiw	r24, 0x01	; 1
    11fe:	f1 f7       	brne	.-4      	; 0x11fc <KPD_u8getKeystate+0xec>
    1200:	9a 8b       	std	Y+18, r25	; 0x12
    1202:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1204:	8b 89       	ldd	r24, Y+19	; 0x13
    1206:	9c 89       	ldd	r25, Y+20	; 0x14
    1208:	01 97       	sbiw	r24, 0x01	; 1
    120a:	9c 8b       	std	Y+20, r25	; 0x14
    120c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    120e:	8b 89       	ldd	r24, Y+19	; 0x13
    1210:	9c 89       	ldd	r25, Y+20	; 0x14
    1212:	00 97       	sbiw	r24, 0x00	; 0
    1214:	69 f7       	brne	.-38     	; 0x11f0 <KPD_u8getKeystate+0xe0>
    1216:	14 c0       	rjmp	.+40     	; 0x1240 <KPD_u8getKeystate+0x130>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1218:	6d 89       	ldd	r22, Y+21	; 0x15
    121a:	7e 89       	ldd	r23, Y+22	; 0x16
    121c:	8f 89       	ldd	r24, Y+23	; 0x17
    121e:	98 8d       	ldd	r25, Y+24	; 0x18
    1220:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1224:	dc 01       	movw	r26, r24
    1226:	cb 01       	movw	r24, r22
    1228:	9c 8b       	std	Y+20, r25	; 0x14
    122a:	8b 8b       	std	Y+19, r24	; 0x13
    122c:	8b 89       	ldd	r24, Y+19	; 0x13
    122e:	9c 89       	ldd	r25, Y+20	; 0x14
    1230:	98 8b       	std	Y+16, r25	; 0x10
    1232:	8f 87       	std	Y+15, r24	; 0x0f
    1234:	8f 85       	ldd	r24, Y+15	; 0x0f
    1236:	98 89       	ldd	r25, Y+16	; 0x10
    1238:	01 97       	sbiw	r24, 0x01	; 1
    123a:	f1 f7       	brne	.-4      	; 0x1238 <KPD_u8getKeystate+0x128>
    123c:	98 8b       	std	Y+16, r25	; 0x10
    123e:	8f 87       	std	Y+15, r24	; 0x0f

            /* Delay to stabilize the row activation */
            _delay_ms(1);

            /* Check which i/p pin has zero */
            for (Local_u8ColumnsCounter = 0; Local_u8ColumnsCounter <= 3; Local_u8ColumnsCounter++)
    1240:	1e 8e       	std	Y+30, r1	; 0x1e
    1242:	c1 c0       	rjmp	.+386    	; 0x13c6 <KPD_u8getKeystate+0x2b6>
            {
                DIO_u8GetPinValue(KPD_u8_PORT, KPD_Au8ColumnsPins[Local_u8ColumnsCounter], &Local_u8PinValue);
    1244:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1246:	88 2f       	mov	r24, r24
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	fc 01       	movw	r30, r24
    124c:	e4 58       	subi	r30, 0x84	; 132
    124e:	ff 4f       	sbci	r31, 0xFF	; 255
    1250:	90 81       	ld	r25, Z
    1252:	9e 01       	movw	r18, r28
    1254:	2f 5d       	subi	r18, 0xDF	; 223
    1256:	3f 4f       	sbci	r19, 0xFF	; 255
    1258:	80 e0       	ldi	r24, 0x00	; 0
    125a:	69 2f       	mov	r22, r25
    125c:	a9 01       	movw	r20, r18
    125e:	0e 94 94 17 	call	0x2f28	; 0x2f28 <DIO_u8GetPinValue>

                if (Local_u8PinValue == DIO_u8_LOW) /* Switch is Pressed */
    1262:	89 a1       	ldd	r24, Y+33	; 0x21
    1264:	88 23       	and	r24, r24
    1266:	09 f0       	breq	.+2      	; 0x126a <KPD_u8getKeystate+0x15a>
    1268:	ab c0       	rjmp	.+342    	; 0x13c0 <KPD_u8getKeystate+0x2b0>
    126a:	80 e0       	ldi	r24, 0x00	; 0
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	a0 ea       	ldi	r26, 0xA0	; 160
    1270:	b1 e4       	ldi	r27, 0x41	; 65
    1272:	8b 87       	std	Y+11, r24	; 0x0b
    1274:	9c 87       	std	Y+12, r25	; 0x0c
    1276:	ad 87       	std	Y+13, r26	; 0x0d
    1278:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    127a:	6b 85       	ldd	r22, Y+11	; 0x0b
    127c:	7c 85       	ldd	r23, Y+12	; 0x0c
    127e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1280:	9e 85       	ldd	r25, Y+14	; 0x0e
    1282:	20 e0       	ldi	r18, 0x00	; 0
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	4a ef       	ldi	r20, 0xFA	; 250
    1288:	54 e4       	ldi	r21, 0x44	; 68
    128a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    128e:	dc 01       	movw	r26, r24
    1290:	cb 01       	movw	r24, r22
    1292:	8f 83       	std	Y+7, r24	; 0x07
    1294:	98 87       	std	Y+8, r25	; 0x08
    1296:	a9 87       	std	Y+9, r26	; 0x09
    1298:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    129a:	6f 81       	ldd	r22, Y+7	; 0x07
    129c:	78 85       	ldd	r23, Y+8	; 0x08
    129e:	89 85       	ldd	r24, Y+9	; 0x09
    12a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    12a2:	20 e0       	ldi	r18, 0x00	; 0
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	40 e8       	ldi	r20, 0x80	; 128
    12a8:	5f e3       	ldi	r21, 0x3F	; 63
    12aa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    12ae:	88 23       	and	r24, r24
    12b0:	2c f4       	brge	.+10     	; 0x12bc <KPD_u8getKeystate+0x1ac>
		__ticks = 1;
    12b2:	81 e0       	ldi	r24, 0x01	; 1
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	9e 83       	std	Y+6, r25	; 0x06
    12b8:	8d 83       	std	Y+5, r24	; 0x05
    12ba:	3f c0       	rjmp	.+126    	; 0x133a <KPD_u8getKeystate+0x22a>
	else if (__tmp > 65535)
    12bc:	6f 81       	ldd	r22, Y+7	; 0x07
    12be:	78 85       	ldd	r23, Y+8	; 0x08
    12c0:	89 85       	ldd	r24, Y+9	; 0x09
    12c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    12c4:	20 e0       	ldi	r18, 0x00	; 0
    12c6:	3f ef       	ldi	r19, 0xFF	; 255
    12c8:	4f e7       	ldi	r20, 0x7F	; 127
    12ca:	57 e4       	ldi	r21, 0x47	; 71
    12cc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    12d0:	18 16       	cp	r1, r24
    12d2:	4c f5       	brge	.+82     	; 0x1326 <KPD_u8getKeystate+0x216>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    12d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    12d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    12da:	9e 85       	ldd	r25, Y+14	; 0x0e
    12dc:	20 e0       	ldi	r18, 0x00	; 0
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	40 e2       	ldi	r20, 0x20	; 32
    12e2:	51 e4       	ldi	r21, 0x41	; 65
    12e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12e8:	dc 01       	movw	r26, r24
    12ea:	cb 01       	movw	r24, r22
    12ec:	bc 01       	movw	r22, r24
    12ee:	cd 01       	movw	r24, r26
    12f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12f4:	dc 01       	movw	r26, r24
    12f6:	cb 01       	movw	r24, r22
    12f8:	9e 83       	std	Y+6, r25	; 0x06
    12fa:	8d 83       	std	Y+5, r24	; 0x05
    12fc:	0f c0       	rjmp	.+30     	; 0x131c <KPD_u8getKeystate+0x20c>
    12fe:	88 ec       	ldi	r24, 0xC8	; 200
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	9c 83       	std	Y+4, r25	; 0x04
    1304:	8b 83       	std	Y+3, r24	; 0x03
    1306:	8b 81       	ldd	r24, Y+3	; 0x03
    1308:	9c 81       	ldd	r25, Y+4	; 0x04
    130a:	01 97       	sbiw	r24, 0x01	; 1
    130c:	f1 f7       	brne	.-4      	; 0x130a <KPD_u8getKeystate+0x1fa>
    130e:	9c 83       	std	Y+4, r25	; 0x04
    1310:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1312:	8d 81       	ldd	r24, Y+5	; 0x05
    1314:	9e 81       	ldd	r25, Y+6	; 0x06
    1316:	01 97       	sbiw	r24, 0x01	; 1
    1318:	9e 83       	std	Y+6, r25	; 0x06
    131a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    131c:	8d 81       	ldd	r24, Y+5	; 0x05
    131e:	9e 81       	ldd	r25, Y+6	; 0x06
    1320:	00 97       	sbiw	r24, 0x00	; 0
    1322:	69 f7       	brne	.-38     	; 0x12fe <KPD_u8getKeystate+0x1ee>
    1324:	14 c0       	rjmp	.+40     	; 0x134e <KPD_u8getKeystate+0x23e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1326:	6f 81       	ldd	r22, Y+7	; 0x07
    1328:	78 85       	ldd	r23, Y+8	; 0x08
    132a:	89 85       	ldd	r24, Y+9	; 0x09
    132c:	9a 85       	ldd	r25, Y+10	; 0x0a
    132e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	9e 83       	std	Y+6, r25	; 0x06
    1338:	8d 83       	std	Y+5, r24	; 0x05
    133a:	8d 81       	ldd	r24, Y+5	; 0x05
    133c:	9e 81       	ldd	r25, Y+6	; 0x06
    133e:	9a 83       	std	Y+2, r25	; 0x02
    1340:	89 83       	std	Y+1, r24	; 0x01
    1342:	89 81       	ldd	r24, Y+1	; 0x01
    1344:	9a 81       	ldd	r25, Y+2	; 0x02
    1346:	01 97       	sbiw	r24, 0x01	; 1
    1348:	f1 f7       	brne	.-4      	; 0x1346 <KPD_u8getKeystate+0x236>
    134a:	9a 83       	std	Y+2, r25	; 0x02
    134c:	89 83       	std	Y+1, r24	; 0x01
                {
                    /* Debouncing */
                    _delay_ms(20);

                    DIO_u8GetPinValue(KPD_u8_PORT, KPD_Au8ColumnsPins[Local_u8ColumnsCounter], &Local_u8PinValue);
    134e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1350:	88 2f       	mov	r24, r24
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	fc 01       	movw	r30, r24
    1356:	e4 58       	subi	r30, 0x84	; 132
    1358:	ff 4f       	sbci	r31, 0xFF	; 255
    135a:	90 81       	ld	r25, Z
    135c:	9e 01       	movw	r18, r28
    135e:	2f 5d       	subi	r18, 0xDF	; 223
    1360:	3f 4f       	sbci	r19, 0xFF	; 255
    1362:	80 e0       	ldi	r24, 0x00	; 0
    1364:	69 2f       	mov	r22, r25
    1366:	a9 01       	movw	r20, r18
    1368:	0e 94 94 17 	call	0x2f28	; 0x2f28 <DIO_u8GetPinValue>
    136c:	0f c0       	rjmp	.+30     	; 0x138c <KPD_u8getKeystate+0x27c>

                    /* Check if the pin is still equal to LOW */
                    while (Local_u8PinValue == DIO_u8_LOW)
                    {
                        DIO_u8GetPinValue(KPD_u8_PORT, KPD_Au8ColumnsPins[Local_u8ColumnsCounter], &Local_u8PinValue);
    136e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1370:	88 2f       	mov	r24, r24
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	fc 01       	movw	r30, r24
    1376:	e4 58       	subi	r30, 0x84	; 132
    1378:	ff 4f       	sbci	r31, 0xFF	; 255
    137a:	90 81       	ld	r25, Z
    137c:	9e 01       	movw	r18, r28
    137e:	2f 5d       	subi	r18, 0xDF	; 223
    1380:	3f 4f       	sbci	r19, 0xFF	; 255
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	69 2f       	mov	r22, r25
    1386:	a9 01       	movw	r20, r18
    1388:	0e 94 94 17 	call	0x2f28	; 0x2f28 <DIO_u8GetPinValue>
                    _delay_ms(20);

                    DIO_u8GetPinValue(KPD_u8_PORT, KPD_Au8ColumnsPins[Local_u8ColumnsCounter], &Local_u8PinValue);

                    /* Check if the pin is still equal to LOW */
                    while (Local_u8PinValue == DIO_u8_LOW)
    138c:	89 a1       	ldd	r24, Y+33	; 0x21
    138e:	88 23       	and	r24, r24
    1390:	71 f3       	breq	.-36     	; 0x136e <KPD_u8getKeystate+0x25e>
                    {
                        DIO_u8GetPinValue(KPD_u8_PORT, KPD_Au8ColumnsPins[Local_u8ColumnsCounter], &Local_u8PinValue);
                    }

                    *copy_pu8Returnedkey = KPD_Au8keys[Local_u8RowsCounter][Local_u8ColumnsCounter];
    1392:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1394:	48 2f       	mov	r20, r24
    1396:	50 e0       	ldi	r21, 0x00	; 0
    1398:	8e 8d       	ldd	r24, Y+30	; 0x1e
    139a:	28 2f       	mov	r18, r24
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	ca 01       	movw	r24, r20
    13a0:	88 0f       	add	r24, r24
    13a2:	99 1f       	adc	r25, r25
    13a4:	88 0f       	add	r24, r24
    13a6:	99 1f       	adc	r25, r25
    13a8:	82 0f       	add	r24, r18
    13aa:	93 1f       	adc	r25, r19
    13ac:	fc 01       	movw	r30, r24
    13ae:	e8 59       	subi	r30, 0x98	; 152
    13b0:	ff 4f       	sbci	r31, 0xFF	; 255
    13b2:	80 81       	ld	r24, Z
    13b4:	ea a1       	ldd	r30, Y+34	; 0x22
    13b6:	fb a1       	ldd	r31, Y+35	; 0x23
    13b8:	80 83       	st	Z, r24
                    Local_u8Flag = 1;
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	8d 8f       	std	Y+29, r24	; 0x1d
    13be:	07 c0       	rjmp	.+14     	; 0x13ce <KPD_u8getKeystate+0x2be>

            /* Delay to stabilize the row activation */
            _delay_ms(1);

            /* Check which i/p pin has zero */
            for (Local_u8ColumnsCounter = 0; Local_u8ColumnsCounter <= 3; Local_u8ColumnsCounter++)
    13c0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13c2:	8f 5f       	subi	r24, 0xFF	; 255
    13c4:	8e 8f       	std	Y+30, r24	; 0x1e
    13c6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13c8:	84 30       	cpi	r24, 0x04	; 4
    13ca:	08 f4       	brcc	.+2      	; 0x13ce <KPD_u8getKeystate+0x2be>
    13cc:	3b cf       	rjmp	.-394    	; 0x1244 <KPD_u8getKeystate+0x134>
                    break;
                }
            }

            /* Deactivate Row */
            DIO_voidSetPinValue(KPD_u8_PORT, KPD_Au8RowsPins[Local_u8RowsCounter], DIO_u8_HIGH);
    13ce:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13d0:	88 2f       	mov	r24, r24
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	fc 01       	movw	r30, r24
    13d6:	e8 58       	subi	r30, 0x88	; 136
    13d8:	ff 4f       	sbci	r31, 0xFF	; 255
    13da:	90 81       	ld	r25, Z
    13dc:	80 e0       	ldi	r24, 0x00	; 0
    13de:	69 2f       	mov	r22, r25
    13e0:	41 e0       	ldi	r20, 0x01	; 1
    13e2:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

            if (Local_u8Flag == 1)
    13e6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13e8:	81 30       	cpi	r24, 0x01	; 1
    13ea:	49 f0       	breq	.+18     	; 0x13fe <KPD_u8getKeystate+0x2ee>

    if (copy_pu8Returnedkey != NULL)
    {
        *copy_pu8Returnedkey = KPD_u8_KEY_NOT_PRESSED;
        /* Activate each row ==> for loop on the pins of the rows */
        for (Local_u8RowsCounter = 0; Local_u8RowsCounter <= 3; Local_u8RowsCounter++)
    13ec:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13ee:	8f 5f       	subi	r24, 0xFF	; 255
    13f0:	8f 8f       	std	Y+31, r24	; 0x1f
    13f2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13f4:	84 30       	cpi	r24, 0x04	; 4
    13f6:	08 f4       	brcc	.+2      	; 0x13fa <KPD_u8getKeystate+0x2ea>
    13f8:	a5 ce       	rjmp	.-694    	; 0x1144 <KPD_u8getKeystate+0x34>
    13fa:	01 c0       	rjmp	.+2      	; 0x13fe <KPD_u8getKeystate+0x2ee>
            }
        }
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    13fc:	18 a2       	std	Y+32, r1	; 0x20
    }
    return Local_u8ErrorState;
    13fe:	88 a1       	ldd	r24, Y+32	; 0x20
}
    1400:	a3 96       	adiw	r28, 0x23	; 35
    1402:	0f b6       	in	r0, 0x3f	; 63
    1404:	f8 94       	cli
    1406:	de bf       	out	0x3e, r29	; 62
    1408:	0f be       	out	0x3f, r0	; 63
    140a:	cd bf       	out	0x3d, r28	; 61
    140c:	cf 91       	pop	r28
    140e:	df 91       	pop	r29
    1410:	08 95       	ret

00001412 <KPD_enuInit>:

u8 KPD_enuInit(void)
{
    1412:	df 93       	push	r29
    1414:	cf 93       	push	r28
    1416:	cd b7       	in	r28, 0x3d	; 61
    1418:	de b7       	in	r29, 0x3e	; 62
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_R1_PIN, DIO_u8_OUTPUT);
    141a:	80 e0       	ldi	r24, 0x00	; 0
    141c:	60 e0       	ldi	r22, 0x00	; 0
    141e:	41 e0       	ldi	r20, 0x01	; 1
    1420:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_R2_PIN, DIO_u8_OUTPUT);
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	61 e0       	ldi	r22, 0x01	; 1
    1428:	41 e0       	ldi	r20, 0x01	; 1
    142a:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_R3_PIN, DIO_u8_OUTPUT);
    142e:	80 e0       	ldi	r24, 0x00	; 0
    1430:	62 e0       	ldi	r22, 0x02	; 2
    1432:	41 e0       	ldi	r20, 0x01	; 1
    1434:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_R4_PIN, DIO_u8_OUTPUT);
    1438:	80 e0       	ldi	r24, 0x00	; 0
    143a:	63 e0       	ldi	r22, 0x03	; 3
    143c:	41 e0       	ldi	r20, 0x01	; 1
    143e:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>

    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_C1_PIN, DIO_u8_INPUT);
    1442:	80 e0       	ldi	r24, 0x00	; 0
    1444:	64 e0       	ldi	r22, 0x04	; 4
    1446:	40 e0       	ldi	r20, 0x00	; 0
    1448:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_C2_PIN, DIO_u8_INPUT);
    144c:	80 e0       	ldi	r24, 0x00	; 0
    144e:	65 e0       	ldi	r22, 0x05	; 5
    1450:	40 e0       	ldi	r20, 0x00	; 0
    1452:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_C3_PIN, DIO_u8_INPUT);
    1456:	80 e0       	ldi	r24, 0x00	; 0
    1458:	66 e0       	ldi	r22, 0x06	; 6
    145a:	40 e0       	ldi	r20, 0x00	; 0
    145c:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_u8_PORT, KPD_u8_C4_PIN, DIO_u8_INPUT);
    1460:	80 e0       	ldi	r24, 0x00	; 0
    1462:	67 e0       	ldi	r22, 0x07	; 7
    1464:	40 e0       	ldi	r20, 0x00	; 0
    1466:	0e 94 44 15 	call	0x2a88	; 0x2a88 <DIO_voidSetPinDirection>

    DIO_u8SetPortValue(KPD_u8_PORT, DIO_u8_HIGH);
    146a:	80 e0       	ldi	r24, 0x00	; 0
    146c:	61 e0       	ldi	r22, 0x01	; 1
    146e:	0e 94 f1 18 	call	0x31e2	; 0x31e2 <DIO_u8SetPortValue>

    return STD_TYPES_OK;
    1472:	81 e0       	ldi	r24, 0x01	; 1
}
    1474:	cf 91       	pop	r28
    1476:	df 91       	pop	r29
    1478:	08 95       	ret

0000147a <LCD_voidSendCmnd>:
#include "LCD_config.h"
#include "LCD_private.h"
#include "LCD_interface.h"

void LCD_voidSendCmnd(u8 Copy_u8Cmnd)
{
    147a:	df 93       	push	r29
    147c:	cf 93       	push	r28
    147e:	cd b7       	in	r28, 0x3d	; 61
    1480:	de b7       	in	r29, 0x3e	; 62
    1482:	69 97       	sbiw	r28, 0x19	; 25
    1484:	0f b6       	in	r0, 0x3f	; 63
    1486:	f8 94       	cli
    1488:	de bf       	out	0x3e, r29	; 62
    148a:	0f be       	out	0x3f, r0	; 63
    148c:	cd bf       	out	0x3d, r28	; 61
    148e:	89 8f       	std	Y+25, r24	; 0x19
#if LCD_u8_MODE == LCD_u8_MODE_8_BIT
	/* Rs = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN0, DIO_u8_LOW);
    1490:	82 e0       	ldi	r24, 0x02	; 2
    1492:	60 e0       	ldi	r22, 0x00	; 0
    1494:	40 e0       	ldi	r20, 0x00	; 0
    1496:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

	/*Rw = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN1, DIO_u8_LOW);
    149a:	82 e0       	ldi	r24, 0x02	; 2
    149c:	61 e0       	ldi	r22, 0x01	; 1
    149e:	40 e0       	ldi	r20, 0x00	; 0
    14a0:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

	/*Write Command*/
	DIO_u8SetPortValue(LCD_u8_DATA_PORT, Copy_u8Cmnd);
    14a4:	83 e0       	ldi	r24, 0x03	; 3
    14a6:	69 8d       	ldd	r22, Y+25	; 0x19
    14a8:	0e 94 f1 18 	call	0x31e2	; 0x31e2 <DIO_u8SetPortValue>

	/*E = 1*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_HIGH);
    14ac:	82 e0       	ldi	r24, 0x02	; 2
    14ae:	62 e0       	ldi	r22, 0x02	; 2
    14b0:	41 e0       	ldi	r20, 0x01	; 1
    14b2:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
    14b6:	80 e0       	ldi	r24, 0x00	; 0
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	a0 e8       	ldi	r26, 0x80	; 128
    14bc:	bf e3       	ldi	r27, 0x3F	; 63
    14be:	8d 8b       	std	Y+21, r24	; 0x15
    14c0:	9e 8b       	std	Y+22, r25	; 0x16
    14c2:	af 8b       	std	Y+23, r26	; 0x17
    14c4:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    14c6:	6d 89       	ldd	r22, Y+21	; 0x15
    14c8:	7e 89       	ldd	r23, Y+22	; 0x16
    14ca:	8f 89       	ldd	r24, Y+23	; 0x17
    14cc:	98 8d       	ldd	r25, Y+24	; 0x18
    14ce:	2b ea       	ldi	r18, 0xAB	; 171
    14d0:	3a ea       	ldi	r19, 0xAA	; 170
    14d2:	4a e2       	ldi	r20, 0x2A	; 42
    14d4:	50 e4       	ldi	r21, 0x40	; 64
    14d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14da:	dc 01       	movw	r26, r24
    14dc:	cb 01       	movw	r24, r22
    14de:	89 8b       	std	Y+17, r24	; 0x11
    14e0:	9a 8b       	std	Y+18, r25	; 0x12
    14e2:	ab 8b       	std	Y+19, r26	; 0x13
    14e4:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    14e6:	69 89       	ldd	r22, Y+17	; 0x11
    14e8:	7a 89       	ldd	r23, Y+18	; 0x12
    14ea:	8b 89       	ldd	r24, Y+19	; 0x13
    14ec:	9c 89       	ldd	r25, Y+20	; 0x14
    14ee:	20 e0       	ldi	r18, 0x00	; 0
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	40 e8       	ldi	r20, 0x80	; 128
    14f4:	5f e3       	ldi	r21, 0x3F	; 63
    14f6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    14fa:	88 23       	and	r24, r24
    14fc:	1c f4       	brge	.+6      	; 0x1504 <LCD_voidSendCmnd+0x8a>
		__ticks = 1;
    14fe:	81 e0       	ldi	r24, 0x01	; 1
    1500:	88 8b       	std	Y+16, r24	; 0x10
    1502:	91 c0       	rjmp	.+290    	; 0x1626 <LCD_voidSendCmnd+0x1ac>
	else if (__tmp > 255)
    1504:	69 89       	ldd	r22, Y+17	; 0x11
    1506:	7a 89       	ldd	r23, Y+18	; 0x12
    1508:	8b 89       	ldd	r24, Y+19	; 0x13
    150a:	9c 89       	ldd	r25, Y+20	; 0x14
    150c:	20 e0       	ldi	r18, 0x00	; 0
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	4f e7       	ldi	r20, 0x7F	; 127
    1512:	53 e4       	ldi	r21, 0x43	; 67
    1514:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1518:	18 16       	cp	r1, r24
    151a:	0c f0       	brlt	.+2      	; 0x151e <LCD_voidSendCmnd+0xa4>
    151c:	7b c0       	rjmp	.+246    	; 0x1614 <LCD_voidSendCmnd+0x19a>
	{
		_delay_ms(__us / 1000.0);
    151e:	6d 89       	ldd	r22, Y+21	; 0x15
    1520:	7e 89       	ldd	r23, Y+22	; 0x16
    1522:	8f 89       	ldd	r24, Y+23	; 0x17
    1524:	98 8d       	ldd	r25, Y+24	; 0x18
    1526:	20 e0       	ldi	r18, 0x00	; 0
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	4a e7       	ldi	r20, 0x7A	; 122
    152c:	54 e4       	ldi	r21, 0x44	; 68
    152e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1532:	dc 01       	movw	r26, r24
    1534:	cb 01       	movw	r24, r22
    1536:	8c 87       	std	Y+12, r24	; 0x0c
    1538:	9d 87       	std	Y+13, r25	; 0x0d
    153a:	ae 87       	std	Y+14, r26	; 0x0e
    153c:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    153e:	6c 85       	ldd	r22, Y+12	; 0x0c
    1540:	7d 85       	ldd	r23, Y+13	; 0x0d
    1542:	8e 85       	ldd	r24, Y+14	; 0x0e
    1544:	9f 85       	ldd	r25, Y+15	; 0x0f
    1546:	20 e0       	ldi	r18, 0x00	; 0
    1548:	30 e0       	ldi	r19, 0x00	; 0
    154a:	4a ef       	ldi	r20, 0xFA	; 250
    154c:	54 e4       	ldi	r21, 0x44	; 68
    154e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1552:	dc 01       	movw	r26, r24
    1554:	cb 01       	movw	r24, r22
    1556:	88 87       	std	Y+8, r24	; 0x08
    1558:	99 87       	std	Y+9, r25	; 0x09
    155a:	aa 87       	std	Y+10, r26	; 0x0a
    155c:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    155e:	68 85       	ldd	r22, Y+8	; 0x08
    1560:	79 85       	ldd	r23, Y+9	; 0x09
    1562:	8a 85       	ldd	r24, Y+10	; 0x0a
    1564:	9b 85       	ldd	r25, Y+11	; 0x0b
    1566:	20 e0       	ldi	r18, 0x00	; 0
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	40 e8       	ldi	r20, 0x80	; 128
    156c:	5f e3       	ldi	r21, 0x3F	; 63
    156e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1572:	88 23       	and	r24, r24
    1574:	2c f4       	brge	.+10     	; 0x1580 <LCD_voidSendCmnd+0x106>
		__ticks = 1;
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	9f 83       	std	Y+7, r25	; 0x07
    157c:	8e 83       	std	Y+6, r24	; 0x06
    157e:	3f c0       	rjmp	.+126    	; 0x15fe <LCD_voidSendCmnd+0x184>
	else if (__tmp > 65535)
    1580:	68 85       	ldd	r22, Y+8	; 0x08
    1582:	79 85       	ldd	r23, Y+9	; 0x09
    1584:	8a 85       	ldd	r24, Y+10	; 0x0a
    1586:	9b 85       	ldd	r25, Y+11	; 0x0b
    1588:	20 e0       	ldi	r18, 0x00	; 0
    158a:	3f ef       	ldi	r19, 0xFF	; 255
    158c:	4f e7       	ldi	r20, 0x7F	; 127
    158e:	57 e4       	ldi	r21, 0x47	; 71
    1590:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1594:	18 16       	cp	r1, r24
    1596:	4c f5       	brge	.+82     	; 0x15ea <LCD_voidSendCmnd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1598:	6c 85       	ldd	r22, Y+12	; 0x0c
    159a:	7d 85       	ldd	r23, Y+13	; 0x0d
    159c:	8e 85       	ldd	r24, Y+14	; 0x0e
    159e:	9f 85       	ldd	r25, Y+15	; 0x0f
    15a0:	20 e0       	ldi	r18, 0x00	; 0
    15a2:	30 e0       	ldi	r19, 0x00	; 0
    15a4:	40 e2       	ldi	r20, 0x20	; 32
    15a6:	51 e4       	ldi	r21, 0x41	; 65
    15a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15ac:	dc 01       	movw	r26, r24
    15ae:	cb 01       	movw	r24, r22
    15b0:	bc 01       	movw	r22, r24
    15b2:	cd 01       	movw	r24, r26
    15b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15b8:	dc 01       	movw	r26, r24
    15ba:	cb 01       	movw	r24, r22
    15bc:	9f 83       	std	Y+7, r25	; 0x07
    15be:	8e 83       	std	Y+6, r24	; 0x06
    15c0:	0f c0       	rjmp	.+30     	; 0x15e0 <LCD_voidSendCmnd+0x166>
    15c2:	88 ec       	ldi	r24, 0xC8	; 200
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	9d 83       	std	Y+5, r25	; 0x05
    15c8:	8c 83       	std	Y+4, r24	; 0x04
    15ca:	8c 81       	ldd	r24, Y+4	; 0x04
    15cc:	9d 81       	ldd	r25, Y+5	; 0x05
    15ce:	01 97       	sbiw	r24, 0x01	; 1
    15d0:	f1 f7       	brne	.-4      	; 0x15ce <LCD_voidSendCmnd+0x154>
    15d2:	9d 83       	std	Y+5, r25	; 0x05
    15d4:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15d6:	8e 81       	ldd	r24, Y+6	; 0x06
    15d8:	9f 81       	ldd	r25, Y+7	; 0x07
    15da:	01 97       	sbiw	r24, 0x01	; 1
    15dc:	9f 83       	std	Y+7, r25	; 0x07
    15de:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15e0:	8e 81       	ldd	r24, Y+6	; 0x06
    15e2:	9f 81       	ldd	r25, Y+7	; 0x07
    15e4:	00 97       	sbiw	r24, 0x00	; 0
    15e6:	69 f7       	brne	.-38     	; 0x15c2 <LCD_voidSendCmnd+0x148>
    15e8:	24 c0       	rjmp	.+72     	; 0x1632 <LCD_voidSendCmnd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15ea:	68 85       	ldd	r22, Y+8	; 0x08
    15ec:	79 85       	ldd	r23, Y+9	; 0x09
    15ee:	8a 85       	ldd	r24, Y+10	; 0x0a
    15f0:	9b 85       	ldd	r25, Y+11	; 0x0b
    15f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15f6:	dc 01       	movw	r26, r24
    15f8:	cb 01       	movw	r24, r22
    15fa:	9f 83       	std	Y+7, r25	; 0x07
    15fc:	8e 83       	std	Y+6, r24	; 0x06
    15fe:	8e 81       	ldd	r24, Y+6	; 0x06
    1600:	9f 81       	ldd	r25, Y+7	; 0x07
    1602:	9b 83       	std	Y+3, r25	; 0x03
    1604:	8a 83       	std	Y+2, r24	; 0x02
    1606:	8a 81       	ldd	r24, Y+2	; 0x02
    1608:	9b 81       	ldd	r25, Y+3	; 0x03
    160a:	01 97       	sbiw	r24, 0x01	; 1
    160c:	f1 f7       	brne	.-4      	; 0x160a <LCD_voidSendCmnd+0x190>
    160e:	9b 83       	std	Y+3, r25	; 0x03
    1610:	8a 83       	std	Y+2, r24	; 0x02
    1612:	0f c0       	rjmp	.+30     	; 0x1632 <LCD_voidSendCmnd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1614:	69 89       	ldd	r22, Y+17	; 0x11
    1616:	7a 89       	ldd	r23, Y+18	; 0x12
    1618:	8b 89       	ldd	r24, Y+19	; 0x13
    161a:	9c 89       	ldd	r25, Y+20	; 0x14
    161c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	88 8b       	std	Y+16, r24	; 0x10
    1626:	88 89       	ldd	r24, Y+16	; 0x10
    1628:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    162a:	89 81       	ldd	r24, Y+1	; 0x01
    162c:	8a 95       	dec	r24
    162e:	f1 f7       	brne	.-4      	; 0x162c <LCD_voidSendCmnd+0x1b2>
    1630:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);

	/*E = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_LOW);
    1632:	82 e0       	ldi	r24, 0x02	; 2
    1634:	62 e0       	ldi	r22, 0x02	; 2
    1636:	40 e0       	ldi	r20, 0x00	; 0
    1638:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
	_delay_us(1);

	/*E = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_LOW);
#endif
}
    163c:	69 96       	adiw	r28, 0x19	; 25
    163e:	0f b6       	in	r0, 0x3f	; 63
    1640:	f8 94       	cli
    1642:	de bf       	out	0x3e, r29	; 62
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	cd bf       	out	0x3d, r28	; 61
    1648:	cf 91       	pop	r28
    164a:	df 91       	pop	r29
    164c:	08 95       	ret

0000164e <LCD_voidSendChar>:

void LCD_voidSendChar(u8 Copy_u8Char)
{
    164e:	df 93       	push	r29
    1650:	cf 93       	push	r28
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
    1656:	69 97       	sbiw	r28, 0x19	; 25
    1658:	0f b6       	in	r0, 0x3f	; 63
    165a:	f8 94       	cli
    165c:	de bf       	out	0x3e, r29	; 62
    165e:	0f be       	out	0x3f, r0	; 63
    1660:	cd bf       	out	0x3d, r28	; 61
    1662:	89 8f       	std	Y+25, r24	; 0x19

#if LCD_u8_MODE == LCD_u8_MODE_8_BIT
	/* Rs = 1*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN0, DIO_u8_HIGH);
    1664:	82 e0       	ldi	r24, 0x02	; 2
    1666:	60 e0       	ldi	r22, 0x00	; 0
    1668:	41 e0       	ldi	r20, 0x01	; 1
    166a:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

	/*Rw = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN1, DIO_u8_LOW);
    166e:	82 e0       	ldi	r24, 0x02	; 2
    1670:	61 e0       	ldi	r22, 0x01	; 1
    1672:	40 e0       	ldi	r20, 0x00	; 0
    1674:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

	/*Write Command*/
	DIO_u8SetPortValue(LCD_u8_DATA_PORT, Copy_u8Char);
    1678:	83 e0       	ldi	r24, 0x03	; 3
    167a:	69 8d       	ldd	r22, Y+25	; 0x19
    167c:	0e 94 f1 18 	call	0x31e2	; 0x31e2 <DIO_u8SetPortValue>

	/*E = 1*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_HIGH);
    1680:	82 e0       	ldi	r24, 0x02	; 2
    1682:	62 e0       	ldi	r22, 0x02	; 2
    1684:	41 e0       	ldi	r20, 0x01	; 1
    1686:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>
    168a:	80 e0       	ldi	r24, 0x00	; 0
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	a0 e8       	ldi	r26, 0x80	; 128
    1690:	bf e3       	ldi	r27, 0x3F	; 63
    1692:	8d 8b       	std	Y+21, r24	; 0x15
    1694:	9e 8b       	std	Y+22, r25	; 0x16
    1696:	af 8b       	std	Y+23, r26	; 0x17
    1698:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    169a:	6d 89       	ldd	r22, Y+21	; 0x15
    169c:	7e 89       	ldd	r23, Y+22	; 0x16
    169e:	8f 89       	ldd	r24, Y+23	; 0x17
    16a0:	98 8d       	ldd	r25, Y+24	; 0x18
    16a2:	2b ea       	ldi	r18, 0xAB	; 171
    16a4:	3a ea       	ldi	r19, 0xAA	; 170
    16a6:	4a e2       	ldi	r20, 0x2A	; 42
    16a8:	50 e4       	ldi	r21, 0x40	; 64
    16aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16ae:	dc 01       	movw	r26, r24
    16b0:	cb 01       	movw	r24, r22
    16b2:	89 8b       	std	Y+17, r24	; 0x11
    16b4:	9a 8b       	std	Y+18, r25	; 0x12
    16b6:	ab 8b       	std	Y+19, r26	; 0x13
    16b8:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    16ba:	69 89       	ldd	r22, Y+17	; 0x11
    16bc:	7a 89       	ldd	r23, Y+18	; 0x12
    16be:	8b 89       	ldd	r24, Y+19	; 0x13
    16c0:	9c 89       	ldd	r25, Y+20	; 0x14
    16c2:	20 e0       	ldi	r18, 0x00	; 0
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	40 e8       	ldi	r20, 0x80	; 128
    16c8:	5f e3       	ldi	r21, 0x3F	; 63
    16ca:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16ce:	88 23       	and	r24, r24
    16d0:	1c f4       	brge	.+6      	; 0x16d8 <LCD_voidSendChar+0x8a>
		__ticks = 1;
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	88 8b       	std	Y+16, r24	; 0x10
    16d6:	91 c0       	rjmp	.+290    	; 0x17fa <LCD_voidSendChar+0x1ac>
	else if (__tmp > 255)
    16d8:	69 89       	ldd	r22, Y+17	; 0x11
    16da:	7a 89       	ldd	r23, Y+18	; 0x12
    16dc:	8b 89       	ldd	r24, Y+19	; 0x13
    16de:	9c 89       	ldd	r25, Y+20	; 0x14
    16e0:	20 e0       	ldi	r18, 0x00	; 0
    16e2:	30 e0       	ldi	r19, 0x00	; 0
    16e4:	4f e7       	ldi	r20, 0x7F	; 127
    16e6:	53 e4       	ldi	r21, 0x43	; 67
    16e8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    16ec:	18 16       	cp	r1, r24
    16ee:	0c f0       	brlt	.+2      	; 0x16f2 <LCD_voidSendChar+0xa4>
    16f0:	7b c0       	rjmp	.+246    	; 0x17e8 <LCD_voidSendChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
    16f2:	6d 89       	ldd	r22, Y+21	; 0x15
    16f4:	7e 89       	ldd	r23, Y+22	; 0x16
    16f6:	8f 89       	ldd	r24, Y+23	; 0x17
    16f8:	98 8d       	ldd	r25, Y+24	; 0x18
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	30 e0       	ldi	r19, 0x00	; 0
    16fe:	4a e7       	ldi	r20, 0x7A	; 122
    1700:	54 e4       	ldi	r21, 0x44	; 68
    1702:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1706:	dc 01       	movw	r26, r24
    1708:	cb 01       	movw	r24, r22
    170a:	8c 87       	std	Y+12, r24	; 0x0c
    170c:	9d 87       	std	Y+13, r25	; 0x0d
    170e:	ae 87       	std	Y+14, r26	; 0x0e
    1710:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1712:	6c 85       	ldd	r22, Y+12	; 0x0c
    1714:	7d 85       	ldd	r23, Y+13	; 0x0d
    1716:	8e 85       	ldd	r24, Y+14	; 0x0e
    1718:	9f 85       	ldd	r25, Y+15	; 0x0f
    171a:	20 e0       	ldi	r18, 0x00	; 0
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	4a ef       	ldi	r20, 0xFA	; 250
    1720:	54 e4       	ldi	r21, 0x44	; 68
    1722:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1726:	dc 01       	movw	r26, r24
    1728:	cb 01       	movw	r24, r22
    172a:	88 87       	std	Y+8, r24	; 0x08
    172c:	99 87       	std	Y+9, r25	; 0x09
    172e:	aa 87       	std	Y+10, r26	; 0x0a
    1730:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1732:	68 85       	ldd	r22, Y+8	; 0x08
    1734:	79 85       	ldd	r23, Y+9	; 0x09
    1736:	8a 85       	ldd	r24, Y+10	; 0x0a
    1738:	9b 85       	ldd	r25, Y+11	; 0x0b
    173a:	20 e0       	ldi	r18, 0x00	; 0
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	40 e8       	ldi	r20, 0x80	; 128
    1740:	5f e3       	ldi	r21, 0x3F	; 63
    1742:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1746:	88 23       	and	r24, r24
    1748:	2c f4       	brge	.+10     	; 0x1754 <LCD_voidSendChar+0x106>
		__ticks = 1;
    174a:	81 e0       	ldi	r24, 0x01	; 1
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	9f 83       	std	Y+7, r25	; 0x07
    1750:	8e 83       	std	Y+6, r24	; 0x06
    1752:	3f c0       	rjmp	.+126    	; 0x17d2 <LCD_voidSendChar+0x184>
	else if (__tmp > 65535)
    1754:	68 85       	ldd	r22, Y+8	; 0x08
    1756:	79 85       	ldd	r23, Y+9	; 0x09
    1758:	8a 85       	ldd	r24, Y+10	; 0x0a
    175a:	9b 85       	ldd	r25, Y+11	; 0x0b
    175c:	20 e0       	ldi	r18, 0x00	; 0
    175e:	3f ef       	ldi	r19, 0xFF	; 255
    1760:	4f e7       	ldi	r20, 0x7F	; 127
    1762:	57 e4       	ldi	r21, 0x47	; 71
    1764:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1768:	18 16       	cp	r1, r24
    176a:	4c f5       	brge	.+82     	; 0x17be <LCD_voidSendChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    176c:	6c 85       	ldd	r22, Y+12	; 0x0c
    176e:	7d 85       	ldd	r23, Y+13	; 0x0d
    1770:	8e 85       	ldd	r24, Y+14	; 0x0e
    1772:	9f 85       	ldd	r25, Y+15	; 0x0f
    1774:	20 e0       	ldi	r18, 0x00	; 0
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	40 e2       	ldi	r20, 0x20	; 32
    177a:	51 e4       	ldi	r21, 0x41	; 65
    177c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1780:	dc 01       	movw	r26, r24
    1782:	cb 01       	movw	r24, r22
    1784:	bc 01       	movw	r22, r24
    1786:	cd 01       	movw	r24, r26
    1788:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    178c:	dc 01       	movw	r26, r24
    178e:	cb 01       	movw	r24, r22
    1790:	9f 83       	std	Y+7, r25	; 0x07
    1792:	8e 83       	std	Y+6, r24	; 0x06
    1794:	0f c0       	rjmp	.+30     	; 0x17b4 <LCD_voidSendChar+0x166>
    1796:	88 ec       	ldi	r24, 0xC8	; 200
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	9d 83       	std	Y+5, r25	; 0x05
    179c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    179e:	8c 81       	ldd	r24, Y+4	; 0x04
    17a0:	9d 81       	ldd	r25, Y+5	; 0x05
    17a2:	01 97       	sbiw	r24, 0x01	; 1
    17a4:	f1 f7       	brne	.-4      	; 0x17a2 <LCD_voidSendChar+0x154>
    17a6:	9d 83       	std	Y+5, r25	; 0x05
    17a8:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17aa:	8e 81       	ldd	r24, Y+6	; 0x06
    17ac:	9f 81       	ldd	r25, Y+7	; 0x07
    17ae:	01 97       	sbiw	r24, 0x01	; 1
    17b0:	9f 83       	std	Y+7, r25	; 0x07
    17b2:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17b4:	8e 81       	ldd	r24, Y+6	; 0x06
    17b6:	9f 81       	ldd	r25, Y+7	; 0x07
    17b8:	00 97       	sbiw	r24, 0x00	; 0
    17ba:	69 f7       	brne	.-38     	; 0x1796 <LCD_voidSendChar+0x148>
    17bc:	24 c0       	rjmp	.+72     	; 0x1806 <LCD_voidSendChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17be:	68 85       	ldd	r22, Y+8	; 0x08
    17c0:	79 85       	ldd	r23, Y+9	; 0x09
    17c2:	8a 85       	ldd	r24, Y+10	; 0x0a
    17c4:	9b 85       	ldd	r25, Y+11	; 0x0b
    17c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17ca:	dc 01       	movw	r26, r24
    17cc:	cb 01       	movw	r24, r22
    17ce:	9f 83       	std	Y+7, r25	; 0x07
    17d0:	8e 83       	std	Y+6, r24	; 0x06
    17d2:	8e 81       	ldd	r24, Y+6	; 0x06
    17d4:	9f 81       	ldd	r25, Y+7	; 0x07
    17d6:	9b 83       	std	Y+3, r25	; 0x03
    17d8:	8a 83       	std	Y+2, r24	; 0x02
    17da:	8a 81       	ldd	r24, Y+2	; 0x02
    17dc:	9b 81       	ldd	r25, Y+3	; 0x03
    17de:	01 97       	sbiw	r24, 0x01	; 1
    17e0:	f1 f7       	brne	.-4      	; 0x17de <LCD_voidSendChar+0x190>
    17e2:	9b 83       	std	Y+3, r25	; 0x03
    17e4:	8a 83       	std	Y+2, r24	; 0x02
    17e6:	0f c0       	rjmp	.+30     	; 0x1806 <LCD_voidSendChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    17e8:	69 89       	ldd	r22, Y+17	; 0x11
    17ea:	7a 89       	ldd	r23, Y+18	; 0x12
    17ec:	8b 89       	ldd	r24, Y+19	; 0x13
    17ee:	9c 89       	ldd	r25, Y+20	; 0x14
    17f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17f4:	dc 01       	movw	r26, r24
    17f6:	cb 01       	movw	r24, r22
    17f8:	88 8b       	std	Y+16, r24	; 0x10
    17fa:	88 89       	ldd	r24, Y+16	; 0x10
    17fc:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	8a 95       	dec	r24
    1802:	f1 f7       	brne	.-4      	; 0x1800 <LCD_voidSendChar+0x1b2>
    1804:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);

	/*E = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_LOW);
    1806:	82 e0       	ldi	r24, 0x02	; 2
    1808:	62 e0       	ldi	r22, 0x02	; 2
    180a:	40 e0       	ldi	r20, 0x00	; 0
    180c:	0e 94 6e 16 	call	0x2cdc	; 0x2cdc <DIO_voidSetPinValue>

	/*E = 0*/
	DIO_voidSetPinValue(LCD_u8_CONTROL_PORT, DIO_u8_PIN2, DIO_u8_LOW);

#endif
}
    1810:	69 96       	adiw	r28, 0x19	; 25
    1812:	0f b6       	in	r0, 0x3f	; 63
    1814:	f8 94       	cli
    1816:	de bf       	out	0x3e, r29	; 62
    1818:	0f be       	out	0x3f, r0	; 63
    181a:	cd bf       	out	0x3d, r28	; 61
    181c:	cf 91       	pop	r28
    181e:	df 91       	pop	r29
    1820:	08 95       	ret

00001822 <LCD_voideInit>:
void LCD_voideInit(void)
{
    1822:	0f 93       	push	r16
    1824:	1f 93       	push	r17
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
    182e:	cc 54       	subi	r28, 0x4C	; 76
    1830:	d0 40       	sbci	r29, 0x00	; 0
    1832:	0f b6       	in	r0, 0x3f	; 63
    1834:	f8 94       	cli
    1836:	de bf       	out	0x3e, r29	; 62
    1838:	0f be       	out	0x3f, r0	; 63
    183a:	cd bf       	out	0x3d, r28	; 61
    183c:	fe 01       	movw	r30, r28
    183e:	e7 5b       	subi	r30, 0xB7	; 183
    1840:	ff 4f       	sbci	r31, 0xFF	; 255
    1842:	80 e0       	ldi	r24, 0x00	; 0
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	ac e0       	ldi	r26, 0x0C	; 12
    1848:	b2 e4       	ldi	r27, 0x42	; 66
    184a:	80 83       	st	Z, r24
    184c:	91 83       	std	Z+1, r25	; 0x01
    184e:	a2 83       	std	Z+2, r26	; 0x02
    1850:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1852:	8e 01       	movw	r16, r28
    1854:	0b 5b       	subi	r16, 0xBB	; 187
    1856:	1f 4f       	sbci	r17, 0xFF	; 255
    1858:	fe 01       	movw	r30, r28
    185a:	e7 5b       	subi	r30, 0xB7	; 183
    185c:	ff 4f       	sbci	r31, 0xFF	; 255
    185e:	60 81       	ld	r22, Z
    1860:	71 81       	ldd	r23, Z+1	; 0x01
    1862:	82 81       	ldd	r24, Z+2	; 0x02
    1864:	93 81       	ldd	r25, Z+3	; 0x03
    1866:	20 e0       	ldi	r18, 0x00	; 0
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	4a ef       	ldi	r20, 0xFA	; 250
    186c:	54 e4       	ldi	r21, 0x44	; 68
    186e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1872:	dc 01       	movw	r26, r24
    1874:	cb 01       	movw	r24, r22
    1876:	f8 01       	movw	r30, r16
    1878:	80 83       	st	Z, r24
    187a:	91 83       	std	Z+1, r25	; 0x01
    187c:	a2 83       	std	Z+2, r26	; 0x02
    187e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1880:	fe 01       	movw	r30, r28
    1882:	eb 5b       	subi	r30, 0xBB	; 187
    1884:	ff 4f       	sbci	r31, 0xFF	; 255
    1886:	60 81       	ld	r22, Z
    1888:	71 81       	ldd	r23, Z+1	; 0x01
    188a:	82 81       	ldd	r24, Z+2	; 0x02
    188c:	93 81       	ldd	r25, Z+3	; 0x03
    188e:	20 e0       	ldi	r18, 0x00	; 0
    1890:	30 e0       	ldi	r19, 0x00	; 0
    1892:	40 e8       	ldi	r20, 0x80	; 128
    1894:	5f e3       	ldi	r21, 0x3F	; 63
    1896:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    189a:	88 23       	and	r24, r24
    189c:	44 f4       	brge	.+16     	; 0x18ae <LCD_voideInit+0x8c>
		__ticks = 1;
    189e:	fe 01       	movw	r30, r28
    18a0:	ed 5b       	subi	r30, 0xBD	; 189
    18a2:	ff 4f       	sbci	r31, 0xFF	; 255
    18a4:	81 e0       	ldi	r24, 0x01	; 1
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	91 83       	std	Z+1, r25	; 0x01
    18aa:	80 83       	st	Z, r24
    18ac:	64 c0       	rjmp	.+200    	; 0x1976 <LCD_voideInit+0x154>
	else if (__tmp > 65535)
    18ae:	fe 01       	movw	r30, r28
    18b0:	eb 5b       	subi	r30, 0xBB	; 187
    18b2:	ff 4f       	sbci	r31, 0xFF	; 255
    18b4:	60 81       	ld	r22, Z
    18b6:	71 81       	ldd	r23, Z+1	; 0x01
    18b8:	82 81       	ldd	r24, Z+2	; 0x02
    18ba:	93 81       	ldd	r25, Z+3	; 0x03
    18bc:	20 e0       	ldi	r18, 0x00	; 0
    18be:	3f ef       	ldi	r19, 0xFF	; 255
    18c0:	4f e7       	ldi	r20, 0x7F	; 127
    18c2:	57 e4       	ldi	r21, 0x47	; 71
    18c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    18c8:	18 16       	cp	r1, r24
    18ca:	0c f0       	brlt	.+2      	; 0x18ce <LCD_voideInit+0xac>
    18cc:	43 c0       	rjmp	.+134    	; 0x1954 <LCD_voideInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18ce:	fe 01       	movw	r30, r28
    18d0:	e7 5b       	subi	r30, 0xB7	; 183
    18d2:	ff 4f       	sbci	r31, 0xFF	; 255
    18d4:	60 81       	ld	r22, Z
    18d6:	71 81       	ldd	r23, Z+1	; 0x01
    18d8:	82 81       	ldd	r24, Z+2	; 0x02
    18da:	93 81       	ldd	r25, Z+3	; 0x03
    18dc:	20 e0       	ldi	r18, 0x00	; 0
    18de:	30 e0       	ldi	r19, 0x00	; 0
    18e0:	40 e2       	ldi	r20, 0x20	; 32
    18e2:	51 e4       	ldi	r21, 0x41	; 65
    18e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18e8:	dc 01       	movw	r26, r24
    18ea:	cb 01       	movw	r24, r22
    18ec:	8e 01       	movw	r16, r28
    18ee:	0d 5b       	subi	r16, 0xBD	; 189
    18f0:	1f 4f       	sbci	r17, 0xFF	; 255
    18f2:	bc 01       	movw	r22, r24
    18f4:	cd 01       	movw	r24, r26
    18f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18fa:	dc 01       	movw	r26, r24
    18fc:	cb 01       	movw	r24, r22
    18fe:	f8 01       	movw	r30, r16
    1900:	91 83       	std	Z+1, r25	; 0x01
    1902:	80 83       	st	Z, r24
    1904:	1f c0       	rjmp	.+62     	; 0x1944 <LCD_voideInit+0x122>
    1906:	fe 01       	movw	r30, r28
    1908:	ef 5b       	subi	r30, 0xBF	; 191
    190a:	ff 4f       	sbci	r31, 0xFF	; 255
    190c:	88 ec       	ldi	r24, 0xC8	; 200
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	91 83       	std	Z+1, r25	; 0x01
    1912:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1914:	fe 01       	movw	r30, r28
    1916:	ef 5b       	subi	r30, 0xBF	; 191
    1918:	ff 4f       	sbci	r31, 0xFF	; 255
    191a:	80 81       	ld	r24, Z
    191c:	91 81       	ldd	r25, Z+1	; 0x01
    191e:	01 97       	sbiw	r24, 0x01	; 1
    1920:	f1 f7       	brne	.-4      	; 0x191e <LCD_voideInit+0xfc>
    1922:	fe 01       	movw	r30, r28
    1924:	ef 5b       	subi	r30, 0xBF	; 191
    1926:	ff 4f       	sbci	r31, 0xFF	; 255
    1928:	91 83       	std	Z+1, r25	; 0x01
    192a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    192c:	de 01       	movw	r26, r28
    192e:	ad 5b       	subi	r26, 0xBD	; 189
    1930:	bf 4f       	sbci	r27, 0xFF	; 255
    1932:	fe 01       	movw	r30, r28
    1934:	ed 5b       	subi	r30, 0xBD	; 189
    1936:	ff 4f       	sbci	r31, 0xFF	; 255
    1938:	80 81       	ld	r24, Z
    193a:	91 81       	ldd	r25, Z+1	; 0x01
    193c:	01 97       	sbiw	r24, 0x01	; 1
    193e:	11 96       	adiw	r26, 0x01	; 1
    1940:	9c 93       	st	X, r25
    1942:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1944:	fe 01       	movw	r30, r28
    1946:	ed 5b       	subi	r30, 0xBD	; 189
    1948:	ff 4f       	sbci	r31, 0xFF	; 255
    194a:	80 81       	ld	r24, Z
    194c:	91 81       	ldd	r25, Z+1	; 0x01
    194e:	00 97       	sbiw	r24, 0x00	; 0
    1950:	d1 f6       	brne	.-76     	; 0x1906 <LCD_voideInit+0xe4>
    1952:	24 c0       	rjmp	.+72     	; 0x199c <LCD_voideInit+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1954:	8e 01       	movw	r16, r28
    1956:	0d 5b       	subi	r16, 0xBD	; 189
    1958:	1f 4f       	sbci	r17, 0xFF	; 255
    195a:	fe 01       	movw	r30, r28
    195c:	eb 5b       	subi	r30, 0xBB	; 187
    195e:	ff 4f       	sbci	r31, 0xFF	; 255
    1960:	60 81       	ld	r22, Z
    1962:	71 81       	ldd	r23, Z+1	; 0x01
    1964:	82 81       	ldd	r24, Z+2	; 0x02
    1966:	93 81       	ldd	r25, Z+3	; 0x03
    1968:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    196c:	dc 01       	movw	r26, r24
    196e:	cb 01       	movw	r24, r22
    1970:	f8 01       	movw	r30, r16
    1972:	91 83       	std	Z+1, r25	; 0x01
    1974:	80 83       	st	Z, r24
    1976:	fe 01       	movw	r30, r28
    1978:	ed 5b       	subi	r30, 0xBD	; 189
    197a:	ff 4f       	sbci	r31, 0xFF	; 255
    197c:	80 81       	ld	r24, Z
    197e:	91 81       	ldd	r25, Z+1	; 0x01
    1980:	fe 01       	movw	r30, r28
    1982:	ff 96       	adiw	r30, 0x3f	; 63
    1984:	91 83       	std	Z+1, r25	; 0x01
    1986:	80 83       	st	Z, r24
    1988:	fe 01       	movw	r30, r28
    198a:	ff 96       	adiw	r30, 0x3f	; 63
    198c:	80 81       	ld	r24, Z
    198e:	91 81       	ldd	r25, Z+1	; 0x01
    1990:	01 97       	sbiw	r24, 0x01	; 1
    1992:	f1 f7       	brne	.-4      	; 0x1990 <LCD_voideInit+0x16e>
    1994:	fe 01       	movw	r30, r28
    1996:	ff 96       	adiw	r30, 0x3f	; 63
    1998:	91 83       	std	Z+1, r25	; 0x01
    199a:	80 83       	st	Z, r24
#if LCD_u8_MODE == LCD_u8_MODE_8BIT
	_delay_ms(35);
	// Function set cmd
	LCD_voidSendCmnd(0b00111000); // set for 8bits
    199c:	88 e3       	ldi	r24, 0x38	; 56
    199e:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    19a2:	80 e0       	ldi	r24, 0x00	; 0
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	a0 e2       	ldi	r26, 0x20	; 32
    19a8:	b2 e4       	ldi	r27, 0x42	; 66
    19aa:	8b af       	std	Y+59, r24	; 0x3b
    19ac:	9c af       	std	Y+60, r25	; 0x3c
    19ae:	ad af       	std	Y+61, r26	; 0x3d
    19b0:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    19b2:	6b ad       	ldd	r22, Y+59	; 0x3b
    19b4:	7c ad       	ldd	r23, Y+60	; 0x3c
    19b6:	8d ad       	ldd	r24, Y+61	; 0x3d
    19b8:	9e ad       	ldd	r25, Y+62	; 0x3e
    19ba:	2b ea       	ldi	r18, 0xAB	; 171
    19bc:	3a ea       	ldi	r19, 0xAA	; 170
    19be:	4a e2       	ldi	r20, 0x2A	; 42
    19c0:	50 e4       	ldi	r21, 0x40	; 64
    19c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19c6:	dc 01       	movw	r26, r24
    19c8:	cb 01       	movw	r24, r22
    19ca:	8f ab       	std	Y+55, r24	; 0x37
    19cc:	98 af       	std	Y+56, r25	; 0x38
    19ce:	a9 af       	std	Y+57, r26	; 0x39
    19d0:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    19d2:	6f a9       	ldd	r22, Y+55	; 0x37
    19d4:	78 ad       	ldd	r23, Y+56	; 0x38
    19d6:	89 ad       	ldd	r24, Y+57	; 0x39
    19d8:	9a ad       	ldd	r25, Y+58	; 0x3a
    19da:	20 e0       	ldi	r18, 0x00	; 0
    19dc:	30 e0       	ldi	r19, 0x00	; 0
    19de:	40 e8       	ldi	r20, 0x80	; 128
    19e0:	5f e3       	ldi	r21, 0x3F	; 63
    19e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    19e6:	88 23       	and	r24, r24
    19e8:	1c f4       	brge	.+6      	; 0x19f0 <LCD_voideInit+0x1ce>
		__ticks = 1;
    19ea:	81 e0       	ldi	r24, 0x01	; 1
    19ec:	8e ab       	std	Y+54, r24	; 0x36
    19ee:	91 c0       	rjmp	.+290    	; 0x1b12 <LCD_voideInit+0x2f0>
	else if (__tmp > 255)
    19f0:	6f a9       	ldd	r22, Y+55	; 0x37
    19f2:	78 ad       	ldd	r23, Y+56	; 0x38
    19f4:	89 ad       	ldd	r24, Y+57	; 0x39
    19f6:	9a ad       	ldd	r25, Y+58	; 0x3a
    19f8:	20 e0       	ldi	r18, 0x00	; 0
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	4f e7       	ldi	r20, 0x7F	; 127
    19fe:	53 e4       	ldi	r21, 0x43	; 67
    1a00:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a04:	18 16       	cp	r1, r24
    1a06:	0c f0       	brlt	.+2      	; 0x1a0a <LCD_voideInit+0x1e8>
    1a08:	7b c0       	rjmp	.+246    	; 0x1b00 <LCD_voideInit+0x2de>
	{
		_delay_ms(__us / 1000.0);
    1a0a:	6b ad       	ldd	r22, Y+59	; 0x3b
    1a0c:	7c ad       	ldd	r23, Y+60	; 0x3c
    1a0e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1a10:	9e ad       	ldd	r25, Y+62	; 0x3e
    1a12:	20 e0       	ldi	r18, 0x00	; 0
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	4a e7       	ldi	r20, 0x7A	; 122
    1a18:	54 e4       	ldi	r21, 0x44	; 68
    1a1a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1a1e:	dc 01       	movw	r26, r24
    1a20:	cb 01       	movw	r24, r22
    1a22:	8a ab       	std	Y+50, r24	; 0x32
    1a24:	9b ab       	std	Y+51, r25	; 0x33
    1a26:	ac ab       	std	Y+52, r26	; 0x34
    1a28:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a2a:	6a a9       	ldd	r22, Y+50	; 0x32
    1a2c:	7b a9       	ldd	r23, Y+51	; 0x33
    1a2e:	8c a9       	ldd	r24, Y+52	; 0x34
    1a30:	9d a9       	ldd	r25, Y+53	; 0x35
    1a32:	20 e0       	ldi	r18, 0x00	; 0
    1a34:	30 e0       	ldi	r19, 0x00	; 0
    1a36:	4a ef       	ldi	r20, 0xFA	; 250
    1a38:	54 e4       	ldi	r21, 0x44	; 68
    1a3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a3e:	dc 01       	movw	r26, r24
    1a40:	cb 01       	movw	r24, r22
    1a42:	8e a7       	std	Y+46, r24	; 0x2e
    1a44:	9f a7       	std	Y+47, r25	; 0x2f
    1a46:	a8 ab       	std	Y+48, r26	; 0x30
    1a48:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    1a4a:	6e a5       	ldd	r22, Y+46	; 0x2e
    1a4c:	7f a5       	ldd	r23, Y+47	; 0x2f
    1a4e:	88 a9       	ldd	r24, Y+48	; 0x30
    1a50:	99 a9       	ldd	r25, Y+49	; 0x31
    1a52:	20 e0       	ldi	r18, 0x00	; 0
    1a54:	30 e0       	ldi	r19, 0x00	; 0
    1a56:	40 e8       	ldi	r20, 0x80	; 128
    1a58:	5f e3       	ldi	r21, 0x3F	; 63
    1a5a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a5e:	88 23       	and	r24, r24
    1a60:	2c f4       	brge	.+10     	; 0x1a6c <LCD_voideInit+0x24a>
		__ticks = 1;
    1a62:	81 e0       	ldi	r24, 0x01	; 1
    1a64:	90 e0       	ldi	r25, 0x00	; 0
    1a66:	9d a7       	std	Y+45, r25	; 0x2d
    1a68:	8c a7       	std	Y+44, r24	; 0x2c
    1a6a:	3f c0       	rjmp	.+126    	; 0x1aea <LCD_voideInit+0x2c8>
	else if (__tmp > 65535)
    1a6c:	6e a5       	ldd	r22, Y+46	; 0x2e
    1a6e:	7f a5       	ldd	r23, Y+47	; 0x2f
    1a70:	88 a9       	ldd	r24, Y+48	; 0x30
    1a72:	99 a9       	ldd	r25, Y+49	; 0x31
    1a74:	20 e0       	ldi	r18, 0x00	; 0
    1a76:	3f ef       	ldi	r19, 0xFF	; 255
    1a78:	4f e7       	ldi	r20, 0x7F	; 127
    1a7a:	57 e4       	ldi	r21, 0x47	; 71
    1a7c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a80:	18 16       	cp	r1, r24
    1a82:	4c f5       	brge	.+82     	; 0x1ad6 <LCD_voideInit+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a84:	6a a9       	ldd	r22, Y+50	; 0x32
    1a86:	7b a9       	ldd	r23, Y+51	; 0x33
    1a88:	8c a9       	ldd	r24, Y+52	; 0x34
    1a8a:	9d a9       	ldd	r25, Y+53	; 0x35
    1a8c:	20 e0       	ldi	r18, 0x00	; 0
    1a8e:	30 e0       	ldi	r19, 0x00	; 0
    1a90:	40 e2       	ldi	r20, 0x20	; 32
    1a92:	51 e4       	ldi	r21, 0x41	; 65
    1a94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a98:	dc 01       	movw	r26, r24
    1a9a:	cb 01       	movw	r24, r22
    1a9c:	bc 01       	movw	r22, r24
    1a9e:	cd 01       	movw	r24, r26
    1aa0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1aa4:	dc 01       	movw	r26, r24
    1aa6:	cb 01       	movw	r24, r22
    1aa8:	9d a7       	std	Y+45, r25	; 0x2d
    1aaa:	8c a7       	std	Y+44, r24	; 0x2c
    1aac:	0f c0       	rjmp	.+30     	; 0x1acc <LCD_voideInit+0x2aa>
    1aae:	88 ec       	ldi	r24, 0xC8	; 200
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	9b a7       	std	Y+43, r25	; 0x2b
    1ab4:	8a a7       	std	Y+42, r24	; 0x2a
    1ab6:	8a a5       	ldd	r24, Y+42	; 0x2a
    1ab8:	9b a5       	ldd	r25, Y+43	; 0x2b
    1aba:	01 97       	sbiw	r24, 0x01	; 1
    1abc:	f1 f7       	brne	.-4      	; 0x1aba <LCD_voideInit+0x298>
    1abe:	9b a7       	std	Y+43, r25	; 0x2b
    1ac0:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ac2:	8c a5       	ldd	r24, Y+44	; 0x2c
    1ac4:	9d a5       	ldd	r25, Y+45	; 0x2d
    1ac6:	01 97       	sbiw	r24, 0x01	; 1
    1ac8:	9d a7       	std	Y+45, r25	; 0x2d
    1aca:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1acc:	8c a5       	ldd	r24, Y+44	; 0x2c
    1ace:	9d a5       	ldd	r25, Y+45	; 0x2d
    1ad0:	00 97       	sbiw	r24, 0x00	; 0
    1ad2:	69 f7       	brne	.-38     	; 0x1aae <LCD_voideInit+0x28c>
    1ad4:	24 c0       	rjmp	.+72     	; 0x1b1e <LCD_voideInit+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ad6:	6e a5       	ldd	r22, Y+46	; 0x2e
    1ad8:	7f a5       	ldd	r23, Y+47	; 0x2f
    1ada:	88 a9       	ldd	r24, Y+48	; 0x30
    1adc:	99 a9       	ldd	r25, Y+49	; 0x31
    1ade:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ae2:	dc 01       	movw	r26, r24
    1ae4:	cb 01       	movw	r24, r22
    1ae6:	9d a7       	std	Y+45, r25	; 0x2d
    1ae8:	8c a7       	std	Y+44, r24	; 0x2c
    1aea:	8c a5       	ldd	r24, Y+44	; 0x2c
    1aec:	9d a5       	ldd	r25, Y+45	; 0x2d
    1aee:	99 a7       	std	Y+41, r25	; 0x29
    1af0:	88 a7       	std	Y+40, r24	; 0x28
    1af2:	88 a5       	ldd	r24, Y+40	; 0x28
    1af4:	99 a5       	ldd	r25, Y+41	; 0x29
    1af6:	01 97       	sbiw	r24, 0x01	; 1
    1af8:	f1 f7       	brne	.-4      	; 0x1af6 <LCD_voideInit+0x2d4>
    1afa:	99 a7       	std	Y+41, r25	; 0x29
    1afc:	88 a7       	std	Y+40, r24	; 0x28
    1afe:	0f c0       	rjmp	.+30     	; 0x1b1e <LCD_voideInit+0x2fc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1b00:	6f a9       	ldd	r22, Y+55	; 0x37
    1b02:	78 ad       	ldd	r23, Y+56	; 0x38
    1b04:	89 ad       	ldd	r24, Y+57	; 0x39
    1b06:	9a ad       	ldd	r25, Y+58	; 0x3a
    1b08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b0c:	dc 01       	movw	r26, r24
    1b0e:	cb 01       	movw	r24, r22
    1b10:	8e ab       	std	Y+54, r24	; 0x36
    1b12:	8e a9       	ldd	r24, Y+54	; 0x36
    1b14:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1b16:	8f a1       	ldd	r24, Y+39	; 0x27
    1b18:	8a 95       	dec	r24
    1b1a:	f1 f7       	brne	.-4      	; 0x1b18 <LCD_voideInit+0x2f6>
    1b1c:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(40);
	LCD_voidSendCmnd(0b00001111); // display ON/OFF command
    1b1e:	8f e0       	ldi	r24, 0x0F	; 15
    1b20:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    1b24:	80 e0       	ldi	r24, 0x00	; 0
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	a0 e2       	ldi	r26, 0x20	; 32
    1b2a:	b2 e4       	ldi	r27, 0x42	; 66
    1b2c:	8b a3       	std	Y+35, r24	; 0x23
    1b2e:	9c a3       	std	Y+36, r25	; 0x24
    1b30:	ad a3       	std	Y+37, r26	; 0x25
    1b32:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1b34:	6b a1       	ldd	r22, Y+35	; 0x23
    1b36:	7c a1       	ldd	r23, Y+36	; 0x24
    1b38:	8d a1       	ldd	r24, Y+37	; 0x25
    1b3a:	9e a1       	ldd	r25, Y+38	; 0x26
    1b3c:	2b ea       	ldi	r18, 0xAB	; 171
    1b3e:	3a ea       	ldi	r19, 0xAA	; 170
    1b40:	4a e2       	ldi	r20, 0x2A	; 42
    1b42:	50 e4       	ldi	r21, 0x40	; 64
    1b44:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b48:	dc 01       	movw	r26, r24
    1b4a:	cb 01       	movw	r24, r22
    1b4c:	8f 8f       	std	Y+31, r24	; 0x1f
    1b4e:	98 a3       	std	Y+32, r25	; 0x20
    1b50:	a9 a3       	std	Y+33, r26	; 0x21
    1b52:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1b54:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1b56:	78 a1       	ldd	r23, Y+32	; 0x20
    1b58:	89 a1       	ldd	r24, Y+33	; 0x21
    1b5a:	9a a1       	ldd	r25, Y+34	; 0x22
    1b5c:	20 e0       	ldi	r18, 0x00	; 0
    1b5e:	30 e0       	ldi	r19, 0x00	; 0
    1b60:	40 e8       	ldi	r20, 0x80	; 128
    1b62:	5f e3       	ldi	r21, 0x3F	; 63
    1b64:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b68:	88 23       	and	r24, r24
    1b6a:	1c f4       	brge	.+6      	; 0x1b72 <LCD_voideInit+0x350>
		__ticks = 1;
    1b6c:	81 e0       	ldi	r24, 0x01	; 1
    1b6e:	8e 8f       	std	Y+30, r24	; 0x1e
    1b70:	91 c0       	rjmp	.+290    	; 0x1c94 <LCD_voideInit+0x472>
	else if (__tmp > 255)
    1b72:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1b74:	78 a1       	ldd	r23, Y+32	; 0x20
    1b76:	89 a1       	ldd	r24, Y+33	; 0x21
    1b78:	9a a1       	ldd	r25, Y+34	; 0x22
    1b7a:	20 e0       	ldi	r18, 0x00	; 0
    1b7c:	30 e0       	ldi	r19, 0x00	; 0
    1b7e:	4f e7       	ldi	r20, 0x7F	; 127
    1b80:	53 e4       	ldi	r21, 0x43	; 67
    1b82:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b86:	18 16       	cp	r1, r24
    1b88:	0c f0       	brlt	.+2      	; 0x1b8c <LCD_voideInit+0x36a>
    1b8a:	7b c0       	rjmp	.+246    	; 0x1c82 <LCD_voideInit+0x460>
	{
		_delay_ms(__us / 1000.0);
    1b8c:	6b a1       	ldd	r22, Y+35	; 0x23
    1b8e:	7c a1       	ldd	r23, Y+36	; 0x24
    1b90:	8d a1       	ldd	r24, Y+37	; 0x25
    1b92:	9e a1       	ldd	r25, Y+38	; 0x26
    1b94:	20 e0       	ldi	r18, 0x00	; 0
    1b96:	30 e0       	ldi	r19, 0x00	; 0
    1b98:	4a e7       	ldi	r20, 0x7A	; 122
    1b9a:	54 e4       	ldi	r21, 0x44	; 68
    1b9c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1ba0:	dc 01       	movw	r26, r24
    1ba2:	cb 01       	movw	r24, r22
    1ba4:	8a 8f       	std	Y+26, r24	; 0x1a
    1ba6:	9b 8f       	std	Y+27, r25	; 0x1b
    1ba8:	ac 8f       	std	Y+28, r26	; 0x1c
    1baa:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bac:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1bae:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1bb0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1bb2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1bb4:	20 e0       	ldi	r18, 0x00	; 0
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	4a ef       	ldi	r20, 0xFA	; 250
    1bba:	54 e4       	ldi	r21, 0x44	; 68
    1bbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc0:	dc 01       	movw	r26, r24
    1bc2:	cb 01       	movw	r24, r22
    1bc4:	8e 8b       	std	Y+22, r24	; 0x16
    1bc6:	9f 8b       	std	Y+23, r25	; 0x17
    1bc8:	a8 8f       	std	Y+24, r26	; 0x18
    1bca:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1bcc:	6e 89       	ldd	r22, Y+22	; 0x16
    1bce:	7f 89       	ldd	r23, Y+23	; 0x17
    1bd0:	88 8d       	ldd	r24, Y+24	; 0x18
    1bd2:	99 8d       	ldd	r25, Y+25	; 0x19
    1bd4:	20 e0       	ldi	r18, 0x00	; 0
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	40 e8       	ldi	r20, 0x80	; 128
    1bda:	5f e3       	ldi	r21, 0x3F	; 63
    1bdc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1be0:	88 23       	and	r24, r24
    1be2:	2c f4       	brge	.+10     	; 0x1bee <LCD_voideInit+0x3cc>
		__ticks = 1;
    1be4:	81 e0       	ldi	r24, 0x01	; 1
    1be6:	90 e0       	ldi	r25, 0x00	; 0
    1be8:	9d 8b       	std	Y+21, r25	; 0x15
    1bea:	8c 8b       	std	Y+20, r24	; 0x14
    1bec:	3f c0       	rjmp	.+126    	; 0x1c6c <LCD_voideInit+0x44a>
	else if (__tmp > 65535)
    1bee:	6e 89       	ldd	r22, Y+22	; 0x16
    1bf0:	7f 89       	ldd	r23, Y+23	; 0x17
    1bf2:	88 8d       	ldd	r24, Y+24	; 0x18
    1bf4:	99 8d       	ldd	r25, Y+25	; 0x19
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	3f ef       	ldi	r19, 0xFF	; 255
    1bfa:	4f e7       	ldi	r20, 0x7F	; 127
    1bfc:	57 e4       	ldi	r21, 0x47	; 71
    1bfe:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c02:	18 16       	cp	r1, r24
    1c04:	4c f5       	brge	.+82     	; 0x1c58 <LCD_voideInit+0x436>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c06:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1c08:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1c0a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c0c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c0e:	20 e0       	ldi	r18, 0x00	; 0
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	40 e2       	ldi	r20, 0x20	; 32
    1c14:	51 e4       	ldi	r21, 0x41	; 65
    1c16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c1a:	dc 01       	movw	r26, r24
    1c1c:	cb 01       	movw	r24, r22
    1c1e:	bc 01       	movw	r22, r24
    1c20:	cd 01       	movw	r24, r26
    1c22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c26:	dc 01       	movw	r26, r24
    1c28:	cb 01       	movw	r24, r22
    1c2a:	9d 8b       	std	Y+21, r25	; 0x15
    1c2c:	8c 8b       	std	Y+20, r24	; 0x14
    1c2e:	0f c0       	rjmp	.+30     	; 0x1c4e <LCD_voideInit+0x42c>
    1c30:	88 ec       	ldi	r24, 0xC8	; 200
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	9b 8b       	std	Y+19, r25	; 0x13
    1c36:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c38:	8a 89       	ldd	r24, Y+18	; 0x12
    1c3a:	9b 89       	ldd	r25, Y+19	; 0x13
    1c3c:	01 97       	sbiw	r24, 0x01	; 1
    1c3e:	f1 f7       	brne	.-4      	; 0x1c3c <LCD_voideInit+0x41a>
    1c40:	9b 8b       	std	Y+19, r25	; 0x13
    1c42:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c44:	8c 89       	ldd	r24, Y+20	; 0x14
    1c46:	9d 89       	ldd	r25, Y+21	; 0x15
    1c48:	01 97       	sbiw	r24, 0x01	; 1
    1c4a:	9d 8b       	std	Y+21, r25	; 0x15
    1c4c:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c4e:	8c 89       	ldd	r24, Y+20	; 0x14
    1c50:	9d 89       	ldd	r25, Y+21	; 0x15
    1c52:	00 97       	sbiw	r24, 0x00	; 0
    1c54:	69 f7       	brne	.-38     	; 0x1c30 <LCD_voideInit+0x40e>
    1c56:	24 c0       	rjmp	.+72     	; 0x1ca0 <LCD_voideInit+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c58:	6e 89       	ldd	r22, Y+22	; 0x16
    1c5a:	7f 89       	ldd	r23, Y+23	; 0x17
    1c5c:	88 8d       	ldd	r24, Y+24	; 0x18
    1c5e:	99 8d       	ldd	r25, Y+25	; 0x19
    1c60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	9d 8b       	std	Y+21, r25	; 0x15
    1c6a:	8c 8b       	std	Y+20, r24	; 0x14
    1c6c:	8c 89       	ldd	r24, Y+20	; 0x14
    1c6e:	9d 89       	ldd	r25, Y+21	; 0x15
    1c70:	99 8b       	std	Y+17, r25	; 0x11
    1c72:	88 8b       	std	Y+16, r24	; 0x10
    1c74:	88 89       	ldd	r24, Y+16	; 0x10
    1c76:	99 89       	ldd	r25, Y+17	; 0x11
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <LCD_voideInit+0x456>
    1c7c:	99 8b       	std	Y+17, r25	; 0x11
    1c7e:	88 8b       	std	Y+16, r24	; 0x10
    1c80:	0f c0       	rjmp	.+30     	; 0x1ca0 <LCD_voideInit+0x47e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1c82:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1c84:	78 a1       	ldd	r23, Y+32	; 0x20
    1c86:	89 a1       	ldd	r24, Y+33	; 0x21
    1c88:	9a a1       	ldd	r25, Y+34	; 0x22
    1c8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c8e:	dc 01       	movw	r26, r24
    1c90:	cb 01       	movw	r24, r22
    1c92:	8e 8f       	std	Y+30, r24	; 0x1e
    1c94:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1c96:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1c98:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c9a:	8a 95       	dec	r24
    1c9c:	f1 f7       	brne	.-4      	; 0x1c9a <LCD_voideInit+0x478>
    1c9e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(40);
	LCD_voidSendCmnd(0x01); // clear 8 bits
    1ca0:	81 e0       	ldi	r24, 0x01	; 1
    1ca2:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    1ca6:	80 e0       	ldi	r24, 0x00	; 0
    1ca8:	90 e0       	ldi	r25, 0x00	; 0
    1caa:	a0 ea       	ldi	r26, 0xA0	; 160
    1cac:	b0 e4       	ldi	r27, 0x40	; 64
    1cae:	8b 87       	std	Y+11, r24	; 0x0b
    1cb0:	9c 87       	std	Y+12, r25	; 0x0c
    1cb2:	ad 87       	std	Y+13, r26	; 0x0d
    1cb4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cba:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cbe:	20 e0       	ldi	r18, 0x00	; 0
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	4a ef       	ldi	r20, 0xFA	; 250
    1cc4:	54 e4       	ldi	r21, 0x44	; 68
    1cc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cca:	dc 01       	movw	r26, r24
    1ccc:	cb 01       	movw	r24, r22
    1cce:	8f 83       	std	Y+7, r24	; 0x07
    1cd0:	98 87       	std	Y+8, r25	; 0x08
    1cd2:	a9 87       	std	Y+9, r26	; 0x09
    1cd4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cd6:	6f 81       	ldd	r22, Y+7	; 0x07
    1cd8:	78 85       	ldd	r23, Y+8	; 0x08
    1cda:	89 85       	ldd	r24, Y+9	; 0x09
    1cdc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	30 e0       	ldi	r19, 0x00	; 0
    1ce2:	40 e8       	ldi	r20, 0x80	; 128
    1ce4:	5f e3       	ldi	r21, 0x3F	; 63
    1ce6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cea:	88 23       	and	r24, r24
    1cec:	2c f4       	brge	.+10     	; 0x1cf8 <LCD_voideInit+0x4d6>
		__ticks = 1;
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	9e 83       	std	Y+6, r25	; 0x06
    1cf4:	8d 83       	std	Y+5, r24	; 0x05
    1cf6:	3f c0       	rjmp	.+126    	; 0x1d76 <LCD_voideInit+0x554>
	else if (__tmp > 65535)
    1cf8:	6f 81       	ldd	r22, Y+7	; 0x07
    1cfa:	78 85       	ldd	r23, Y+8	; 0x08
    1cfc:	89 85       	ldd	r24, Y+9	; 0x09
    1cfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d00:	20 e0       	ldi	r18, 0x00	; 0
    1d02:	3f ef       	ldi	r19, 0xFF	; 255
    1d04:	4f e7       	ldi	r20, 0x7F	; 127
    1d06:	57 e4       	ldi	r21, 0x47	; 71
    1d08:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d0c:	18 16       	cp	r1, r24
    1d0e:	4c f5       	brge	.+82     	; 0x1d62 <LCD_voideInit+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d10:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d12:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d14:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d16:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d18:	20 e0       	ldi	r18, 0x00	; 0
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e2       	ldi	r20, 0x20	; 32
    1d1e:	51 e4       	ldi	r21, 0x41	; 65
    1d20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d24:	dc 01       	movw	r26, r24
    1d26:	cb 01       	movw	r24, r22
    1d28:	bc 01       	movw	r22, r24
    1d2a:	cd 01       	movw	r24, r26
    1d2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d30:	dc 01       	movw	r26, r24
    1d32:	cb 01       	movw	r24, r22
    1d34:	9e 83       	std	Y+6, r25	; 0x06
    1d36:	8d 83       	std	Y+5, r24	; 0x05
    1d38:	0f c0       	rjmp	.+30     	; 0x1d58 <LCD_voideInit+0x536>
    1d3a:	88 ec       	ldi	r24, 0xC8	; 200
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	9c 83       	std	Y+4, r25	; 0x04
    1d40:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d42:	8b 81       	ldd	r24, Y+3	; 0x03
    1d44:	9c 81       	ldd	r25, Y+4	; 0x04
    1d46:	01 97       	sbiw	r24, 0x01	; 1
    1d48:	f1 f7       	brne	.-4      	; 0x1d46 <LCD_voideInit+0x524>
    1d4a:	9c 83       	std	Y+4, r25	; 0x04
    1d4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d50:	9e 81       	ldd	r25, Y+6	; 0x06
    1d52:	01 97       	sbiw	r24, 0x01	; 1
    1d54:	9e 83       	std	Y+6, r25	; 0x06
    1d56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d58:	8d 81       	ldd	r24, Y+5	; 0x05
    1d5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d5c:	00 97       	sbiw	r24, 0x00	; 0
    1d5e:	69 f7       	brne	.-38     	; 0x1d3a <LCD_voideInit+0x518>
    1d60:	14 c0       	rjmp	.+40     	; 0x1d8a <LCD_voideInit+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d62:	6f 81       	ldd	r22, Y+7	; 0x07
    1d64:	78 85       	ldd	r23, Y+8	; 0x08
    1d66:	89 85       	ldd	r24, Y+9	; 0x09
    1d68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d6e:	dc 01       	movw	r26, r24
    1d70:	cb 01       	movw	r24, r22
    1d72:	9e 83       	std	Y+6, r25	; 0x06
    1d74:	8d 83       	std	Y+5, r24	; 0x05
    1d76:	8d 81       	ldd	r24, Y+5	; 0x05
    1d78:	9e 81       	ldd	r25, Y+6	; 0x06
    1d7a:	9a 83       	std	Y+2, r25	; 0x02
    1d7c:	89 83       	std	Y+1, r24	; 0x01
    1d7e:	89 81       	ldd	r24, Y+1	; 0x01
    1d80:	9a 81       	ldd	r25, Y+2	; 0x02
    1d82:	01 97       	sbiw	r24, 0x01	; 1
    1d84:	f1 f7       	brne	.-4      	; 0x1d82 <LCD_voideInit+0x560>
    1d86:	9a 83       	std	Y+2, r25	; 0x02
    1d88:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
	LCD_voidSendCmnd(0b00000110); // set mood for 8 bits
    1d8a:	86 e0       	ldi	r24, 0x06	; 6
    1d8c:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
	LCD_voidSendCmnd(0x01); // clear 8 bits
	_delay_ms(5);
	LCD_voidSendCmnd(0b00000110); // set mood for 8 bits

#endif
}
    1d90:	c4 5b       	subi	r28, 0xB4	; 180
    1d92:	df 4f       	sbci	r29, 0xFF	; 255
    1d94:	0f b6       	in	r0, 0x3f	; 63
    1d96:	f8 94       	cli
    1d98:	de bf       	out	0x3e, r29	; 62
    1d9a:	0f be       	out	0x3f, r0	; 63
    1d9c:	cd bf       	out	0x3d, r28	; 61
    1d9e:	cf 91       	pop	r28
    1da0:	df 91       	pop	r29
    1da2:	1f 91       	pop	r17
    1da4:	0f 91       	pop	r16
    1da6:	08 95       	ret

00001da8 <LCD_u8GoToXY>:

u8 LCD_u8GoToXY(u8 COPY_u8LineNum, u8 Copy_u8location)
{
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	00 d0       	rcall	.+0      	; 0x1dae <LCD_u8GoToXY+0x6>
    1dae:	00 d0       	rcall	.+0      	; 0x1db0 <LCD_u8GoToXY+0x8>
    1db0:	0f 92       	push	r0
    1db2:	cd b7       	in	r28, 0x3d	; 61
    1db4:	de b7       	in	r29, 0x3e	; 62
    1db6:	8a 83       	std	Y+2, r24	; 0x02
    1db8:	6b 83       	std	Y+3, r22	; 0x03
	u8 local_u8Errorstate = STD_TYPES_OK;
    1dba:	81 e0       	ldi	r24, 0x01	; 1
    1dbc:	89 83       	std	Y+1, r24	; 0x01
	if (COPY_u8LineNum <= 39)
    1dbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc0:	88 32       	cpi	r24, 0x28	; 40
    1dc2:	e0 f4       	brcc	.+56     	; 0x1dfc <LCD_u8GoToXY+0x54>
	{
		switch (COPY_u8LineNum)
    1dc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc6:	28 2f       	mov	r18, r24
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	3d 83       	std	Y+5, r19	; 0x05
    1dcc:	2c 83       	std	Y+4, r18	; 0x04
    1dce:	8c 81       	ldd	r24, Y+4	; 0x04
    1dd0:	9d 81       	ldd	r25, Y+5	; 0x05
    1dd2:	00 97       	sbiw	r24, 0x00	; 0
    1dd4:	31 f0       	breq	.+12     	; 0x1de2 <LCD_u8GoToXY+0x3a>
    1dd6:	2c 81       	ldd	r18, Y+4	; 0x04
    1dd8:	3d 81       	ldd	r19, Y+5	; 0x05
    1dda:	21 30       	cpi	r18, 0x01	; 1
    1ddc:	31 05       	cpc	r19, r1
    1dde:	31 f0       	breq	.+12     	; 0x1dec <LCD_u8GoToXY+0x44>
    1de0:	0a c0       	rjmp	.+20     	; 0x1df6 <LCD_u8GoToXY+0x4e>
		{
		case LCD_u8_LINE1:
			LCD_voidSendCmnd(0x80 + Copy_u8location);
    1de2:	8b 81       	ldd	r24, Y+3	; 0x03
    1de4:	80 58       	subi	r24, 0x80	; 128
    1de6:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    1dea:	0a c0       	rjmp	.+20     	; 0x1e00 <LCD_u8GoToXY+0x58>
			break;
		case LCD_u8_LINE2:
			LCD_voidSendCmnd(0xC0 + Copy_u8location);
    1dec:	8b 81       	ldd	r24, Y+3	; 0x03
    1dee:	80 54       	subi	r24, 0x40	; 64
    1df0:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    1df4:	05 c0       	rjmp	.+10     	; 0x1e00 <LCD_u8GoToXY+0x58>
			break;
		default:
			local_u8Errorstate = STD_TYPES_OK;
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	89 83       	std	Y+1, r24	; 0x01
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <LCD_u8GoToXY+0x58>
		}
	}
	else
	{
		local_u8Errorstate = STD_TYPES_OK;
    1dfc:	81 e0       	ldi	r24, 0x01	; 1
    1dfe:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_u8Errorstate;
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e02:	0f 90       	pop	r0
    1e04:	0f 90       	pop	r0
    1e06:	0f 90       	pop	r0
    1e08:	0f 90       	pop	r0
    1e0a:	0f 90       	pop	r0
    1e0c:	cf 91       	pop	r28
    1e0e:	df 91       	pop	r29
    1e10:	08 95       	ret

00001e12 <LCD_voidClearScreen>:
void LCD_voidClearScreen()
{
    1e12:	df 93       	push	r29
    1e14:	cf 93       	push	r28
    1e16:	cd b7       	in	r28, 0x3d	; 61
    1e18:	de b7       	in	r29, 0x3e	; 62
    1e1a:	2e 97       	sbiw	r28, 0x0e	; 14
    1e1c:	0f b6       	in	r0, 0x3f	; 63
    1e1e:	f8 94       	cli
    1e20:	de bf       	out	0x3e, r29	; 62
    1e22:	0f be       	out	0x3f, r0	; 63
    1e24:	cd bf       	out	0x3d, r28	; 61
	LCD_voidSendCmnd(0x01);
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
    1e2c:	80 e0       	ldi	r24, 0x00	; 0
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	a0 e0       	ldi	r26, 0x00	; 0
    1e32:	b0 e4       	ldi	r27, 0x40	; 64
    1e34:	8b 87       	std	Y+11, r24	; 0x0b
    1e36:	9c 87       	std	Y+12, r25	; 0x0c
    1e38:	ad 87       	std	Y+13, r26	; 0x0d
    1e3a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e40:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e42:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e44:	20 e0       	ldi	r18, 0x00	; 0
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	4a ef       	ldi	r20, 0xFA	; 250
    1e4a:	54 e4       	ldi	r21, 0x44	; 68
    1e4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e50:	dc 01       	movw	r26, r24
    1e52:	cb 01       	movw	r24, r22
    1e54:	8f 83       	std	Y+7, r24	; 0x07
    1e56:	98 87       	std	Y+8, r25	; 0x08
    1e58:	a9 87       	std	Y+9, r26	; 0x09
    1e5a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e5c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e5e:	78 85       	ldd	r23, Y+8	; 0x08
    1e60:	89 85       	ldd	r24, Y+9	; 0x09
    1e62:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	40 e8       	ldi	r20, 0x80	; 128
    1e6a:	5f e3       	ldi	r21, 0x3F	; 63
    1e6c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e70:	88 23       	and	r24, r24
    1e72:	2c f4       	brge	.+10     	; 0x1e7e <LCD_voidClearScreen+0x6c>
		__ticks = 1;
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	9e 83       	std	Y+6, r25	; 0x06
    1e7a:	8d 83       	std	Y+5, r24	; 0x05
    1e7c:	3f c0       	rjmp	.+126    	; 0x1efc <LCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    1e7e:	6f 81       	ldd	r22, Y+7	; 0x07
    1e80:	78 85       	ldd	r23, Y+8	; 0x08
    1e82:	89 85       	ldd	r24, Y+9	; 0x09
    1e84:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e86:	20 e0       	ldi	r18, 0x00	; 0
    1e88:	3f ef       	ldi	r19, 0xFF	; 255
    1e8a:	4f e7       	ldi	r20, 0x7F	; 127
    1e8c:	57 e4       	ldi	r21, 0x47	; 71
    1e8e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e92:	18 16       	cp	r1, r24
    1e94:	4c f5       	brge	.+82     	; 0x1ee8 <LCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e96:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e98:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e9e:	20 e0       	ldi	r18, 0x00	; 0
    1ea0:	30 e0       	ldi	r19, 0x00	; 0
    1ea2:	40 e2       	ldi	r20, 0x20	; 32
    1ea4:	51 e4       	ldi	r21, 0x41	; 65
    1ea6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eaa:	dc 01       	movw	r26, r24
    1eac:	cb 01       	movw	r24, r22
    1eae:	bc 01       	movw	r22, r24
    1eb0:	cd 01       	movw	r24, r26
    1eb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eb6:	dc 01       	movw	r26, r24
    1eb8:	cb 01       	movw	r24, r22
    1eba:	9e 83       	std	Y+6, r25	; 0x06
    1ebc:	8d 83       	std	Y+5, r24	; 0x05
    1ebe:	0f c0       	rjmp	.+30     	; 0x1ede <LCD_voidClearScreen+0xcc>
    1ec0:	88 ec       	ldi	r24, 0xC8	; 200
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	9c 83       	std	Y+4, r25	; 0x04
    1ec6:	8b 83       	std	Y+3, r24	; 0x03
    1ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eca:	9c 81       	ldd	r25, Y+4	; 0x04
    1ecc:	01 97       	sbiw	r24, 0x01	; 1
    1ece:	f1 f7       	brne	.-4      	; 0x1ecc <LCD_voidClearScreen+0xba>
    1ed0:	9c 83       	std	Y+4, r25	; 0x04
    1ed2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ed8:	01 97       	sbiw	r24, 0x01	; 1
    1eda:	9e 83       	std	Y+6, r25	; 0x06
    1edc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ede:	8d 81       	ldd	r24, Y+5	; 0x05
    1ee0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ee2:	00 97       	sbiw	r24, 0x00	; 0
    1ee4:	69 f7       	brne	.-38     	; 0x1ec0 <LCD_voidClearScreen+0xae>
    1ee6:	14 c0       	rjmp	.+40     	; 0x1f10 <LCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ee8:	6f 81       	ldd	r22, Y+7	; 0x07
    1eea:	78 85       	ldd	r23, Y+8	; 0x08
    1eec:	89 85       	ldd	r24, Y+9	; 0x09
    1eee:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ef0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ef4:	dc 01       	movw	r26, r24
    1ef6:	cb 01       	movw	r24, r22
    1ef8:	9e 83       	std	Y+6, r25	; 0x06
    1efa:	8d 83       	std	Y+5, r24	; 0x05
    1efc:	8d 81       	ldd	r24, Y+5	; 0x05
    1efe:	9e 81       	ldd	r25, Y+6	; 0x06
    1f00:	9a 83       	std	Y+2, r25	; 0x02
    1f02:	89 83       	std	Y+1, r24	; 0x01
    1f04:	89 81       	ldd	r24, Y+1	; 0x01
    1f06:	9a 81       	ldd	r25, Y+2	; 0x02
    1f08:	01 97       	sbiw	r24, 0x01	; 1
    1f0a:	f1 f7       	brne	.-4      	; 0x1f08 <LCD_voidClearScreen+0xf6>
    1f0c:	9a 83       	std	Y+2, r25	; 0x02
    1f0e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_voidSendCmnd(0x80);
    1f10:	80 e8       	ldi	r24, 0x80	; 128
    1f12:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
}
    1f16:	2e 96       	adiw	r28, 0x0e	; 14
    1f18:	0f b6       	in	r0, 0x3f	; 63
    1f1a:	f8 94       	cli
    1f1c:	de bf       	out	0x3e, r29	; 62
    1f1e:	0f be       	out	0x3f, r0	; 63
    1f20:	cd bf       	out	0x3d, r28	; 61
    1f22:	cf 91       	pop	r28
    1f24:	df 91       	pop	r29
    1f26:	08 95       	ret

00001f28 <LCD_voidSendString>:
void LCD_voidSendString(const char *str)
{
    1f28:	df 93       	push	r29
    1f2a:	cf 93       	push	r28
    1f2c:	00 d0       	rcall	.+0      	; 0x1f2e <LCD_voidSendString+0x6>
    1f2e:	0f 92       	push	r0
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
    1f34:	9b 83       	std	Y+3, r25	; 0x03
    1f36:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    1f38:	19 82       	std	Y+1, r1	; 0x01
    1f3a:	0e c0       	rjmp	.+28     	; 0x1f58 <LCD_voidSendString+0x30>
	while (str[i] != '\0')
	{
		LCD_voidSendChar(str[i]);
    1f3c:	89 81       	ldd	r24, Y+1	; 0x01
    1f3e:	28 2f       	mov	r18, r24
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	8a 81       	ldd	r24, Y+2	; 0x02
    1f44:	9b 81       	ldd	r25, Y+3	; 0x03
    1f46:	fc 01       	movw	r30, r24
    1f48:	e2 0f       	add	r30, r18
    1f4a:	f3 1f       	adc	r31, r19
    1f4c:	80 81       	ld	r24, Z
    1f4e:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
		i++;
    1f52:	89 81       	ldd	r24, Y+1	; 0x01
    1f54:	8f 5f       	subi	r24, 0xFF	; 255
    1f56:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendCmnd(0x80);
}
void LCD_voidSendString(const char *str)
{
	u8 i = 0;
	while (str[i] != '\0')
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	28 2f       	mov	r18, r24
    1f5c:	30 e0       	ldi	r19, 0x00	; 0
    1f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f60:	9b 81       	ldd	r25, Y+3	; 0x03
    1f62:	fc 01       	movw	r30, r24
    1f64:	e2 0f       	add	r30, r18
    1f66:	f3 1f       	adc	r31, r19
    1f68:	80 81       	ld	r24, Z
    1f6a:	88 23       	and	r24, r24
    1f6c:	39 f7       	brne	.-50     	; 0x1f3c <LCD_voidSendString+0x14>
	{
		LCD_voidSendChar(str[i]);
		i++;
	}
}
    1f6e:	0f 90       	pop	r0
    1f70:	0f 90       	pop	r0
    1f72:	0f 90       	pop	r0
    1f74:	cf 91       	pop	r28
    1f76:	df 91       	pop	r29
    1f78:	08 95       	ret

00001f7a <LCD_String_Position>:
void LCD_String_Position(char line, char pos, char *str)
{
    1f7a:	df 93       	push	r29
    1f7c:	cf 93       	push	r28
    1f7e:	cd b7       	in	r28, 0x3d	; 61
    1f80:	de b7       	in	r29, 0x3e	; 62
    1f82:	2a 97       	sbiw	r28, 0x0a	; 10
    1f84:	0f b6       	in	r0, 0x3f	; 63
    1f86:	f8 94       	cli
    1f88:	de bf       	out	0x3e, r29	; 62
    1f8a:	0f be       	out	0x3f, r0	; 63
    1f8c:	cd bf       	out	0x3d, r28	; 61
    1f8e:	8e 83       	std	Y+6, r24	; 0x06
    1f90:	6f 83       	std	Y+7, r22	; 0x07
    1f92:	59 87       	std	Y+9, r21	; 0x09
    1f94:	48 87       	std	Y+8, r20	; 0x08
	// Ensure the line and position values are within valid ranges
	if (line >= 0 && line <= 1 && pos >= 0 && pos <= 15)
    1f96:	8e 81       	ldd	r24, Y+6	; 0x06
    1f98:	82 30       	cpi	r24, 0x02	; 2
    1f9a:	08 f0       	brcs	.+2      	; 0x1f9e <LCD_String_Position+0x24>
    1f9c:	77 c0       	rjmp	.+238    	; 0x208c <LCD_String_Position+0x112>
    1f9e:	8f 81       	ldd	r24, Y+7	; 0x07
    1fa0:	80 31       	cpi	r24, 0x10	; 16
    1fa2:	08 f0       	brcs	.+2      	; 0x1fa6 <LCD_String_Position+0x2c>
    1fa4:	73 c0       	rjmp	.+230    	; 0x208c <LCD_String_Position+0x112>
	{
		// Calculate the starting DDRAM address for the specified line and position
		u8 line_offset = (line == 0) ? 0x00 : 0x40;
    1fa6:	8e 81       	ldd	r24, Y+6	; 0x06
    1fa8:	88 23       	and	r24, r24
    1faa:	11 f4       	brne	.+4      	; 0x1fb0 <LCD_String_Position+0x36>
    1fac:	1a 86       	std	Y+10, r1	; 0x0a
    1fae:	02 c0       	rjmp	.+4      	; 0x1fb4 <LCD_String_Position+0x3a>
    1fb0:	80 e4       	ldi	r24, 0x40	; 64
    1fb2:	8a 87       	std	Y+10, r24	; 0x0a
    1fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fb6:	8d 83       	std	Y+5, r24	; 0x05
		u8 ddr_addr = (pos & 0x0F) | line_offset | 0x80;
    1fb8:	8f 81       	ldd	r24, Y+7	; 0x07
    1fba:	98 2f       	mov	r25, r24
    1fbc:	9f 70       	andi	r25, 0x0F	; 15
    1fbe:	8d 81       	ldd	r24, Y+5	; 0x05
    1fc0:	89 2b       	or	r24, r25
    1fc2:	80 68       	ori	r24, 0x80	; 128
    1fc4:	8c 83       	std	Y+4, r24	; 0x04

		// Set the DDRAM address to move the cursor to the desired position
		LCD_voidSendCmnd(ddr_addr);
    1fc6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fc8:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>

		// Internal counter to keep track of characters printed
		u8 counter = 0;
    1fcc:	1b 82       	std	Y+3, r1	; 0x03

		// Print the string until null terminator is encountered or the line is full
		for (u8 i = 0; str[i] != '\0' && counter < 16; i++)
    1fce:	1a 82       	std	Y+2, r1	; 0x02
    1fd0:	11 c0       	rjmp	.+34     	; 0x1ff4 <LCD_String_Position+0x7a>
		{
			LCD_voidSendChar(str[i]);
    1fd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd4:	28 2f       	mov	r18, r24
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	88 85       	ldd	r24, Y+8	; 0x08
    1fda:	99 85       	ldd	r25, Y+9	; 0x09
    1fdc:	fc 01       	movw	r30, r24
    1fde:	e2 0f       	add	r30, r18
    1fe0:	f3 1f       	adc	r31, r19
    1fe2:	80 81       	ld	r24, Z
    1fe4:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
			counter++; // Increment the internal counter for each character printed
    1fe8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fea:	8f 5f       	subi	r24, 0xFF	; 255
    1fec:	8b 83       	std	Y+3, r24	; 0x03

		// Internal counter to keep track of characters printed
		u8 counter = 0;

		// Print the string until null terminator is encountered or the line is full
		for (u8 i = 0; str[i] != '\0' && counter < 16; i++)
    1fee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff0:	8f 5f       	subi	r24, 0xFF	; 255
    1ff2:	8a 83       	std	Y+2, r24	; 0x02
    1ff4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff6:	28 2f       	mov	r18, r24
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	88 85       	ldd	r24, Y+8	; 0x08
    1ffc:	99 85       	ldd	r25, Y+9	; 0x09
    1ffe:	fc 01       	movw	r30, r24
    2000:	e2 0f       	add	r30, r18
    2002:	f3 1f       	adc	r31, r19
    2004:	80 81       	ld	r24, Z
    2006:	88 23       	and	r24, r24
    2008:	51 f0       	breq	.+20     	; 0x201e <LCD_String_Position+0xa4>
    200a:	8b 81       	ldd	r24, Y+3	; 0x03
    200c:	80 31       	cpi	r24, 0x10	; 16
    200e:	08 f3       	brcs	.-62     	; 0x1fd2 <LCD_String_Position+0x58>
    2010:	06 c0       	rjmp	.+12     	; 0x201e <LCD_String_Position+0xa4>
		}

		// If the string is shorter than 16 characters, pad the remaining characters with spaces
		while (counter < 16)
		{
			LCD_voidSendChar(' ');
    2012:	80 e2       	ldi	r24, 0x20	; 32
    2014:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
			counter++;
    2018:	8b 81       	ldd	r24, Y+3	; 0x03
    201a:	8f 5f       	subi	r24, 0xFF	; 255
    201c:	8b 83       	std	Y+3, r24	; 0x03
			LCD_voidSendChar(str[i]);
			counter++; // Increment the internal counter for each character printed
		}

		// If the string is shorter than 16 characters, pad the remaining characters with spaces
		while (counter < 16)
    201e:	8b 81       	ldd	r24, Y+3	; 0x03
    2020:	80 31       	cpi	r24, 0x10	; 16
    2022:	b8 f3       	brcs	.-18     	; 0x2012 <LCD_String_Position+0x98>
			LCD_voidSendChar(' ');
			counter++;
		}

		// Move to the second line if there are remaining characters to be displayed
		if (line == 0 && str[counter] != '\0')
    2024:	8e 81       	ldd	r24, Y+6	; 0x06
    2026:	88 23       	and	r24, r24
    2028:	89 f5       	brne	.+98     	; 0x208c <LCD_String_Position+0x112>
    202a:	8b 81       	ldd	r24, Y+3	; 0x03
    202c:	28 2f       	mov	r18, r24
    202e:	30 e0       	ldi	r19, 0x00	; 0
    2030:	88 85       	ldd	r24, Y+8	; 0x08
    2032:	99 85       	ldd	r25, Y+9	; 0x09
    2034:	fc 01       	movw	r30, r24
    2036:	e2 0f       	add	r30, r18
    2038:	f3 1f       	adc	r31, r19
    203a:	80 81       	ld	r24, Z
    203c:	88 23       	and	r24, r24
    203e:	31 f1       	breq	.+76     	; 0x208c <LCD_String_Position+0x112>
		{
			LCD_voidSendCmnd(0xC0); // Move the cursor to the beginning of the second line
    2040:	80 ec       	ldi	r24, 0xC0	; 192
    2042:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
			counter = 0;
    2046:	1b 82       	std	Y+3, r1	; 0x03

			// Print the rest of the string on the second line
			for (u8 i = 16; str[i] != '\0' && counter < 16; i++)
    2048:	80 e1       	ldi	r24, 0x10	; 16
    204a:	89 83       	std	Y+1, r24	; 0x01
    204c:	11 c0       	rjmp	.+34     	; 0x2070 <LCD_String_Position+0xf6>
			{
				LCD_voidSendChar(str[i]);
    204e:	89 81       	ldd	r24, Y+1	; 0x01
    2050:	28 2f       	mov	r18, r24
    2052:	30 e0       	ldi	r19, 0x00	; 0
    2054:	88 85       	ldd	r24, Y+8	; 0x08
    2056:	99 85       	ldd	r25, Y+9	; 0x09
    2058:	fc 01       	movw	r30, r24
    205a:	e2 0f       	add	r30, r18
    205c:	f3 1f       	adc	r31, r19
    205e:	80 81       	ld	r24, Z
    2060:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
				counter++; // Increment the internal counter for each character printed on the second line
    2064:	8b 81       	ldd	r24, Y+3	; 0x03
    2066:	8f 5f       	subi	r24, 0xFF	; 255
    2068:	8b 83       	std	Y+3, r24	; 0x03
		{
			LCD_voidSendCmnd(0xC0); // Move the cursor to the beginning of the second line
			counter = 0;

			// Print the rest of the string on the second line
			for (u8 i = 16; str[i] != '\0' && counter < 16; i++)
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	8f 5f       	subi	r24, 0xFF	; 255
    206e:	89 83       	std	Y+1, r24	; 0x01
    2070:	89 81       	ldd	r24, Y+1	; 0x01
    2072:	28 2f       	mov	r18, r24
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	88 85       	ldd	r24, Y+8	; 0x08
    2078:	99 85       	ldd	r25, Y+9	; 0x09
    207a:	fc 01       	movw	r30, r24
    207c:	e2 0f       	add	r30, r18
    207e:	f3 1f       	adc	r31, r19
    2080:	80 81       	ld	r24, Z
    2082:	88 23       	and	r24, r24
    2084:	19 f0       	breq	.+6      	; 0x208c <LCD_String_Position+0x112>
    2086:	8b 81       	ldd	r24, Y+3	; 0x03
    2088:	80 31       	cpi	r24, 0x10	; 16
    208a:	08 f3       	brcs	.-62     	; 0x204e <LCD_String_Position+0xd4>
				LCD_voidSendChar(str[i]);
				counter++; // Increment the internal counter for each character printed on the second line
			}
		}
	}
}
    208c:	2a 96       	adiw	r28, 0x0a	; 10
    208e:	0f b6       	in	r0, 0x3f	; 63
    2090:	f8 94       	cli
    2092:	de bf       	out	0x3e, r29	; 62
    2094:	0f be       	out	0x3f, r0	; 63
    2096:	cd bf       	out	0x3d, r28	; 61
    2098:	cf 91       	pop	r28
    209a:	df 91       	pop	r29
    209c:	08 95       	ret

0000209e <LCD_voidSendSpecialCharacters>:

void LCD_voidSendSpecialCharacters(u8 Copy_CharNum, u8 *Copy_u8P_Ptr, u8 Copy_u8LineNum, u8 Copy_u8Location, u8 Copy_u8SpecialCharStartBit)
{
    209e:	0f 93       	push	r16
    20a0:	df 93       	push	r29
    20a2:	cf 93       	push	r28
    20a4:	cd b7       	in	r28, 0x3d	; 61
    20a6:	de b7       	in	r29, 0x3e	; 62
    20a8:	28 97       	sbiw	r28, 0x08	; 8
    20aa:	0f b6       	in	r0, 0x3f	; 63
    20ac:	f8 94       	cli
    20ae:	de bf       	out	0x3e, r29	; 62
    20b0:	0f be       	out	0x3f, r0	; 63
    20b2:	cd bf       	out	0x3d, r28	; 61
    20b4:	8b 83       	std	Y+3, r24	; 0x03
    20b6:	7d 83       	std	Y+5, r23	; 0x05
    20b8:	6c 83       	std	Y+4, r22	; 0x04
    20ba:	4e 83       	std	Y+6, r20	; 0x06
    20bc:	2f 83       	std	Y+7, r18	; 0x07
    20be:	08 87       	std	Y+8, r16	; 0x08
	LCD_voidSendCmnd(Copy_u8SpecialCharStartBit);
    20c0:	88 85       	ldd	r24, Y+8	; 0x08
    20c2:	0e 94 3d 0a 	call	0x147a	; 0x147a <LCD_voidSendCmnd>
	for (int i = 0; i < 8; i++)
    20c6:	1a 82       	std	Y+2, r1	; 0x02
    20c8:	19 82       	std	Y+1, r1	; 0x01
    20ca:	0f c0       	rjmp	.+30     	; 0x20ea <LCD_voidSendSpecialCharacters+0x4c>
	{
		LCD_voidSendChar(Copy_u8P_Ptr[i]);
    20cc:	29 81       	ldd	r18, Y+1	; 0x01
    20ce:	3a 81       	ldd	r19, Y+2	; 0x02
    20d0:	8c 81       	ldd	r24, Y+4	; 0x04
    20d2:	9d 81       	ldd	r25, Y+5	; 0x05
    20d4:	fc 01       	movw	r30, r24
    20d6:	e2 0f       	add	r30, r18
    20d8:	f3 1f       	adc	r31, r19
    20da:	80 81       	ld	r24, Z
    20dc:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
}

void LCD_voidSendSpecialCharacters(u8 Copy_CharNum, u8 *Copy_u8P_Ptr, u8 Copy_u8LineNum, u8 Copy_u8Location, u8 Copy_u8SpecialCharStartBit)
{
	LCD_voidSendCmnd(Copy_u8SpecialCharStartBit);
	for (int i = 0; i < 8; i++)
    20e0:	89 81       	ldd	r24, Y+1	; 0x01
    20e2:	9a 81       	ldd	r25, Y+2	; 0x02
    20e4:	01 96       	adiw	r24, 0x01	; 1
    20e6:	9a 83       	std	Y+2, r25	; 0x02
    20e8:	89 83       	std	Y+1, r24	; 0x01
    20ea:	89 81       	ldd	r24, Y+1	; 0x01
    20ec:	9a 81       	ldd	r25, Y+2	; 0x02
    20ee:	88 30       	cpi	r24, 0x08	; 8
    20f0:	91 05       	cpc	r25, r1
    20f2:	64 f3       	brlt	.-40     	; 0x20cc <LCD_voidSendSpecialCharacters+0x2e>
	{
		LCD_voidSendChar(Copy_u8P_Ptr[i]);
	}
	LCD_u8GoToXY(Copy_u8LineNum, Copy_u8Location);
    20f4:	8e 81       	ldd	r24, Y+6	; 0x06
    20f6:	6f 81       	ldd	r22, Y+7	; 0x07
    20f8:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <LCD_u8GoToXY>
	LCD_voidSendChar(Copy_CharNum);
    20fc:	8b 81       	ldd	r24, Y+3	; 0x03
    20fe:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>

	if (Copy_u8Location > 15)
    2102:	8f 81       	ldd	r24, Y+7	; 0x07
    2104:	80 31       	cpi	r24, 0x10	; 16
    2106:	48 f0       	brcs	.+18     	; 0x211a <LCD_voidSendSpecialCharacters+0x7c>
	{
		LCD_voidClearScreen();
    2108:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <LCD_voidClearScreen>
		LCD_u8GoToXY(0, 0);
    210c:	80 e0       	ldi	r24, 0x00	; 0
    210e:	60 e0       	ldi	r22, 0x00	; 0
    2110:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <LCD_u8GoToXY>
		LCD_voidSendChar(Copy_CharNum);
    2114:	8b 81       	ldd	r24, Y+3	; 0x03
    2116:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
	}
}
    211a:	28 96       	adiw	r28, 0x08	; 8
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	f8 94       	cli
    2120:	de bf       	out	0x3e, r29	; 62
    2122:	0f be       	out	0x3f, r0	; 63
    2124:	cd bf       	out	0x3d, r28	; 61
    2126:	cf 91       	pop	r28
    2128:	df 91       	pop	r29
    212a:	0f 91       	pop	r16
    212c:	08 95       	ret

0000212e <LCD_voidClearSecondLine>:
void LCD_voidClearSecondLine()
{
    212e:	df 93       	push	r29
    2130:	cf 93       	push	r28
    2132:	00 d0       	rcall	.+0      	; 0x2134 <LCD_voidClearSecondLine+0x6>
    2134:	cd b7       	in	r28, 0x3d	; 61
    2136:	de b7       	in	r29, 0x3e	; 62
	LCD_u8GoToXY(LCD_u8_LINE2, 0); // Move cursor to the start of the second line
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	60 e0       	ldi	r22, 0x00	; 0
    213c:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <LCD_u8GoToXY>
	// Send a string of spaces to clear the second line
	for (int i = 0; i < 16; i++)
    2140:	1a 82       	std	Y+2, r1	; 0x02
    2142:	19 82       	std	Y+1, r1	; 0x01
    2144:	08 c0       	rjmp	.+16     	; 0x2156 <LCD_voidClearSecondLine+0x28>
	{
		LCD_voidSendChar(' ');
    2146:	80 e2       	ldi	r24, 0x20	; 32
    2148:	0e 94 27 0b 	call	0x164e	; 0x164e <LCD_voidSendChar>
}
void LCD_voidClearSecondLine()
{
	LCD_u8GoToXY(LCD_u8_LINE2, 0); // Move cursor to the start of the second line
	// Send a string of spaces to clear the second line
	for (int i = 0; i < 16; i++)
    214c:	89 81       	ldd	r24, Y+1	; 0x01
    214e:	9a 81       	ldd	r25, Y+2	; 0x02
    2150:	01 96       	adiw	r24, 0x01	; 1
    2152:	9a 83       	std	Y+2, r25	; 0x02
    2154:	89 83       	std	Y+1, r24	; 0x01
    2156:	89 81       	ldd	r24, Y+1	; 0x01
    2158:	9a 81       	ldd	r25, Y+2	; 0x02
    215a:	80 31       	cpi	r24, 0x10	; 16
    215c:	91 05       	cpc	r25, r1
    215e:	9c f3       	brlt	.-26     	; 0x2146 <LCD_voidClearSecondLine+0x18>
	{
		LCD_voidSendChar(' ');
	}
	LCD_u8GoToXY(LCD_u8_LINE2, 3); // Move cursor to the start of the second line
    2160:	81 e0       	ldi	r24, 0x01	; 1
    2162:	63 e0       	ldi	r22, 0x03	; 3
    2164:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <LCD_u8GoToXY>
}
    2168:	0f 90       	pop	r0
    216a:	0f 90       	pop	r0
    216c:	cf 91       	pop	r28
    216e:	df 91       	pop	r29
    2170:	08 95       	ret

00002172 <LCD_void_SendNum>:
void LCD_void_SendNum(u32 Copy_u32_Num)
{
    2172:	df 93       	push	r29
    2174:	cf 93       	push	r28
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62
    217a:	69 97       	sbiw	r28, 0x19	; 25
    217c:	0f b6       	in	r0, 0x3f	; 63
    217e:	f8 94       	cli
    2180:	de bf       	out	0x3e, r29	; 62
    2182:	0f be       	out	0x3f, r0	; 63
    2184:	cd bf       	out	0x3d, r28	; 61
    2186:	6e 8b       	std	Y+22, r22	; 0x16
    2188:	7f 8b       	std	Y+23, r23	; 0x17
    218a:	88 8f       	std	Y+24, r24	; 0x18
    218c:	99 8f       	std	Y+25, r25	; 0x19
	u8 str[16];
	u8 str_idx = 0;
    218e:	1d 82       	std	Y+5, r1	; 0x05

	// Handle the special case of 0 separately
	if (Copy_u32_Num == 0)
    2190:	8e 89       	ldd	r24, Y+22	; 0x16
    2192:	9f 89       	ldd	r25, Y+23	; 0x17
    2194:	a8 8d       	ldd	r26, Y+24	; 0x18
    2196:	b9 8d       	ldd	r27, Y+25	; 0x19
    2198:	00 97       	sbiw	r24, 0x00	; 0
    219a:	a1 05       	cpc	r26, r1
    219c:	b1 05       	cpc	r27, r1
    219e:	f1 f5       	brne	.+124    	; 0x221c <LCD_void_SendNum+0xaa>
	{
		str[str_idx++] = '0';
    21a0:	8d 81       	ldd	r24, Y+5	; 0x05
    21a2:	28 2f       	mov	r18, r24
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	ce 01       	movw	r24, r28
    21a8:	06 96       	adiw	r24, 0x06	; 6
    21aa:	fc 01       	movw	r30, r24
    21ac:	e2 0f       	add	r30, r18
    21ae:	f3 1f       	adc	r31, r19
    21b0:	80 e3       	ldi	r24, 0x30	; 48
    21b2:	80 83       	st	Z, r24
    21b4:	8d 81       	ldd	r24, Y+5	; 0x05
    21b6:	8f 5f       	subi	r24, 0xFF	; 255
    21b8:	8d 83       	std	Y+5, r24	; 0x05
    21ba:	38 c0       	rjmp	.+112    	; 0x222c <LCD_void_SendNum+0xba>
	else
	{
		// Convert the number to string in reverse order
		while (Copy_u32_Num > 0)
		{
			u8 digit = Copy_u32_Num % 10;
    21bc:	8e 89       	ldd	r24, Y+22	; 0x16
    21be:	9f 89       	ldd	r25, Y+23	; 0x17
    21c0:	a8 8d       	ldd	r26, Y+24	; 0x18
    21c2:	b9 8d       	ldd	r27, Y+25	; 0x19
    21c4:	2a e0       	ldi	r18, 0x0A	; 10
    21c6:	30 e0       	ldi	r19, 0x00	; 0
    21c8:	40 e0       	ldi	r20, 0x00	; 0
    21ca:	50 e0       	ldi	r21, 0x00	; 0
    21cc:	bc 01       	movw	r22, r24
    21ce:	cd 01       	movw	r24, r26
    21d0:	0e 94 26 1b 	call	0x364c	; 0x364c <__udivmodsi4>
    21d4:	dc 01       	movw	r26, r24
    21d6:	cb 01       	movw	r24, r22
    21d8:	8c 83       	std	Y+4, r24	; 0x04
			str[str_idx++] = digit + '0'; // Convert digit to ASCII character
    21da:	8d 81       	ldd	r24, Y+5	; 0x05
    21dc:	28 2f       	mov	r18, r24
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	8c 81       	ldd	r24, Y+4	; 0x04
    21e2:	48 2f       	mov	r20, r24
    21e4:	40 5d       	subi	r20, 0xD0	; 208
    21e6:	ce 01       	movw	r24, r28
    21e8:	06 96       	adiw	r24, 0x06	; 6
    21ea:	fc 01       	movw	r30, r24
    21ec:	e2 0f       	add	r30, r18
    21ee:	f3 1f       	adc	r31, r19
    21f0:	40 83       	st	Z, r20
    21f2:	8d 81       	ldd	r24, Y+5	; 0x05
    21f4:	8f 5f       	subi	r24, 0xFF	; 255
    21f6:	8d 83       	std	Y+5, r24	; 0x05
			Copy_u32_Num /= 10;
    21f8:	8e 89       	ldd	r24, Y+22	; 0x16
    21fa:	9f 89       	ldd	r25, Y+23	; 0x17
    21fc:	a8 8d       	ldd	r26, Y+24	; 0x18
    21fe:	b9 8d       	ldd	r27, Y+25	; 0x19
    2200:	2a e0       	ldi	r18, 0x0A	; 10
    2202:	30 e0       	ldi	r19, 0x00	; 0
    2204:	40 e0       	ldi	r20, 0x00	; 0
    2206:	50 e0       	ldi	r21, 0x00	; 0
    2208:	bc 01       	movw	r22, r24
    220a:	cd 01       	movw	r24, r26
    220c:	0e 94 26 1b 	call	0x364c	; 0x364c <__udivmodsi4>
    2210:	da 01       	movw	r26, r20
    2212:	c9 01       	movw	r24, r18
    2214:	8e 8b       	std	Y+22, r24	; 0x16
    2216:	9f 8b       	std	Y+23, r25	; 0x17
    2218:	a8 8f       	std	Y+24, r26	; 0x18
    221a:	b9 8f       	std	Y+25, r27	; 0x19
		str[str_idx++] = '0';
	}
	else
	{
		// Convert the number to string in reverse order
		while (Copy_u32_Num > 0)
    221c:	8e 89       	ldd	r24, Y+22	; 0x16
    221e:	9f 89       	ldd	r25, Y+23	; 0x17
    2220:	a8 8d       	ldd	r26, Y+24	; 0x18
    2222:	b9 8d       	ldd	r27, Y+25	; 0x19
    2224:	00 97       	sbiw	r24, 0x00	; 0
    2226:	a1 05       	cpc	r26, r1
    2228:	b1 05       	cpc	r27, r1
    222a:	41 f6       	brne	.-112    	; 0x21bc <LCD_void_SendNum+0x4a>
			Copy_u32_Num /= 10;
		}
	}

	// Add null terminator to the string
	str[str_idx] = '\0';
    222c:	8d 81       	ldd	r24, Y+5	; 0x05
    222e:	28 2f       	mov	r18, r24
    2230:	30 e0       	ldi	r19, 0x00	; 0
    2232:	ce 01       	movw	r24, r28
    2234:	06 96       	adiw	r24, 0x06	; 6
    2236:	fc 01       	movw	r30, r24
    2238:	e2 0f       	add	r30, r18
    223a:	f3 1f       	adc	r31, r19
    223c:	10 82       	st	Z, r1

	// Reverse the string to get the correct order
	for (u8 i = 0, j = str_idx - 1; i < j; i++, j--)
    223e:	1b 82       	std	Y+3, r1	; 0x03
    2240:	8d 81       	ldd	r24, Y+5	; 0x05
    2242:	81 50       	subi	r24, 0x01	; 1
    2244:	8a 83       	std	Y+2, r24	; 0x02
    2246:	2c c0       	rjmp	.+88     	; 0x22a0 <LCD_void_SendNum+0x12e>
	{
		u8 temp = str[i];
    2248:	8b 81       	ldd	r24, Y+3	; 0x03
    224a:	28 2f       	mov	r18, r24
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	ce 01       	movw	r24, r28
    2250:	06 96       	adiw	r24, 0x06	; 6
    2252:	fc 01       	movw	r30, r24
    2254:	e2 0f       	add	r30, r18
    2256:	f3 1f       	adc	r31, r19
    2258:	80 81       	ld	r24, Z
    225a:	89 83       	std	Y+1, r24	; 0x01
		str[i] = str[j];
    225c:	8b 81       	ldd	r24, Y+3	; 0x03
    225e:	48 2f       	mov	r20, r24
    2260:	50 e0       	ldi	r21, 0x00	; 0
    2262:	8a 81       	ldd	r24, Y+2	; 0x02
    2264:	28 2f       	mov	r18, r24
    2266:	30 e0       	ldi	r19, 0x00	; 0
    2268:	ce 01       	movw	r24, r28
    226a:	06 96       	adiw	r24, 0x06	; 6
    226c:	fc 01       	movw	r30, r24
    226e:	e2 0f       	add	r30, r18
    2270:	f3 1f       	adc	r31, r19
    2272:	20 81       	ld	r18, Z
    2274:	ce 01       	movw	r24, r28
    2276:	06 96       	adiw	r24, 0x06	; 6
    2278:	fc 01       	movw	r30, r24
    227a:	e4 0f       	add	r30, r20
    227c:	f5 1f       	adc	r31, r21
    227e:	20 83       	st	Z, r18
		str[j] = temp;
    2280:	8a 81       	ldd	r24, Y+2	; 0x02
    2282:	28 2f       	mov	r18, r24
    2284:	30 e0       	ldi	r19, 0x00	; 0
    2286:	ce 01       	movw	r24, r28
    2288:	06 96       	adiw	r24, 0x06	; 6
    228a:	fc 01       	movw	r30, r24
    228c:	e2 0f       	add	r30, r18
    228e:	f3 1f       	adc	r31, r19
    2290:	89 81       	ldd	r24, Y+1	; 0x01
    2292:	80 83       	st	Z, r24

	// Add null terminator to the string
	str[str_idx] = '\0';

	// Reverse the string to get the correct order
	for (u8 i = 0, j = str_idx - 1; i < j; i++, j--)
    2294:	8b 81       	ldd	r24, Y+3	; 0x03
    2296:	8f 5f       	subi	r24, 0xFF	; 255
    2298:	8b 83       	std	Y+3, r24	; 0x03
    229a:	8a 81       	ldd	r24, Y+2	; 0x02
    229c:	81 50       	subi	r24, 0x01	; 1
    229e:	8a 83       	std	Y+2, r24	; 0x02
    22a0:	9b 81       	ldd	r25, Y+3	; 0x03
    22a2:	8a 81       	ldd	r24, Y+2	; 0x02
    22a4:	98 17       	cp	r25, r24
    22a6:	80 f2       	brcs	.-96     	; 0x2248 <LCD_void_SendNum+0xd6>
		str[i] = str[j];
		str[j] = temp;
	}

	// Display the string on the LCD
	LCD_voidSendString((const char *)str);
    22a8:	ce 01       	movw	r24, r28
    22aa:	06 96       	adiw	r24, 0x06	; 6
    22ac:	0e 94 94 0f 	call	0x1f28	; 0x1f28 <LCD_voidSendString>
}
    22b0:	69 96       	adiw	r28, 0x19	; 25
    22b2:	0f b6       	in	r0, 0x3f	; 63
    22b4:	f8 94       	cli
    22b6:	de bf       	out	0x3e, r29	; 62
    22b8:	0f be       	out	0x3f, r0	; 63
    22ba:	cd bf       	out	0x3d, r28	; 61
    22bc:	cf 91       	pop	r28
    22be:	df 91       	pop	r29
    22c0:	08 95       	ret

000022c2 <Timers_voidTimer0Init>:
#include "Timer_interface.h"
/* Global Pointer to Function of Timer0 OVF*/
static void (*Timers_pfTimer0OVF)(void) = NULL;
static void (*Timers_pfTimer0CTC)(void) = NULL;
void Timers_voidTimer0Init(void)
{
    22c2:	df 93       	push	r29
    22c4:	cf 93       	push	r28
    22c6:	cd b7       	in	r28, 0x3d	; 61
    22c8:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMERS_u8_TIMSK_REG, 1);
    /* Compare Match Unit Value */
    TIMERS_u8_OCR0_REG = Compare_Match_Value;

#elif Timer0_mode == FAST_PWM_mode
    SET_BIT(TIMERS_u8_TCCR0_REG, 6);
    22ca:	a3 e5       	ldi	r26, 0x53	; 83
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	e3 e5       	ldi	r30, 0x53	; 83
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	80 64       	ori	r24, 0x40	; 64
    22d6:	8c 93       	st	X, r24
    SET_BIT(TIMERS_u8_TCCR0_REG, 3);
    22d8:	a3 e5       	ldi	r26, 0x53	; 83
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	e3 e5       	ldi	r30, 0x53	; 83
    22de:	f0 e0       	ldi	r31, 0x00	; 0
    22e0:	80 81       	ld	r24, Z
    22e2:	88 60       	ori	r24, 0x08	; 8
    22e4:	8c 93       	st	X, r24
#if inverting_mode == Fast_PWM_inverting
    SET_BIT(TIMERS_u8_TCCR0_REG, 4);
    SET_BIT(TIMERS_u8_TCCR0_REG, 5);
#elif inverting_mode == Fast_PWM_NON_inverting
    CLR_BIT(TIMERS_u8_TCCR0_REG, 4);
    22e6:	a3 e5       	ldi	r26, 0x53	; 83
    22e8:	b0 e0       	ldi	r27, 0x00	; 0
    22ea:	e3 e5       	ldi	r30, 0x53	; 83
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	80 81       	ld	r24, Z
    22f0:	8f 7e       	andi	r24, 0xEF	; 239
    22f2:	8c 93       	st	X, r24
    SET_BIT(TIMERS_u8_TCCR0_REG, 5);
    22f4:	a3 e5       	ldi	r26, 0x53	; 83
    22f6:	b0 e0       	ldi	r27, 0x00	; 0
    22f8:	e3 e5       	ldi	r30, 0x53	; 83
    22fa:	f0 e0       	ldi	r31, 0x00	; 0
    22fc:	80 81       	ld	r24, Z
    22fe:	80 62       	ori	r24, 0x20	; 32
    2300:	8c 93       	st	X, r24
#endif
#endif
    /* Set PreScaler Value */
    TIMERS_u8_TCCR0_REG |= Timer_Prescaler_Value;
    2302:	a3 e5       	ldi	r26, 0x53	; 83
    2304:	b0 e0       	ldi	r27, 0x00	; 0
    2306:	e3 e5       	ldi	r30, 0x53	; 83
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	82 60       	ori	r24, 0x02	; 2
    230e:	8c 93       	st	X, r24
}
    2310:	cf 91       	pop	r28
    2312:	df 91       	pop	r29
    2314:	08 95       	ret

00002316 <Timers_voidTimer1Init>:

void Timers_voidTimer1Init(void)
{
    2316:	df 93       	push	r29
    2318:	cf 93       	push	r28
    231a:	cd b7       	in	r28, 0x3d	; 61
    231c:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TIMERS_u8_TCCR1A_REG, 0);
    CLR_BIT(TIMERS_u8_TCCR1A_REG, 1);
    SET_BIT(TIMERS_u8_TCCR1B_REG, 3);
    SET_BIT(TIMERS_u8_TCCR1B_REG, 4);
#elif Timer1_mode == FAST_PWM_ICR1_mode
    CLR_BIT(TIMERS_u8_TCCR1A_REG, 0);
    231e:	af e4       	ldi	r26, 0x4F	; 79
    2320:	b0 e0       	ldi	r27, 0x00	; 0
    2322:	ef e4       	ldi	r30, 0x4F	; 79
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	80 81       	ld	r24, Z
    2328:	8e 7f       	andi	r24, 0xFE	; 254
    232a:	8c 93       	st	X, r24
    SET_BIT(TIMERS_u8_TCCR1A_REG, 1);
    232c:	af e4       	ldi	r26, 0x4F	; 79
    232e:	b0 e0       	ldi	r27, 0x00	; 0
    2330:	ef e4       	ldi	r30, 0x4F	; 79
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	80 81       	ld	r24, Z
    2336:	82 60       	ori	r24, 0x02	; 2
    2338:	8c 93       	st	X, r24
    SET_BIT(TIMERS_u8_TCCR1B_REG, 3);
    233a:	ae e4       	ldi	r26, 0x4E	; 78
    233c:	b0 e0       	ldi	r27, 0x00	; 0
    233e:	ee e4       	ldi	r30, 0x4E	; 78
    2340:	f0 e0       	ldi	r31, 0x00	; 0
    2342:	80 81       	ld	r24, Z
    2344:	88 60       	ori	r24, 0x08	; 8
    2346:	8c 93       	st	X, r24
    SET_BIT(TIMERS_u8_TCCR1B_REG, 4);
    2348:	ae e4       	ldi	r26, 0x4E	; 78
    234a:	b0 e0       	ldi	r27, 0x00	; 0
    234c:	ee e4       	ldi	r30, 0x4E	; 78
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	80 81       	ld	r24, Z
    2352:	80 61       	ori	r24, 0x10	; 16
    2354:	8c 93       	st	X, r24
/* Select HW Action on OCR1A PIN*/
#if OCR1_MODE == OCR1A_Inverting_Mode
    CLR_BIT(TIMERS_u8_TCCR1A_REG, 6);
    CLR_BIT(TIMERS_u8_TCCR1A_REG, 7);
#elif OCR1_MODE == OCR1A_NonInverting_Mode
    SET_BIT(TIMERS_u8_TCCR1A_REG, 6);
    2356:	af e4       	ldi	r26, 0x4F	; 79
    2358:	b0 e0       	ldi	r27, 0x00	; 0
    235a:	ef e4       	ldi	r30, 0x4F	; 79
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	80 81       	ld	r24, Z
    2360:	80 64       	ori	r24, 0x40	; 64
    2362:	8c 93       	st	X, r24
    CLR_BIT(TIMERS_u8_TCCR1A_REG, 7);
    2364:	af e4       	ldi	r26, 0x4F	; 79
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	ef e4       	ldi	r30, 0x4F	; 79
    236a:	f0 e0       	ldi	r31, 0x00	; 0
    236c:	80 81       	ld	r24, Z
    236e:	8f 77       	andi	r24, 0x7F	; 127
    2370:	8c 93       	st	X, r24
#elif OCR1_MODE == OCR1B_NonInverting_Mode
    SET_BIT(TIMERS_u8_TCCR1A_REG, 4);
    SET_BIT(TIMERS_u8_TCCR1A_REG, 5);
#endif
    /* Set Top Value in ICR1 */
    TIMERS_u16_ICR1_REG = ICR1_TOP_Value;
    2372:	e6 e4       	ldi	r30, 0x46	; 70
    2374:	f0 e0       	ldi	r31, 0x00	; 0
    2376:	8f e1       	ldi	r24, 0x1F	; 31
    2378:	9e e4       	ldi	r25, 0x4E	; 78
    237a:	91 83       	std	Z+1, r25	; 0x01
    237c:	80 83       	st	Z, r24
    /* Set Angle of Servo Motor*/
    TIMERS_u16_OCR1A_REG = Servo_motor_angle_0;
    237e:	ea e4       	ldi	r30, 0x4A	; 74
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	87 ee       	ldi	r24, 0xE7	; 231
    2384:	93 e0       	ldi	r25, 0x03	; 3
    2386:	91 83       	std	Z+1, r25	; 0x01
    2388:	80 83       	st	Z, r24
    /* Set PreScaler Value */
    TIMERS_u8_TCCR1B_REG |= Timer_Prescaler_Value;
    238a:	ae e4       	ldi	r26, 0x4E	; 78
    238c:	b0 e0       	ldi	r27, 0x00	; 0
    238e:	ee e4       	ldi	r30, 0x4E	; 78
    2390:	f0 e0       	ldi	r31, 0x00	; 0
    2392:	80 81       	ld	r24, Z
    2394:	82 60       	ori	r24, 0x02	; 2
    2396:	8c 93       	st	X, r24
}
    2398:	cf 91       	pop	r28
    239a:	df 91       	pop	r29
    239c:	08 95       	ret

0000239e <Timers_voidTimer0SetCompareMatchValue>:

void Timers_voidTimer0SetCompareMatchValue(u8 Copy_u8OCR0Value)
{
    239e:	df 93       	push	r29
    23a0:	cf 93       	push	r28
    23a2:	0f 92       	push	r0
    23a4:	cd b7       	in	r28, 0x3d	; 61
    23a6:	de b7       	in	r29, 0x3e	; 62
    23a8:	89 83       	std	Y+1, r24	; 0x01
    TIMERS_u8_OCR0_REG = Copy_u8OCR0Value;
    23aa:	ec e5       	ldi	r30, 0x5C	; 92
    23ac:	f0 e0       	ldi	r31, 0x00	; 0
    23ae:	89 81       	ldd	r24, Y+1	; 0x01
    23b0:	80 83       	st	Z, r24
}
    23b2:	0f 90       	pop	r0
    23b4:	cf 91       	pop	r28
    23b6:	df 91       	pop	r29
    23b8:	08 95       	ret

000023ba <Timers_voidSetServoAngle>:

void Timers_voidSetServoAngle(u8 Copy_u8_ServoAngle)
{
    23ba:	df 93       	push	r29
    23bc:	cf 93       	push	r28
    23be:	00 d0       	rcall	.+0      	; 0x23c0 <Timers_voidSetServoAngle+0x6>
    23c0:	0f 92       	push	r0
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	8b 83       	std	Y+3, r24	; 0x03
    u8 MaxAngle = 180;
    23c8:	84 eb       	ldi	r24, 0xB4	; 180
    23ca:	8a 83       	std	Y+2, r24	; 0x02
    if (Copy_u8_ServoAngle <= MaxAngle)
    23cc:	9b 81       	ldd	r25, Y+3	; 0x03
    23ce:	8a 81       	ldd	r24, Y+2	; 0x02
    23d0:	89 17       	cp	r24, r25
    23d2:	e0 f0       	brcs	.+56     	; 0x240c <Timers_voidSetServoAngle+0x52>
    {
        u8 ServoAngle = (Copy_u8_ServoAngle * MaxAngle) / 1023;
    23d4:	8b 81       	ldd	r24, Y+3	; 0x03
    23d6:	28 2f       	mov	r18, r24
    23d8:	30 e0       	ldi	r19, 0x00	; 0
    23da:	8a 81       	ldd	r24, Y+2	; 0x02
    23dc:	88 2f       	mov	r24, r24
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	ac 01       	movw	r20, r24
    23e2:	24 9f       	mul	r18, r20
    23e4:	c0 01       	movw	r24, r0
    23e6:	25 9f       	mul	r18, r21
    23e8:	90 0d       	add	r25, r0
    23ea:	34 9f       	mul	r19, r20
    23ec:	90 0d       	add	r25, r0
    23ee:	11 24       	eor	r1, r1
    23f0:	2f ef       	ldi	r18, 0xFF	; 255
    23f2:	33 e0       	ldi	r19, 0x03	; 3
    23f4:	b9 01       	movw	r22, r18
    23f6:	0e 94 13 1b 	call	0x3626	; 0x3626 <__divmodhi4>
    23fa:	cb 01       	movw	r24, r22
    23fc:	89 83       	std	Y+1, r24	; 0x01
        TIMERS_u16_OCR1A_REG = ServoAngle;
    23fe:	ea e4       	ldi	r30, 0x4A	; 74
    2400:	f0 e0       	ldi	r31, 0x00	; 0
    2402:	89 81       	ldd	r24, Y+1	; 0x01
    2404:	88 2f       	mov	r24, r24
    2406:	90 e0       	ldi	r25, 0x00	; 0
    2408:	91 83       	std	Z+1, r25	; 0x01
    240a:	80 83       	st	Z, r24
    }
}
    240c:	0f 90       	pop	r0
    240e:	0f 90       	pop	r0
    2410:	0f 90       	pop	r0
    2412:	cf 91       	pop	r28
    2414:	df 91       	pop	r29
    2416:	08 95       	ret

00002418 <Timers_u8Timer0SetCallBack>:

u8 Timers_u8Timer0SetCallBack(void (*copy_pf)(void))
{
    2418:	df 93       	push	r29
    241a:	cf 93       	push	r28
    241c:	00 d0       	rcall	.+0      	; 0x241e <Timers_u8Timer0SetCallBack+0x6>
    241e:	0f 92       	push	r0
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
    2424:	9a 83       	std	Y+2, r25	; 0x02
    2426:	89 83       	std	Y+1, r24	; 0x01
    if (copy_pf != NULL)
    2428:	89 81       	ldd	r24, Y+1	; 0x01
    242a:	9a 81       	ldd	r25, Y+2	; 0x02
    242c:	00 97       	sbiw	r24, 0x00	; 0
    242e:	49 f0       	breq	.+18     	; 0x2442 <Timers_u8Timer0SetCallBack+0x2a>
    {
        Timers_pfTimer0OVF = copy_pf;
    2430:	89 81       	ldd	r24, Y+1	; 0x01
    2432:	9a 81       	ldd	r25, Y+2	; 0x02
    2434:	90 93 81 00 	sts	0x0081, r25
    2438:	80 93 80 00 	sts	0x0080, r24
        return STD_TYPES_OK;
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	8b 83       	std	Y+3, r24	; 0x03
    2440:	01 c0       	rjmp	.+2      	; 0x2444 <Timers_u8Timer0SetCallBack+0x2c>
    }
    return STD_TYPES_NOK;
    2442:	1b 82       	std	Y+3, r1	; 0x03
    2444:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2446:	0f 90       	pop	r0
    2448:	0f 90       	pop	r0
    244a:	0f 90       	pop	r0
    244c:	cf 91       	pop	r28
    244e:	df 91       	pop	r29
    2450:	08 95       	ret

00002452 <Timers_u8Timer0CTCSetCallBack>:

u8 Timers_u8Timer0CTCSetCallBack(void (*copy_pf)(void))
{
    2452:	df 93       	push	r29
    2454:	cf 93       	push	r28
    2456:	00 d0       	rcall	.+0      	; 0x2458 <Timers_u8Timer0CTCSetCallBack+0x6>
    2458:	0f 92       	push	r0
    245a:	cd b7       	in	r28, 0x3d	; 61
    245c:	de b7       	in	r29, 0x3e	; 62
    245e:	9a 83       	std	Y+2, r25	; 0x02
    2460:	89 83       	std	Y+1, r24	; 0x01
    if (copy_pf != NULL)
    2462:	89 81       	ldd	r24, Y+1	; 0x01
    2464:	9a 81       	ldd	r25, Y+2	; 0x02
    2466:	00 97       	sbiw	r24, 0x00	; 0
    2468:	49 f0       	breq	.+18     	; 0x247c <Timers_u8Timer0CTCSetCallBack+0x2a>
    {
        Timers_pfTimer0CTC = copy_pf;
    246a:	89 81       	ldd	r24, Y+1	; 0x01
    246c:	9a 81       	ldd	r25, Y+2	; 0x02
    246e:	90 93 83 00 	sts	0x0083, r25
    2472:	80 93 82 00 	sts	0x0082, r24
        return STD_TYPES_OK;
    2476:	81 e0       	ldi	r24, 0x01	; 1
    2478:	8b 83       	std	Y+3, r24	; 0x03
    247a:	01 c0       	rjmp	.+2      	; 0x247e <Timers_u8Timer0CTCSetCallBack+0x2c>
    }
    return STD_TYPES_NOK;
    247c:	1b 82       	std	Y+3, r1	; 0x03
    247e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2480:	0f 90       	pop	r0
    2482:	0f 90       	pop	r0
    2484:	0f 90       	pop	r0
    2486:	cf 91       	pop	r28
    2488:	df 91       	pop	r29
    248a:	08 95       	ret

0000248c <__vector_11>:
/* Prototype for ISR of Timer0 OVF*/
void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
    248c:	1f 92       	push	r1
    248e:	0f 92       	push	r0
    2490:	0f b6       	in	r0, 0x3f	; 63
    2492:	0f 92       	push	r0
    2494:	11 24       	eor	r1, r1
    2496:	2f 93       	push	r18
    2498:	3f 93       	push	r19
    249a:	4f 93       	push	r20
    249c:	5f 93       	push	r21
    249e:	6f 93       	push	r22
    24a0:	7f 93       	push	r23
    24a2:	8f 93       	push	r24
    24a4:	9f 93       	push	r25
    24a6:	af 93       	push	r26
    24a8:	bf 93       	push	r27
    24aa:	ef 93       	push	r30
    24ac:	ff 93       	push	r31
    24ae:	df 93       	push	r29
    24b0:	cf 93       	push	r28
    24b2:	cd b7       	in	r28, 0x3d	; 61
    24b4:	de b7       	in	r29, 0x3e	; 62
    static u16 Local_u16CouterOVF = 0;
    Local_u16CouterOVF++;
    24b6:	80 91 84 00 	lds	r24, 0x0084
    24ba:	90 91 85 00 	lds	r25, 0x0085
    24be:	01 96       	adiw	r24, 0x01	; 1
    24c0:	90 93 85 00 	sts	0x0085, r25
    24c4:	80 93 84 00 	sts	0x0084, r24
    if (Local_u16CouterOVF == 3907)
    24c8:	80 91 84 00 	lds	r24, 0x0084
    24cc:	90 91 85 00 	lds	r25, 0x0085
    24d0:	2f e0       	ldi	r18, 0x0F	; 15
    24d2:	83 34       	cpi	r24, 0x43	; 67
    24d4:	92 07       	cpc	r25, r18
    24d6:	99 f4       	brne	.+38     	; 0x24fe <__vector_11+0x72>
    {
        /* Update PreLoadValue */
        TIMERS_u8_TCNT0_REG = Preload_Value;
    24d8:	e2 e5       	ldi	r30, 0x52	; 82
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 ec       	ldi	r24, 0xC0	; 192
    24de:	80 83       	st	Z, r24
        /* clear the counter */
        Local_u16CouterOVF = 0;
    24e0:	10 92 85 00 	sts	0x0085, r1
    24e4:	10 92 84 00 	sts	0x0084, r1
        /* Call Application Function*/
        if (Timers_pfTimer0OVF != NULL)
    24e8:	80 91 80 00 	lds	r24, 0x0080
    24ec:	90 91 81 00 	lds	r25, 0x0081
    24f0:	00 97       	sbiw	r24, 0x00	; 0
    24f2:	29 f0       	breq	.+10     	; 0x24fe <__vector_11+0x72>
        {
            Timers_pfTimer0OVF();
    24f4:	e0 91 80 00 	lds	r30, 0x0080
    24f8:	f0 91 81 00 	lds	r31, 0x0081
    24fc:	09 95       	icall
        }
    }
}
    24fe:	cf 91       	pop	r28
    2500:	df 91       	pop	r29
    2502:	ff 91       	pop	r31
    2504:	ef 91       	pop	r30
    2506:	bf 91       	pop	r27
    2508:	af 91       	pop	r26
    250a:	9f 91       	pop	r25
    250c:	8f 91       	pop	r24
    250e:	7f 91       	pop	r23
    2510:	6f 91       	pop	r22
    2512:	5f 91       	pop	r21
    2514:	4f 91       	pop	r20
    2516:	3f 91       	pop	r19
    2518:	2f 91       	pop	r18
    251a:	0f 90       	pop	r0
    251c:	0f be       	out	0x3f, r0	; 63
    251e:	0f 90       	pop	r0
    2520:	1f 90       	pop	r1
    2522:	18 95       	reti

00002524 <__vector_10>:
/* Prototype for ISR of Timer0 CTC */
void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
    2524:	1f 92       	push	r1
    2526:	0f 92       	push	r0
    2528:	0f b6       	in	r0, 0x3f	; 63
    252a:	0f 92       	push	r0
    252c:	11 24       	eor	r1, r1
    252e:	2f 93       	push	r18
    2530:	3f 93       	push	r19
    2532:	4f 93       	push	r20
    2534:	5f 93       	push	r21
    2536:	6f 93       	push	r22
    2538:	7f 93       	push	r23
    253a:	8f 93       	push	r24
    253c:	9f 93       	push	r25
    253e:	af 93       	push	r26
    2540:	bf 93       	push	r27
    2542:	ef 93       	push	r30
    2544:	ff 93       	push	r31
    2546:	df 93       	push	r29
    2548:	cf 93       	push	r28
    254a:	cd b7       	in	r28, 0x3d	; 61
    254c:	de b7       	in	r29, 0x3e	; 62
        {
            Timers_pfTimer0CTC();
        }
    }
#else
    if (Timers_pfTimer0CTC != NULL)
    254e:	80 91 82 00 	lds	r24, 0x0082
    2552:	90 91 83 00 	lds	r25, 0x0083
    2556:	00 97       	sbiw	r24, 0x00	; 0
    2558:	29 f0       	breq	.+10     	; 0x2564 <__vector_10+0x40>
    {
        Timers_pfTimer0CTC();
    255a:	e0 91 82 00 	lds	r30, 0x0082
    255e:	f0 91 83 00 	lds	r31, 0x0083
    2562:	09 95       	icall
    }
#endif
}
    2564:	cf 91       	pop	r28
    2566:	df 91       	pop	r29
    2568:	ff 91       	pop	r31
    256a:	ef 91       	pop	r30
    256c:	bf 91       	pop	r27
    256e:	af 91       	pop	r26
    2570:	9f 91       	pop	r25
    2572:	8f 91       	pop	r24
    2574:	7f 91       	pop	r23
    2576:	6f 91       	pop	r22
    2578:	5f 91       	pop	r21
    257a:	4f 91       	pop	r20
    257c:	3f 91       	pop	r19
    257e:	2f 91       	pop	r18
    2580:	0f 90       	pop	r0
    2582:	0f be       	out	0x3f, r0	; 63
    2584:	0f 90       	pop	r0
    2586:	1f 90       	pop	r1
    2588:	18 95       	reti

0000258a <GI_voidEnable>:
#include "GI_config.h"
#include "GI_private.h"
#include "GI_interface.h"

void GI_voidEnable(void)
{
    258a:	df 93       	push	r29
    258c:	cf 93       	push	r28
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG, GI_Bit);
    2592:	af e5       	ldi	r26, 0x5F	; 95
    2594:	b0 e0       	ldi	r27, 0x00	; 0
    2596:	ef e5       	ldi	r30, 0x5F	; 95
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	80 81       	ld	r24, Z
    259c:	80 68       	ori	r24, 0x80	; 128
    259e:	8c 93       	st	X, r24
}
    25a0:	cf 91       	pop	r28
    25a2:	df 91       	pop	r29
    25a4:	08 95       	ret

000025a6 <GI_voidDisable>:
void GI_voidDisable(void)
{
    25a6:	df 93       	push	r29
    25a8:	cf 93       	push	r28
    25aa:	cd b7       	in	r28, 0x3d	; 61
    25ac:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(SREG, GI_Bit);
    25ae:	af e5       	ldi	r26, 0x5F	; 95
    25b0:	b0 e0       	ldi	r27, 0x00	; 0
    25b2:	ef e5       	ldi	r30, 0x5F	; 95
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	80 81       	ld	r24, Z
    25b8:	8f 77       	andi	r24, 0x7F	; 127
    25ba:	8c 93       	st	X, r24
}
    25bc:	cf 91       	pop	r28
    25be:	df 91       	pop	r29
    25c0:	08 95       	ret

000025c2 <EXTI_voidEnable>:
//     CLR_BIT(EXTI_u8_MCUCR, ISC10);
//     /* 2- Enable EXTI0 ==> PIE*/
//     SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
// }
u8 EXTI_voidEnable(u8 Copy_u8EXTIIndex, u8 Copy_u8EdgeIndex)
{
    25c2:	df 93       	push	r29
    25c4:	cf 93       	push	r28
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	2b 97       	sbiw	r28, 0x0b	; 11
    25cc:	0f b6       	in	r0, 0x3f	; 63
    25ce:	f8 94       	cli
    25d0:	de bf       	out	0x3e, r29	; 62
    25d2:	0f be       	out	0x3f, r0	; 63
    25d4:	cd bf       	out	0x3d, r28	; 61
    25d6:	8a 83       	std	Y+2, r24	; 0x02
    25d8:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPES_OK;
    25da:	81 e0       	ldi	r24, 0x01	; 1
    25dc:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_u8EXTIIndex)
    25de:	8a 81       	ldd	r24, Y+2	; 0x02
    25e0:	28 2f       	mov	r18, r24
    25e2:	30 e0       	ldi	r19, 0x00	; 0
    25e4:	3b 87       	std	Y+11, r19	; 0x0b
    25e6:	2a 87       	std	Y+10, r18	; 0x0a
    25e8:	8a 85       	ldd	r24, Y+10	; 0x0a
    25ea:	9b 85       	ldd	r25, Y+11	; 0x0b
    25ec:	81 30       	cpi	r24, 0x01	; 1
    25ee:	91 05       	cpc	r25, r1
    25f0:	09 f4       	brne	.+2      	; 0x25f4 <EXTI_voidEnable+0x32>
    25f2:	85 c0       	rjmp	.+266    	; 0x26fe <EXTI_voidEnable+0x13c>
    25f4:	2a 85       	ldd	r18, Y+10	; 0x0a
    25f6:	3b 85       	ldd	r19, Y+11	; 0x0b
    25f8:	22 30       	cpi	r18, 0x02	; 2
    25fa:	31 05       	cpc	r19, r1
    25fc:	09 f4       	brne	.+2      	; 0x2600 <EXTI_voidEnable+0x3e>
    25fe:	f9 c0       	rjmp	.+498    	; 0x27f2 <EXTI_voidEnable+0x230>
    2600:	8a 85       	ldd	r24, Y+10	; 0x0a
    2602:	9b 85       	ldd	r25, Y+11	; 0x0b
    2604:	00 97       	sbiw	r24, 0x00	; 0
    2606:	09 f0       	breq	.+2      	; 0x260a <EXTI_voidEnable+0x48>
    2608:	1b c1       	rjmp	.+566    	; 0x2840 <EXTI_voidEnable+0x27e>
    {
    case EXTI_u8_IN0:
        switch (Copy_u8EdgeIndex)
    260a:	8b 81       	ldd	r24, Y+3	; 0x03
    260c:	28 2f       	mov	r18, r24
    260e:	30 e0       	ldi	r19, 0x00	; 0
    2610:	39 87       	std	Y+9, r19	; 0x09
    2612:	28 87       	std	Y+8, r18	; 0x08
    2614:	88 85       	ldd	r24, Y+8	; 0x08
    2616:	99 85       	ldd	r25, Y+9	; 0x09
    2618:	81 30       	cpi	r24, 0x01	; 1
    261a:	91 05       	cpc	r25, r1
    261c:	61 f1       	breq	.+88     	; 0x2676 <EXTI_voidEnable+0xb4>
    261e:	28 85       	ldd	r18, Y+8	; 0x08
    2620:	39 85       	ldd	r19, Y+9	; 0x09
    2622:	22 30       	cpi	r18, 0x02	; 2
    2624:	31 05       	cpc	r19, r1
    2626:	2c f4       	brge	.+10     	; 0x2632 <EXTI_voidEnable+0x70>
    2628:	88 85       	ldd	r24, Y+8	; 0x08
    262a:	99 85       	ldd	r25, Y+9	; 0x09
    262c:	00 97       	sbiw	r24, 0x00	; 0
    262e:	69 f0       	breq	.+26     	; 0x264a <EXTI_voidEnable+0x88>
    2630:	64 c0       	rjmp	.+200    	; 0x26fa <EXTI_voidEnable+0x138>
    2632:	28 85       	ldd	r18, Y+8	; 0x08
    2634:	39 85       	ldd	r19, Y+9	; 0x09
    2636:	22 30       	cpi	r18, 0x02	; 2
    2638:	31 05       	cpc	r19, r1
    263a:	99 f1       	breq	.+102    	; 0x26a2 <EXTI_voidEnable+0xe0>
    263c:	88 85       	ldd	r24, Y+8	; 0x08
    263e:	99 85       	ldd	r25, Y+9	; 0x09
    2640:	83 30       	cpi	r24, 0x03	; 3
    2642:	91 05       	cpc	r25, r1
    2644:	09 f4       	brne	.+2      	; 0x2648 <EXTI_voidEnable+0x86>
    2646:	43 c0       	rjmp	.+134    	; 0x26ce <EXTI_voidEnable+0x10c>
    2648:	58 c0       	rjmp	.+176    	; 0x26fa <EXTI_voidEnable+0x138>
        {
        case EXTI_u8_RAISING_EDGE:
            SET_BIT(EXTI_u8_MCUCR, 1);
    264a:	a5 e5       	ldi	r26, 0x55	; 85
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	e5 e5       	ldi	r30, 0x55	; 85
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	82 60       	ori	r24, 0x02	; 2
    2656:	8c 93       	st	X, r24
            SET_BIT(EXTI_u8_MCUCR, 0);
    2658:	a5 e5       	ldi	r26, 0x55	; 85
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e5 e5       	ldi	r30, 0x55	; 85
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	81 60       	ori	r24, 0x01	; 1
    2664:	8c 93       	st	X, r24
            /* Enable EXTI0 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
    2666:	ab e5       	ldi	r26, 0x5B	; 91
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	eb e5       	ldi	r30, 0x5B	; 91
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	80 64       	ori	r24, 0x40	; 64
    2672:	8c 93       	st	X, r24
    2674:	e5 c0       	rjmp	.+458    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_FLOATING_EDGE:
            SET_BIT(EXTI_u8_MCUCR, 1);
    2676:	a5 e5       	ldi	r26, 0x55	; 85
    2678:	b0 e0       	ldi	r27, 0x00	; 0
    267a:	e5 e5       	ldi	r30, 0x55	; 85
    267c:	f0 e0       	ldi	r31, 0x00	; 0
    267e:	80 81       	ld	r24, Z
    2680:	82 60       	ori	r24, 0x02	; 2
    2682:	8c 93       	st	X, r24
            CLR_BIT(EXTI_u8_MCUCR, 0);
    2684:	a5 e5       	ldi	r26, 0x55	; 85
    2686:	b0 e0       	ldi	r27, 0x00	; 0
    2688:	e5 e5       	ldi	r30, 0x55	; 85
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	8e 7f       	andi	r24, 0xFE	; 254
    2690:	8c 93       	st	X, r24
            /* Enable EXTI0 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
    2692:	ab e5       	ldi	r26, 0x5B	; 91
    2694:	b0 e0       	ldi	r27, 0x00	; 0
    2696:	eb e5       	ldi	r30, 0x5B	; 91
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	80 64       	ori	r24, 0x40	; 64
    269e:	8c 93       	st	X, r24
    26a0:	cf c0       	rjmp	.+414    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_ANY_LOGICAL_CHANGE:
            CLR_BIT(EXTI_u8_MCUCR, 1);
    26a2:	a5 e5       	ldi	r26, 0x55	; 85
    26a4:	b0 e0       	ldi	r27, 0x00	; 0
    26a6:	e5 e5       	ldi	r30, 0x55	; 85
    26a8:	f0 e0       	ldi	r31, 0x00	; 0
    26aa:	80 81       	ld	r24, Z
    26ac:	8d 7f       	andi	r24, 0xFD	; 253
    26ae:	8c 93       	st	X, r24
            SET_BIT(EXTI_u8_MCUCR, 0);
    26b0:	a5 e5       	ldi	r26, 0x55	; 85
    26b2:	b0 e0       	ldi	r27, 0x00	; 0
    26b4:	e5 e5       	ldi	r30, 0x55	; 85
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	80 81       	ld	r24, Z
    26ba:	81 60       	ori	r24, 0x01	; 1
    26bc:	8c 93       	st	X, r24
            /* Enable EXTI0 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
    26be:	ab e5       	ldi	r26, 0x5B	; 91
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	eb e5       	ldi	r30, 0x5B	; 91
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	80 64       	ori	r24, 0x40	; 64
    26ca:	8c 93       	st	X, r24
    26cc:	b9 c0       	rjmp	.+370    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_LOW_LEVEL:
            CLR_BIT(EXTI_u8_MCUCR, 1);
    26ce:	a5 e5       	ldi	r26, 0x55	; 85
    26d0:	b0 e0       	ldi	r27, 0x00	; 0
    26d2:	e5 e5       	ldi	r30, 0x55	; 85
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	80 81       	ld	r24, Z
    26d8:	8d 7f       	andi	r24, 0xFD	; 253
    26da:	8c 93       	st	X, r24
            CLR_BIT(EXTI_u8_MCUCR, 0);
    26dc:	a5 e5       	ldi	r26, 0x55	; 85
    26de:	b0 e0       	ldi	r27, 0x00	; 0
    26e0:	e5 e5       	ldi	r30, 0x55	; 85
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	80 81       	ld	r24, Z
    26e6:	8e 7f       	andi	r24, 0xFE	; 254
    26e8:	8c 93       	st	X, r24
            /* Enable EXTI0 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
    26ea:	ab e5       	ldi	r26, 0x5B	; 91
    26ec:	b0 e0       	ldi	r27, 0x00	; 0
    26ee:	eb e5       	ldi	r30, 0x5B	; 91
    26f0:	f0 e0       	ldi	r31, 0x00	; 0
    26f2:	80 81       	ld	r24, Z
    26f4:	80 64       	ori	r24, 0x40	; 64
    26f6:	8c 93       	st	X, r24
    26f8:	a3 c0       	rjmp	.+326    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        default:
            Local_u8ErrorState = STD_TYPES_NOK;
    26fa:	19 82       	std	Y+1, r1	; 0x01
    26fc:	a1 c0       	rjmp	.+322    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        }
        break;
    /*****************************************************************/
    case EXTI_u8_IN1:
        switch (Copy_u8EdgeIndex)
    26fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2700:	28 2f       	mov	r18, r24
    2702:	30 e0       	ldi	r19, 0x00	; 0
    2704:	3f 83       	std	Y+7, r19	; 0x07
    2706:	2e 83       	std	Y+6, r18	; 0x06
    2708:	8e 81       	ldd	r24, Y+6	; 0x06
    270a:	9f 81       	ldd	r25, Y+7	; 0x07
    270c:	81 30       	cpi	r24, 0x01	; 1
    270e:	91 05       	cpc	r25, r1
    2710:	61 f1       	breq	.+88     	; 0x276a <EXTI_voidEnable+0x1a8>
    2712:	2e 81       	ldd	r18, Y+6	; 0x06
    2714:	3f 81       	ldd	r19, Y+7	; 0x07
    2716:	22 30       	cpi	r18, 0x02	; 2
    2718:	31 05       	cpc	r19, r1
    271a:	2c f4       	brge	.+10     	; 0x2726 <EXTI_voidEnable+0x164>
    271c:	8e 81       	ldd	r24, Y+6	; 0x06
    271e:	9f 81       	ldd	r25, Y+7	; 0x07
    2720:	00 97       	sbiw	r24, 0x00	; 0
    2722:	69 f0       	breq	.+26     	; 0x273e <EXTI_voidEnable+0x17c>
    2724:	64 c0       	rjmp	.+200    	; 0x27ee <EXTI_voidEnable+0x22c>
    2726:	2e 81       	ldd	r18, Y+6	; 0x06
    2728:	3f 81       	ldd	r19, Y+7	; 0x07
    272a:	22 30       	cpi	r18, 0x02	; 2
    272c:	31 05       	cpc	r19, r1
    272e:	99 f1       	breq	.+102    	; 0x2796 <EXTI_voidEnable+0x1d4>
    2730:	8e 81       	ldd	r24, Y+6	; 0x06
    2732:	9f 81       	ldd	r25, Y+7	; 0x07
    2734:	83 30       	cpi	r24, 0x03	; 3
    2736:	91 05       	cpc	r25, r1
    2738:	09 f4       	brne	.+2      	; 0x273c <EXTI_voidEnable+0x17a>
    273a:	43 c0       	rjmp	.+134    	; 0x27c2 <EXTI_voidEnable+0x200>
    273c:	58 c0       	rjmp	.+176    	; 0x27ee <EXTI_voidEnable+0x22c>
        {
        case EXTI_u8_RAISING_EDGE:
            SET_BIT(EXTI_u8_MCUCR, 3);
    273e:	a5 e5       	ldi	r26, 0x55	; 85
    2740:	b0 e0       	ldi	r27, 0x00	; 0
    2742:	e5 e5       	ldi	r30, 0x55	; 85
    2744:	f0 e0       	ldi	r31, 0x00	; 0
    2746:	80 81       	ld	r24, Z
    2748:	88 60       	ori	r24, 0x08	; 8
    274a:	8c 93       	st	X, r24
            SET_BIT(EXTI_u8_MCUCR, 2);
    274c:	a5 e5       	ldi	r26, 0x55	; 85
    274e:	b0 e0       	ldi	r27, 0x00	; 0
    2750:	e5 e5       	ldi	r30, 0x55	; 85
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	80 81       	ld	r24, Z
    2756:	84 60       	ori	r24, 0x04	; 4
    2758:	8c 93       	st	X, r24
            /* Enable EXTI1 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN1);
    275a:	ab e5       	ldi	r26, 0x5B	; 91
    275c:	b0 e0       	ldi	r27, 0x00	; 0
    275e:	eb e5       	ldi	r30, 0x5B	; 91
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	80 81       	ld	r24, Z
    2764:	80 68       	ori	r24, 0x80	; 128
    2766:	8c 93       	st	X, r24
    2768:	6b c0       	rjmp	.+214    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_FLOATING_EDGE:
            SET_BIT(EXTI_u8_MCUCR, 3);
    276a:	a5 e5       	ldi	r26, 0x55	; 85
    276c:	b0 e0       	ldi	r27, 0x00	; 0
    276e:	e5 e5       	ldi	r30, 0x55	; 85
    2770:	f0 e0       	ldi	r31, 0x00	; 0
    2772:	80 81       	ld	r24, Z
    2774:	88 60       	ori	r24, 0x08	; 8
    2776:	8c 93       	st	X, r24
            CLR_BIT(EXTI_u8_MCUCR, 2);
    2778:	a5 e5       	ldi	r26, 0x55	; 85
    277a:	b0 e0       	ldi	r27, 0x00	; 0
    277c:	e5 e5       	ldi	r30, 0x55	; 85
    277e:	f0 e0       	ldi	r31, 0x00	; 0
    2780:	80 81       	ld	r24, Z
    2782:	8b 7f       	andi	r24, 0xFB	; 251
    2784:	8c 93       	st	X, r24
            /* Enable EXTI1 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN1);
    2786:	ab e5       	ldi	r26, 0x5B	; 91
    2788:	b0 e0       	ldi	r27, 0x00	; 0
    278a:	eb e5       	ldi	r30, 0x5B	; 91
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	80 68       	ori	r24, 0x80	; 128
    2792:	8c 93       	st	X, r24
    2794:	55 c0       	rjmp	.+170    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_ANY_LOGICAL_CHANGE:
            CLR_BIT(EXTI_u8_MCUCR, 3);
    2796:	a5 e5       	ldi	r26, 0x55	; 85
    2798:	b0 e0       	ldi	r27, 0x00	; 0
    279a:	e5 e5       	ldi	r30, 0x55	; 85
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	87 7f       	andi	r24, 0xF7	; 247
    27a2:	8c 93       	st	X, r24
            SET_BIT(EXTI_u8_MCUCR, 2);
    27a4:	a5 e5       	ldi	r26, 0x55	; 85
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	e5 e5       	ldi	r30, 0x55	; 85
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	84 60       	ori	r24, 0x04	; 4
    27b0:	8c 93       	st	X, r24
            /* Enable EXTI1 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN1);
    27b2:	ab e5       	ldi	r26, 0x5B	; 91
    27b4:	b0 e0       	ldi	r27, 0x00	; 0
    27b6:	eb e5       	ldi	r30, 0x5B	; 91
    27b8:	f0 e0       	ldi	r31, 0x00	; 0
    27ba:	80 81       	ld	r24, Z
    27bc:	80 68       	ori	r24, 0x80	; 128
    27be:	8c 93       	st	X, r24
    27c0:	3f c0       	rjmp	.+126    	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_LOW_LEVEL:
            CLR_BIT(EXTI_u8_MCUCR, 3);
    27c2:	a5 e5       	ldi	r26, 0x55	; 85
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	e5 e5       	ldi	r30, 0x55	; 85
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	87 7f       	andi	r24, 0xF7	; 247
    27ce:	8c 93       	st	X, r24
            CLR_BIT(EXTI_u8_MCUCR, 2);
    27d0:	a5 e5       	ldi	r26, 0x55	; 85
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	e5 e5       	ldi	r30, 0x55	; 85
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	80 81       	ld	r24, Z
    27da:	8b 7f       	andi	r24, 0xFB	; 251
    27dc:	8c 93       	st	X, r24
            /* Enable EXTI1 */
            SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN1);
    27de:	ab e5       	ldi	r26, 0x5B	; 91
    27e0:	b0 e0       	ldi	r27, 0x00	; 0
    27e2:	eb e5       	ldi	r30, 0x5B	; 91
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	80 81       	ld	r24, Z
    27e8:	80 68       	ori	r24, 0x80	; 128
    27ea:	8c 93       	st	X, r24
    27ec:	29 c0       	rjmp	.+82     	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        default:
            Local_u8ErrorState = STD_TYPES_NOK;
    27ee:	19 82       	std	Y+1, r1	; 0x01
    27f0:	27 c0       	rjmp	.+78     	; 0x2840 <EXTI_voidEnable+0x27e>
        }
        break;
    /*****************************************************************/
    case EXTI_u8_IN2:
        /* Enable EXTI2 */
        SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN2);
    27f2:	ab e5       	ldi	r26, 0x5B	; 91
    27f4:	b0 e0       	ldi	r27, 0x00	; 0
    27f6:	eb e5       	ldi	r30, 0x5B	; 91
    27f8:	f0 e0       	ldi	r31, 0x00	; 0
    27fa:	80 81       	ld	r24, Z
    27fc:	80 62       	ori	r24, 0x20	; 32
    27fe:	8c 93       	st	X, r24
        switch (Copy_u8EdgeIndex)
    2800:	8b 81       	ldd	r24, Y+3	; 0x03
    2802:	28 2f       	mov	r18, r24
    2804:	30 e0       	ldi	r19, 0x00	; 0
    2806:	3d 83       	std	Y+5, r19	; 0x05
    2808:	2c 83       	std	Y+4, r18	; 0x04
    280a:	8c 81       	ldd	r24, Y+4	; 0x04
    280c:	9d 81       	ldd	r25, Y+5	; 0x05
    280e:	00 97       	sbiw	r24, 0x00	; 0
    2810:	31 f0       	breq	.+12     	; 0x281e <EXTI_voidEnable+0x25c>
    2812:	2c 81       	ldd	r18, Y+4	; 0x04
    2814:	3d 81       	ldd	r19, Y+5	; 0x05
    2816:	21 30       	cpi	r18, 0x01	; 1
    2818:	31 05       	cpc	r19, r1
    281a:	49 f0       	breq	.+18     	; 0x282e <EXTI_voidEnable+0x26c>
    281c:	10 c0       	rjmp	.+32     	; 0x283e <EXTI_voidEnable+0x27c>
        {
        case EXTI_u8_RAISING_EDGE:
            SET_BIT(EXTI_u8_MCUCSR, 6);
    281e:	a4 e5       	ldi	r26, 0x54	; 84
    2820:	b0 e0       	ldi	r27, 0x00	; 0
    2822:	e4 e5       	ldi	r30, 0x54	; 84
    2824:	f0 e0       	ldi	r31, 0x00	; 0
    2826:	80 81       	ld	r24, Z
    2828:	80 64       	ori	r24, 0x40	; 64
    282a:	8c 93       	st	X, r24
    282c:	09 c0       	rjmp	.+18     	; 0x2840 <EXTI_voidEnable+0x27e>
            break;
        case EXTI_u8_FLOATING_EDGE:
            CLR_BIT(EXTI_u8_MCUCSR, 6);
    282e:	a4 e5       	ldi	r26, 0x54	; 84
    2830:	b0 e0       	ldi	r27, 0x00	; 0
    2832:	e4 e5       	ldi	r30, 0x54	; 84
    2834:	f0 e0       	ldi	r31, 0x00	; 0
    2836:	80 81       	ld	r24, Z
    2838:	8f 7b       	andi	r24, 0xBF	; 191
    283a:	8c 93       	st	X, r24
    283c:	01 c0       	rjmp	.+2      	; 0x2840 <EXTI_voidEnable+0x27e>
            // /* Enable EXTI2 */
            // SET_BIT(EXTI_u8_GICR, EXTI_u8_PIN2);
            break;
        default:
            Local_u8ErrorState = STD_TYPES_NOK;
    283e:	19 82       	std	Y+1, r1	; 0x01
            break;
        }
        break;
    }
    return Local_u8ErrorState;
    2840:	89 81       	ldd	r24, Y+1	; 0x01
}
    2842:	2b 96       	adiw	r28, 0x0b	; 11
    2844:	0f b6       	in	r0, 0x3f	; 63
    2846:	f8 94       	cli
    2848:	de bf       	out	0x3e, r29	; 62
    284a:	0f be       	out	0x3f, r0	; 63
    284c:	cd bf       	out	0x3d, r28	; 61
    284e:	cf 91       	pop	r28
    2850:	df 91       	pop	r29
    2852:	08 95       	ret

00002854 <EXTI_voidDisable>:
u8 EXTI_voidDisable(u8 Copy_u8EXTIIndex)
{
    2854:	df 93       	push	r29
    2856:	cf 93       	push	r28
    2858:	00 d0       	rcall	.+0      	; 0x285a <EXTI_voidDisable+0x6>
    285a:	00 d0       	rcall	.+0      	; 0x285c <EXTI_voidDisable+0x8>
    285c:	cd b7       	in	r28, 0x3d	; 61
    285e:	de b7       	in	r29, 0x3e	; 62
    2860:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ErrorState = STD_TYPES_OK;
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_u8EXTIIndex)
    2866:	8a 81       	ldd	r24, Y+2	; 0x02
    2868:	28 2f       	mov	r18, r24
    286a:	30 e0       	ldi	r19, 0x00	; 0
    286c:	3c 83       	std	Y+4, r19	; 0x04
    286e:	2b 83       	std	Y+3, r18	; 0x03
    2870:	8b 81       	ldd	r24, Y+3	; 0x03
    2872:	9c 81       	ldd	r25, Y+4	; 0x04
    2874:	81 30       	cpi	r24, 0x01	; 1
    2876:	91 05       	cpc	r25, r1
    2878:	89 f0       	breq	.+34     	; 0x289c <EXTI_voidDisable+0x48>
    287a:	2b 81       	ldd	r18, Y+3	; 0x03
    287c:	3c 81       	ldd	r19, Y+4	; 0x04
    287e:	22 30       	cpi	r18, 0x02	; 2
    2880:	31 05       	cpc	r19, r1
    2882:	a1 f0       	breq	.+40     	; 0x28ac <EXTI_voidDisable+0x58>
    2884:	8b 81       	ldd	r24, Y+3	; 0x03
    2886:	9c 81       	ldd	r25, Y+4	; 0x04
    2888:	00 97       	sbiw	r24, 0x00	; 0
    288a:	c1 f4       	brne	.+48     	; 0x28bc <EXTI_voidDisable+0x68>
    {
    case EXTI_u8_IN0:
        CLR_BIT(EXTI_u8_GICR, EXTI_u8_PIN0);
    288c:	ab e5       	ldi	r26, 0x5B	; 91
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	eb e5       	ldi	r30, 0x5B	; 91
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	8f 7b       	andi	r24, 0xBF	; 191
    2898:	8c 93       	st	X, r24
    289a:	11 c0       	rjmp	.+34     	; 0x28be <EXTI_voidDisable+0x6a>
        break;
    case EXTI_u8_IN1:
        CLR_BIT(EXTI_u8_GICR, EXTI_u8_PIN1);
    289c:	ab e5       	ldi	r26, 0x5B	; 91
    289e:	b0 e0       	ldi	r27, 0x00	; 0
    28a0:	eb e5       	ldi	r30, 0x5B	; 91
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	80 81       	ld	r24, Z
    28a6:	8f 77       	andi	r24, 0x7F	; 127
    28a8:	8c 93       	st	X, r24
    28aa:	09 c0       	rjmp	.+18     	; 0x28be <EXTI_voidDisable+0x6a>
        break;
    case EXTI_u8_IN2:
        CLR_BIT(EXTI_u8_GICR, EXTI_u8_PIN2);
    28ac:	ab e5       	ldi	r26, 0x5B	; 91
    28ae:	b0 e0       	ldi	r27, 0x00	; 0
    28b0:	eb e5       	ldi	r30, 0x5B	; 91
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	80 81       	ld	r24, Z
    28b6:	8f 7d       	andi	r24, 0xDF	; 223
    28b8:	8c 93       	st	X, r24
    28ba:	01 c0       	rjmp	.+2      	; 0x28be <EXTI_voidDisable+0x6a>
        break;
    default:
        Local_u8ErrorState = STD_TYPES_NOK;
    28bc:	19 82       	std	Y+1, r1	; 0x01
        break;
    }

    return Local_u8ErrorState;
    28be:	89 81       	ldd	r24, Y+1	; 0x01
}
    28c0:	0f 90       	pop	r0
    28c2:	0f 90       	pop	r0
    28c4:	0f 90       	pop	r0
    28c6:	0f 90       	pop	r0
    28c8:	cf 91       	pop	r28
    28ca:	df 91       	pop	r29
    28cc:	08 95       	ret

000028ce <EXTI_u8Set_CallBack>:
/***************************************************************************/
/* Global Pointer to a function */
static void (*EXTI_pfEXTI[3])(void) = {NULL};

u8 EXTI_u8Set_CallBack(void (*lpf)(void), u8 Copy_u8EXTI_Index) // *lpf is the local pointer to the function
{
    28ce:	df 93       	push	r29
    28d0:	cf 93       	push	r28
    28d2:	00 d0       	rcall	.+0      	; 0x28d4 <EXTI_u8Set_CallBack+0x6>
    28d4:	00 d0       	rcall	.+0      	; 0x28d6 <EXTI_u8Set_CallBack+0x8>
    28d6:	cd b7       	in	r28, 0x3d	; 61
    28d8:	de b7       	in	r29, 0x3e	; 62
    28da:	9b 83       	std	Y+3, r25	; 0x03
    28dc:	8a 83       	std	Y+2, r24	; 0x02
    28de:	6c 83       	std	Y+4, r22	; 0x04
    u8 Local_u8ErrorState = STD_TYPES_OK;
    28e0:	81 e0       	ldi	r24, 0x01	; 1
    28e2:	89 83       	std	Y+1, r24	; 0x01
    if ((Copy_u8EXTI_Index <= EXTI_u8_IN2) && (lpf != NULL))
    28e4:	8c 81       	ldd	r24, Y+4	; 0x04
    28e6:	83 30       	cpi	r24, 0x03	; 3
    28e8:	88 f4       	brcc	.+34     	; 0x290c <EXTI_u8Set_CallBack+0x3e>
    28ea:	8a 81       	ldd	r24, Y+2	; 0x02
    28ec:	9b 81       	ldd	r25, Y+3	; 0x03
    28ee:	00 97       	sbiw	r24, 0x00	; 0
    28f0:	69 f0       	breq	.+26     	; 0x290c <EXTI_u8Set_CallBack+0x3e>
        EXTI_pfEXTI[Copy_u8EXTI_Index] = lpf;
    28f2:	8c 81       	ldd	r24, Y+4	; 0x04
    28f4:	88 2f       	mov	r24, r24
    28f6:	90 e0       	ldi	r25, 0x00	; 0
    28f8:	88 0f       	add	r24, r24
    28fa:	99 1f       	adc	r25, r25
    28fc:	fc 01       	movw	r30, r24
    28fe:	ea 57       	subi	r30, 0x7A	; 122
    2900:	ff 4f       	sbci	r31, 0xFF	; 255
    2902:	8a 81       	ldd	r24, Y+2	; 0x02
    2904:	9b 81       	ldd	r25, Y+3	; 0x03
    2906:	91 83       	std	Z+1, r25	; 0x01
    2908:	80 83       	st	Z, r24
    290a:	01 c0       	rjmp	.+2      	; 0x290e <EXTI_u8Set_CallBack+0x40>
    else
        Local_u8ErrorState = STD_TYPES_NOK;
    290c:	19 82       	std	Y+1, r1	; 0x01
    return Local_u8ErrorState;
    290e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2910:	0f 90       	pop	r0
    2912:	0f 90       	pop	r0
    2914:	0f 90       	pop	r0
    2916:	0f 90       	pop	r0
    2918:	cf 91       	pop	r28
    291a:	df 91       	pop	r29
    291c:	08 95       	ret

0000291e <__vector__1>:
/* Prototype fo ISR of EXTI0 */
void __vector__1(void) __attribute__((signal));
void __vector__1(void) // ISR(EXTI0)
{
    291e:	1f 92       	push	r1
    2920:	0f 92       	push	r0
    2922:	0f b6       	in	r0, 0x3f	; 63
    2924:	0f 92       	push	r0
    2926:	11 24       	eor	r1, r1
    2928:	2f 93       	push	r18
    292a:	3f 93       	push	r19
    292c:	4f 93       	push	r20
    292e:	5f 93       	push	r21
    2930:	6f 93       	push	r22
    2932:	7f 93       	push	r23
    2934:	8f 93       	push	r24
    2936:	9f 93       	push	r25
    2938:	af 93       	push	r26
    293a:	bf 93       	push	r27
    293c:	ef 93       	push	r30
    293e:	ff 93       	push	r31
    2940:	df 93       	push	r29
    2942:	cf 93       	push	r28
    2944:	cd b7       	in	r28, 0x3d	; 61
    2946:	de b7       	in	r29, 0x3e	; 62
    if (EXTI_pfEXTI[EXTI_u8_IN0 != NULL]) // to make sure that pointer is got a new address, and avoid a garbage value.
    2948:	80 91 86 00 	lds	r24, 0x0086
    294c:	90 91 87 00 	lds	r25, 0x0087
    2950:	00 97       	sbiw	r24, 0x00	; 0
    2952:	29 f0       	breq	.+10     	; 0x295e <__vector__1+0x40>
        EXTI_pfEXTI[0]();
    2954:	e0 91 86 00 	lds	r30, 0x0086
    2958:	f0 91 87 00 	lds	r31, 0x0087
    295c:	09 95       	icall
}
    295e:	cf 91       	pop	r28
    2960:	df 91       	pop	r29
    2962:	ff 91       	pop	r31
    2964:	ef 91       	pop	r30
    2966:	bf 91       	pop	r27
    2968:	af 91       	pop	r26
    296a:	9f 91       	pop	r25
    296c:	8f 91       	pop	r24
    296e:	7f 91       	pop	r23
    2970:	6f 91       	pop	r22
    2972:	5f 91       	pop	r21
    2974:	4f 91       	pop	r20
    2976:	3f 91       	pop	r19
    2978:	2f 91       	pop	r18
    297a:	0f 90       	pop	r0
    297c:	0f be       	out	0x3f, r0	; 63
    297e:	0f 90       	pop	r0
    2980:	1f 90       	pop	r1
    2982:	18 95       	reti

00002984 <__vector__2>:
/* Prototype fo ISR of EXTI1 */
void __vector__2(void) __attribute__((signal));
void __vector__2(void) // ISR(EXTI1)
{
    2984:	1f 92       	push	r1
    2986:	0f 92       	push	r0
    2988:	0f b6       	in	r0, 0x3f	; 63
    298a:	0f 92       	push	r0
    298c:	11 24       	eor	r1, r1
    298e:	2f 93       	push	r18
    2990:	3f 93       	push	r19
    2992:	4f 93       	push	r20
    2994:	5f 93       	push	r21
    2996:	6f 93       	push	r22
    2998:	7f 93       	push	r23
    299a:	8f 93       	push	r24
    299c:	9f 93       	push	r25
    299e:	af 93       	push	r26
    29a0:	bf 93       	push	r27
    29a2:	ef 93       	push	r30
    29a4:	ff 93       	push	r31
    29a6:	df 93       	push	r29
    29a8:	cf 93       	push	r28
    29aa:	cd b7       	in	r28, 0x3d	; 61
    29ac:	de b7       	in	r29, 0x3e	; 62
    if (EXTI_pfEXTI[EXTI_u8_IN1 != NULL]) // to make sure that pointer is got a new address, and avoid a garbage value.
    29ae:	80 91 88 00 	lds	r24, 0x0088
    29b2:	90 91 89 00 	lds	r25, 0x0089
    29b6:	00 97       	sbiw	r24, 0x00	; 0
    29b8:	29 f0       	breq	.+10     	; 0x29c4 <__vector__2+0x40>
        EXTI_pfEXTI[1]();
    29ba:	e0 91 88 00 	lds	r30, 0x0088
    29be:	f0 91 89 00 	lds	r31, 0x0089
    29c2:	09 95       	icall
}
    29c4:	cf 91       	pop	r28
    29c6:	df 91       	pop	r29
    29c8:	ff 91       	pop	r31
    29ca:	ef 91       	pop	r30
    29cc:	bf 91       	pop	r27
    29ce:	af 91       	pop	r26
    29d0:	9f 91       	pop	r25
    29d2:	8f 91       	pop	r24
    29d4:	7f 91       	pop	r23
    29d6:	6f 91       	pop	r22
    29d8:	5f 91       	pop	r21
    29da:	4f 91       	pop	r20
    29dc:	3f 91       	pop	r19
    29de:	2f 91       	pop	r18
    29e0:	0f 90       	pop	r0
    29e2:	0f be       	out	0x3f, r0	; 63
    29e4:	0f 90       	pop	r0
    29e6:	1f 90       	pop	r1
    29e8:	18 95       	reti

000029ea <__vector__3>:
/* Prototype fo ISR of EXTI2 */
void __vector__3(void) __attribute__((signal));
void __vector__3(void) // ISR(EXTI2)
{
    29ea:	1f 92       	push	r1
    29ec:	0f 92       	push	r0
    29ee:	0f b6       	in	r0, 0x3f	; 63
    29f0:	0f 92       	push	r0
    29f2:	11 24       	eor	r1, r1
    29f4:	2f 93       	push	r18
    29f6:	3f 93       	push	r19
    29f8:	4f 93       	push	r20
    29fa:	5f 93       	push	r21
    29fc:	6f 93       	push	r22
    29fe:	7f 93       	push	r23
    2a00:	8f 93       	push	r24
    2a02:	9f 93       	push	r25
    2a04:	af 93       	push	r26
    2a06:	bf 93       	push	r27
    2a08:	ef 93       	push	r30
    2a0a:	ff 93       	push	r31
    2a0c:	df 93       	push	r29
    2a0e:	cf 93       	push	r28
    2a10:	cd b7       	in	r28, 0x3d	; 61
    2a12:	de b7       	in	r29, 0x3e	; 62
    // if (EXTI_pfEXTI[EXTI_u8_IN2 != NULL]) // to make sure that pointer is got a new address, and avoid a garbage value.
    EXTI_pfEXTI[2]();
    2a14:	e0 91 8a 00 	lds	r30, 0x008A
    2a18:	f0 91 8b 00 	lds	r31, 0x008B
    2a1c:	09 95       	icall
}
    2a1e:	cf 91       	pop	r28
    2a20:	df 91       	pop	r29
    2a22:	ff 91       	pop	r31
    2a24:	ef 91       	pop	r30
    2a26:	bf 91       	pop	r27
    2a28:	af 91       	pop	r26
    2a2a:	9f 91       	pop	r25
    2a2c:	8f 91       	pop	r24
    2a2e:	7f 91       	pop	r23
    2a30:	6f 91       	pop	r22
    2a32:	5f 91       	pop	r21
    2a34:	4f 91       	pop	r20
    2a36:	3f 91       	pop	r19
    2a38:	2f 91       	pop	r18
    2a3a:	0f 90       	pop	r0
    2a3c:	0f be       	out	0x3f, r0	; 63
    2a3e:	0f 90       	pop	r0
    2a40:	1f 90       	pop	r1
    2a42:	18 95       	reti

00002a44 <DIO_voidInit>:
#include "DIO_config.h"
#include "DIO_private.h"
#include "DIO_interface.h"

void DIO_voidInit(void)
{
    2a44:	df 93       	push	r29
    2a46:	cf 93       	push	r28
    2a48:	cd b7       	in	r28, 0x3d	; 61
    2a4a:	de b7       	in	r29, 0x3e	; 62
    DIO_u8_DDRA_REG = Conc(DIO_u8_PA7_INTIAL_DIRECTION, DIO_u8_PA6_INTIAL_DIRECTION,
    2a4c:	ea e3       	ldi	r30, 0x3A	; 58
    2a4e:	f0 e0       	ldi	r31, 0x00	; 0
    2a50:	10 82       	st	Z, r1
                           DIO_u8_PA5_INTIAL_DIRECTION, DIO_u8_PA4_INTIAL_DIRECTION,
                           DIO_u8_PA3_INTIAL_DIRECTION, DIO_u8_PA2_INTIAL_DIRECTION,
                           DIO_u8_PA1_INTIAL_DIRECTION, DIO_u8_PA0_INTIAL_DIRECTION);

    DIO_u8_DDRB_REG = Conc(DIO_u8_PB7_INTIAL_DIRECTION, DIO_u8_PB6_INTIAL_DIRECTION,
    2a52:	e7 e3       	ldi	r30, 0x37	; 55
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	88 e0       	ldi	r24, 0x08	; 8
    2a58:	80 83       	st	Z, r24
                           DIO_u8_PB5_INTIAL_DIRECTION, DIO_u8_PB4_INTIAL_DIRECTION,
                           DIO_u8_PB3_INTIAL_DIRECTION, DIO_u8_PB2_INTIAL_DIRECTION,
                           DIO_u8_PB1_INTIAL_DIRECTION, DIO_u8_PB0_INTIAL_DIRECTION);

    DIO_u8_DDRC_REG = Conc(DIO_u8_PC7_INTIAL_DIRECTION, DIO_u8_PC6_INTIAL_DIRECTION,
    2a5a:	e4 e3       	ldi	r30, 0x34	; 52
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	87 e0       	ldi	r24, 0x07	; 7
    2a60:	80 83       	st	Z, r24
                           DIO_u8_PC5_INTIAL_DIRECTION, DIO_u8_PC4_INTIAL_DIRECTION,
                           DIO_u8_PC3_INTIAL_DIRECTION, DIO_u8_PC2_INTIAL_DIRECTION,
                           DIO_u8_PC1_INTIAL_DIRECTION, DIO_u8_PC0_INTIAL_DIRECTION);

    DIO_u8_DDRD_REG = Conc(DIO_u8_PD7_INTIAL_DIRECTION, DIO_u8_PD6_INTIAL_DIRECTION,
    2a62:	e1 e3       	ldi	r30, 0x31	; 49
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	8f ef       	ldi	r24, 0xFF	; 255
    2a68:	80 83       	st	Z, r24
                           DIO_u8_PD5_INTIAL_DIRECTION, DIO_u8_PD4_INTIAL_DIRECTION, DIO_u8_PD3_INTIAL_DIRECTION, DIO_u8_PD2_INTIAL_DIRECTION, DIO_u8_PD1_INTIAL_DIRECTION, DIO_u8_PD0_INTIAL_DIRECTION);

    DIO_u8_PORTA_REG = Conc(DIO_u8_PA7_INTIAL_VALUE, DIO_u8_PA6_INTIAL_VALUE,
    2a6a:	eb e3       	ldi	r30, 0x3B	; 59
    2a6c:	f0 e0       	ldi	r31, 0x00	; 0
    2a6e:	10 82       	st	Z, r1
                            DIO_u8_PA5_INTIAL_VALUE, DIO_u8_PA4_INTIAL_VALUE, DIO_u8_PA3_INTIAL_VALUE, DIO_u8_PA2_INTIAL_VALUE, DIO_u8_PA1_INTIAL_VALUE, DIO_u8_PA0_INTIAL_VALUE);

    DIO_u8_PORTB_REG = Conc(DIO_u8_PB7_INTIAL_VALUE, DIO_u8_PB6_INTIAL_VALUE,
    2a70:	e8 e3       	ldi	r30, 0x38	; 56
    2a72:	f0 e0       	ldi	r31, 0x00	; 0
    2a74:	10 82       	st	Z, r1
                            DIO_u8_PB5_INTIAL_VALUE, DIO_u8_PB4_INTIAL_VALUE, DIO_u8_PB3_INTIAL_VALUE, DIO_u8_PB2_INTIAL_VALUE, DIO_u8_PB1_INTIAL_VALUE, DIO_u8_PB0_INTIAL_VALUE);

    DIO_u8_PORTC_REG = Conc(DIO_u8_PC7_INTIAL_VALUE, DIO_u8_PC6_INTIAL_VALUE,
    2a76:	e5 e3       	ldi	r30, 0x35	; 53
    2a78:	f0 e0       	ldi	r31, 0x00	; 0
    2a7a:	10 82       	st	Z, r1
                            DIO_u8_PC5_INTIAL_VALUE, DIO_u8_PC4_INTIAL_VALUE, DIO_u8_PC3_INTIAL_VALUE, DIO_u8_PC2_INTIAL_VALUE, DIO_u8_PC1_INTIAL_VALUE, DIO_u8_PC0_INTIAL_VALUE);

    DIO_u8_PORTD_REG = Conc(DIO_u8_PD7_INTIAL_VALUE, DIO_u8_PD6_INTIAL_VALUE,
    2a7c:	e2 e3       	ldi	r30, 0x32	; 50
    2a7e:	f0 e0       	ldi	r31, 0x00	; 0
    2a80:	10 82       	st	Z, r1
                            DIO_u8_PD5_INTIAL_VALUE, DIO_u8_PD4_INTIAL_VALUE, DIO_u8_PD3_INTIAL_VALUE, DIO_u8_PD2_INTIAL_VALUE, DIO_u8_PD1_INTIAL_VALUE, DIO_u8_PD0_INTIAL_VALUE);
}
    2a82:	cf 91       	pop	r28
    2a84:	df 91       	pop	r29
    2a86:	08 95       	ret

00002a88 <DIO_voidSetPinDirection>:
u8 DIO_voidSetPinDirection(u8 Copy_u8PortId, u8 Copy_u8PinID, u8 Copy_u8PinDirection)
{
    2a88:	df 93       	push	r29
    2a8a:	cf 93       	push	r28
    2a8c:	cd b7       	in	r28, 0x3d	; 61
    2a8e:	de b7       	in	r29, 0x3e	; 62
    2a90:	2e 97       	sbiw	r28, 0x0e	; 14
    2a92:	0f b6       	in	r0, 0x3f	; 63
    2a94:	f8 94       	cli
    2a96:	de bf       	out	0x3e, r29	; 62
    2a98:	0f be       	out	0x3f, r0	; 63
    2a9a:	cd bf       	out	0x3d, r28	; 61
    2a9c:	8a 83       	std	Y+2, r24	; 0x02
    2a9e:	6b 83       	std	Y+3, r22	; 0x03
    2aa0:	4c 83       	std	Y+4, r20	; 0x04

    u8 Local_u8ErrorState = STD_TYPES_OK;
    2aa2:	81 e0       	ldi	r24, 0x01	; 1
    2aa4:	89 83       	std	Y+1, r24	; 0x01
    if ((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PortId <= DIO_u8_PIN7) && ((Copy_u8PinDirection == DIO_u8_OUTPUT) || (Copy_u8PinDirection == DIO_u8_INPUT)))
    2aa6:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa8:	84 30       	cpi	r24, 0x04	; 4
    2aaa:	08 f0       	brcs	.+2      	; 0x2aae <DIO_voidSetPinDirection+0x26>
    2aac:	0c c1       	rjmp	.+536    	; 0x2cc6 <DIO_voidSetPinDirection+0x23e>
    2aae:	8a 81       	ldd	r24, Y+2	; 0x02
    2ab0:	88 30       	cpi	r24, 0x08	; 8
    2ab2:	08 f0       	brcs	.+2      	; 0x2ab6 <DIO_voidSetPinDirection+0x2e>
    2ab4:	08 c1       	rjmp	.+528    	; 0x2cc6 <DIO_voidSetPinDirection+0x23e>
    2ab6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ab8:	81 30       	cpi	r24, 0x01	; 1
    2aba:	21 f0       	breq	.+8      	; 0x2ac4 <DIO_voidSetPinDirection+0x3c>
    2abc:	8c 81       	ldd	r24, Y+4	; 0x04
    2abe:	88 23       	and	r24, r24
    2ac0:	09 f0       	breq	.+2      	; 0x2ac4 <DIO_voidSetPinDirection+0x3c>
    2ac2:	01 c1       	rjmp	.+514    	; 0x2cc6 <DIO_voidSetPinDirection+0x23e>
    {
        switch (Copy_u8PortId)
    2ac4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ac6:	28 2f       	mov	r18, r24
    2ac8:	30 e0       	ldi	r19, 0x00	; 0
    2aca:	3e 87       	std	Y+14, r19	; 0x0e
    2acc:	2d 87       	std	Y+13, r18	; 0x0d
    2ace:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ad0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ad2:	81 30       	cpi	r24, 0x01	; 1
    2ad4:	91 05       	cpc	r25, r1
    2ad6:	09 f4       	brne	.+2      	; 0x2ada <DIO_voidSetPinDirection+0x52>
    2ad8:	4f c0       	rjmp	.+158    	; 0x2b78 <DIO_voidSetPinDirection+0xf0>
    2ada:	2d 85       	ldd	r18, Y+13	; 0x0d
    2adc:	3e 85       	ldd	r19, Y+14	; 0x0e
    2ade:	22 30       	cpi	r18, 0x02	; 2
    2ae0:	31 05       	cpc	r19, r1
    2ae2:	2c f4       	brge	.+10     	; 0x2aee <DIO_voidSetPinDirection+0x66>
    2ae4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ae6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ae8:	00 97       	sbiw	r24, 0x00	; 0
    2aea:	71 f0       	breq	.+28     	; 0x2b08 <DIO_voidSetPinDirection+0x80>
    2aec:	ed c0       	rjmp	.+474    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
    2aee:	2d 85       	ldd	r18, Y+13	; 0x0d
    2af0:	3e 85       	ldd	r19, Y+14	; 0x0e
    2af2:	22 30       	cpi	r18, 0x02	; 2
    2af4:	31 05       	cpc	r19, r1
    2af6:	09 f4       	brne	.+2      	; 0x2afa <DIO_voidSetPinDirection+0x72>
    2af8:	77 c0       	rjmp	.+238    	; 0x2be8 <DIO_voidSetPinDirection+0x160>
    2afa:	8d 85       	ldd	r24, Y+13	; 0x0d
    2afc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2afe:	83 30       	cpi	r24, 0x03	; 3
    2b00:	91 05       	cpc	r25, r1
    2b02:	09 f4       	brne	.+2      	; 0x2b06 <DIO_voidSetPinDirection+0x7e>
    2b04:	a9 c0       	rjmp	.+338    	; 0x2c58 <DIO_voidSetPinDirection+0x1d0>
    2b06:	e0 c0       	rjmp	.+448    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
        {
        case DIO_u8_PORTA:
            switch (Copy_u8PinDirection)
    2b08:	8c 81       	ldd	r24, Y+4	; 0x04
    2b0a:	28 2f       	mov	r18, r24
    2b0c:	30 e0       	ldi	r19, 0x00	; 0
    2b0e:	3c 87       	std	Y+12, r19	; 0x0c
    2b10:	2b 87       	std	Y+11, r18	; 0x0b
    2b12:	8b 85       	ldd	r24, Y+11	; 0x0b
    2b14:	9c 85       	ldd	r25, Y+12	; 0x0c
    2b16:	00 97       	sbiw	r24, 0x00	; 0
    2b18:	d1 f0       	breq	.+52     	; 0x2b4e <DIO_voidSetPinDirection+0xc6>
    2b1a:	2b 85       	ldd	r18, Y+11	; 0x0b
    2b1c:	3c 85       	ldd	r19, Y+12	; 0x0c
    2b1e:	21 30       	cpi	r18, 0x01	; 1
    2b20:	31 05       	cpc	r19, r1
    2b22:	09 f0       	breq	.+2      	; 0x2b26 <DIO_voidSetPinDirection+0x9e>
    2b24:	d1 c0       	rjmp	.+418    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
            {
            case DIO_u8_OUTPUT:
                SET_BIT(DIO_u8_DDRA_REG, Copy_u8PinID);
    2b26:	aa e3       	ldi	r26, 0x3A	; 58
    2b28:	b0 e0       	ldi	r27, 0x00	; 0
    2b2a:	ea e3       	ldi	r30, 0x3A	; 58
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	48 2f       	mov	r20, r24
    2b32:	8b 81       	ldd	r24, Y+3	; 0x03
    2b34:	28 2f       	mov	r18, r24
    2b36:	30 e0       	ldi	r19, 0x00	; 0
    2b38:	81 e0       	ldi	r24, 0x01	; 1
    2b3a:	90 e0       	ldi	r25, 0x00	; 0
    2b3c:	02 2e       	mov	r0, r18
    2b3e:	02 c0       	rjmp	.+4      	; 0x2b44 <DIO_voidSetPinDirection+0xbc>
    2b40:	88 0f       	add	r24, r24
    2b42:	99 1f       	adc	r25, r25
    2b44:	0a 94       	dec	r0
    2b46:	e2 f7       	brpl	.-8      	; 0x2b40 <DIO_voidSetPinDirection+0xb8>
    2b48:	84 2b       	or	r24, r20
    2b4a:	8c 93       	st	X, r24
    2b4c:	bd c0       	rjmp	.+378    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            case DIO_u8_INPUT:
                CLR_BIT(DIO_u8_DDRA_REG, Copy_u8PinID);
    2b4e:	aa e3       	ldi	r26, 0x3A	; 58
    2b50:	b0 e0       	ldi	r27, 0x00	; 0
    2b52:	ea e3       	ldi	r30, 0x3A	; 58
    2b54:	f0 e0       	ldi	r31, 0x00	; 0
    2b56:	80 81       	ld	r24, Z
    2b58:	48 2f       	mov	r20, r24
    2b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    2b5c:	28 2f       	mov	r18, r24
    2b5e:	30 e0       	ldi	r19, 0x00	; 0
    2b60:	81 e0       	ldi	r24, 0x01	; 1
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	02 2e       	mov	r0, r18
    2b66:	02 c0       	rjmp	.+4      	; 0x2b6c <DIO_voidSetPinDirection+0xe4>
    2b68:	88 0f       	add	r24, r24
    2b6a:	99 1f       	adc	r25, r25
    2b6c:	0a 94       	dec	r0
    2b6e:	e2 f7       	brpl	.-8      	; 0x2b68 <DIO_voidSetPinDirection+0xe0>
    2b70:	80 95       	com	r24
    2b72:	84 23       	and	r24, r20
    2b74:	8c 93       	st	X, r24
    2b76:	a8 c0       	rjmp	.+336    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            }

            break;
        case DIO_u8_PORTB:
            switch (Copy_u8PinDirection)
    2b78:	8c 81       	ldd	r24, Y+4	; 0x04
    2b7a:	28 2f       	mov	r18, r24
    2b7c:	30 e0       	ldi	r19, 0x00	; 0
    2b7e:	3a 87       	std	Y+10, r19	; 0x0a
    2b80:	29 87       	std	Y+9, r18	; 0x09
    2b82:	89 85       	ldd	r24, Y+9	; 0x09
    2b84:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b86:	00 97       	sbiw	r24, 0x00	; 0
    2b88:	d1 f0       	breq	.+52     	; 0x2bbe <DIO_voidSetPinDirection+0x136>
    2b8a:	29 85       	ldd	r18, Y+9	; 0x09
    2b8c:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b8e:	21 30       	cpi	r18, 0x01	; 1
    2b90:	31 05       	cpc	r19, r1
    2b92:	09 f0       	breq	.+2      	; 0x2b96 <DIO_voidSetPinDirection+0x10e>
    2b94:	99 c0       	rjmp	.+306    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
            {
            case DIO_u8_OUTPUT:
                SET_BIT(DIO_u8_DDRB_REG, Copy_u8PinID);
    2b96:	a7 e3       	ldi	r26, 0x37	; 55
    2b98:	b0 e0       	ldi	r27, 0x00	; 0
    2b9a:	e7 e3       	ldi	r30, 0x37	; 55
    2b9c:	f0 e0       	ldi	r31, 0x00	; 0
    2b9e:	80 81       	ld	r24, Z
    2ba0:	48 2f       	mov	r20, r24
    2ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ba4:	28 2f       	mov	r18, r24
    2ba6:	30 e0       	ldi	r19, 0x00	; 0
    2ba8:	81 e0       	ldi	r24, 0x01	; 1
    2baa:	90 e0       	ldi	r25, 0x00	; 0
    2bac:	02 2e       	mov	r0, r18
    2bae:	02 c0       	rjmp	.+4      	; 0x2bb4 <DIO_voidSetPinDirection+0x12c>
    2bb0:	88 0f       	add	r24, r24
    2bb2:	99 1f       	adc	r25, r25
    2bb4:	0a 94       	dec	r0
    2bb6:	e2 f7       	brpl	.-8      	; 0x2bb0 <DIO_voidSetPinDirection+0x128>
    2bb8:	84 2b       	or	r24, r20
    2bba:	8c 93       	st	X, r24
    2bbc:	85 c0       	rjmp	.+266    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            case DIO_u8_INPUT:
                CLR_BIT(DIO_u8_DDRB_REG, Copy_u8PinID);
    2bbe:	a7 e3       	ldi	r26, 0x37	; 55
    2bc0:	b0 e0       	ldi	r27, 0x00	; 0
    2bc2:	e7 e3       	ldi	r30, 0x37	; 55
    2bc4:	f0 e0       	ldi	r31, 0x00	; 0
    2bc6:	80 81       	ld	r24, Z
    2bc8:	48 2f       	mov	r20, r24
    2bca:	8b 81       	ldd	r24, Y+3	; 0x03
    2bcc:	28 2f       	mov	r18, r24
    2bce:	30 e0       	ldi	r19, 0x00	; 0
    2bd0:	81 e0       	ldi	r24, 0x01	; 1
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	02 2e       	mov	r0, r18
    2bd6:	02 c0       	rjmp	.+4      	; 0x2bdc <DIO_voidSetPinDirection+0x154>
    2bd8:	88 0f       	add	r24, r24
    2bda:	99 1f       	adc	r25, r25
    2bdc:	0a 94       	dec	r0
    2bde:	e2 f7       	brpl	.-8      	; 0x2bd8 <DIO_voidSetPinDirection+0x150>
    2be0:	80 95       	com	r24
    2be2:	84 23       	and	r24, r20
    2be4:	8c 93       	st	X, r24
    2be6:	70 c0       	rjmp	.+224    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            }

            break;
        case DIO_u8_PORTC:
            switch (Copy_u8PinDirection)
    2be8:	8c 81       	ldd	r24, Y+4	; 0x04
    2bea:	28 2f       	mov	r18, r24
    2bec:	30 e0       	ldi	r19, 0x00	; 0
    2bee:	38 87       	std	Y+8, r19	; 0x08
    2bf0:	2f 83       	std	Y+7, r18	; 0x07
    2bf2:	8f 81       	ldd	r24, Y+7	; 0x07
    2bf4:	98 85       	ldd	r25, Y+8	; 0x08
    2bf6:	00 97       	sbiw	r24, 0x00	; 0
    2bf8:	d1 f0       	breq	.+52     	; 0x2c2e <DIO_voidSetPinDirection+0x1a6>
    2bfa:	2f 81       	ldd	r18, Y+7	; 0x07
    2bfc:	38 85       	ldd	r19, Y+8	; 0x08
    2bfe:	21 30       	cpi	r18, 0x01	; 1
    2c00:	31 05       	cpc	r19, r1
    2c02:	09 f0       	breq	.+2      	; 0x2c06 <DIO_voidSetPinDirection+0x17e>
    2c04:	61 c0       	rjmp	.+194    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
            {
            case DIO_u8_OUTPUT:
                SET_BIT(DIO_u8_DDRC_REG, Copy_u8PinID);
    2c06:	a4 e3       	ldi	r26, 0x34	; 52
    2c08:	b0 e0       	ldi	r27, 0x00	; 0
    2c0a:	e4 e3       	ldi	r30, 0x34	; 52
    2c0c:	f0 e0       	ldi	r31, 0x00	; 0
    2c0e:	80 81       	ld	r24, Z
    2c10:	48 2f       	mov	r20, r24
    2c12:	8b 81       	ldd	r24, Y+3	; 0x03
    2c14:	28 2f       	mov	r18, r24
    2c16:	30 e0       	ldi	r19, 0x00	; 0
    2c18:	81 e0       	ldi	r24, 0x01	; 1
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	02 2e       	mov	r0, r18
    2c1e:	02 c0       	rjmp	.+4      	; 0x2c24 <DIO_voidSetPinDirection+0x19c>
    2c20:	88 0f       	add	r24, r24
    2c22:	99 1f       	adc	r25, r25
    2c24:	0a 94       	dec	r0
    2c26:	e2 f7       	brpl	.-8      	; 0x2c20 <DIO_voidSetPinDirection+0x198>
    2c28:	84 2b       	or	r24, r20
    2c2a:	8c 93       	st	X, r24
    2c2c:	4d c0       	rjmp	.+154    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            case DIO_u8_INPUT:
                CLR_BIT(DIO_u8_DDRC_REG, Copy_u8PinID);
    2c2e:	a4 e3       	ldi	r26, 0x34	; 52
    2c30:	b0 e0       	ldi	r27, 0x00	; 0
    2c32:	e4 e3       	ldi	r30, 0x34	; 52
    2c34:	f0 e0       	ldi	r31, 0x00	; 0
    2c36:	80 81       	ld	r24, Z
    2c38:	48 2f       	mov	r20, r24
    2c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c3c:	28 2f       	mov	r18, r24
    2c3e:	30 e0       	ldi	r19, 0x00	; 0
    2c40:	81 e0       	ldi	r24, 0x01	; 1
    2c42:	90 e0       	ldi	r25, 0x00	; 0
    2c44:	02 2e       	mov	r0, r18
    2c46:	02 c0       	rjmp	.+4      	; 0x2c4c <DIO_voidSetPinDirection+0x1c4>
    2c48:	88 0f       	add	r24, r24
    2c4a:	99 1f       	adc	r25, r25
    2c4c:	0a 94       	dec	r0
    2c4e:	e2 f7       	brpl	.-8      	; 0x2c48 <DIO_voidSetPinDirection+0x1c0>
    2c50:	80 95       	com	r24
    2c52:	84 23       	and	r24, r20
    2c54:	8c 93       	st	X, r24
    2c56:	38 c0       	rjmp	.+112    	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            }

            break;
        case DIO_u8_PORTD:
            switch (Copy_u8PinDirection)
    2c58:	8c 81       	ldd	r24, Y+4	; 0x04
    2c5a:	28 2f       	mov	r18, r24
    2c5c:	30 e0       	ldi	r19, 0x00	; 0
    2c5e:	3e 83       	std	Y+6, r19	; 0x06
    2c60:	2d 83       	std	Y+5, r18	; 0x05
    2c62:	8d 81       	ldd	r24, Y+5	; 0x05
    2c64:	9e 81       	ldd	r25, Y+6	; 0x06
    2c66:	00 97       	sbiw	r24, 0x00	; 0
    2c68:	c9 f0       	breq	.+50     	; 0x2c9c <DIO_voidSetPinDirection+0x214>
    2c6a:	2d 81       	ldd	r18, Y+5	; 0x05
    2c6c:	3e 81       	ldd	r19, Y+6	; 0x06
    2c6e:	21 30       	cpi	r18, 0x01	; 1
    2c70:	31 05       	cpc	r19, r1
    2c72:	51 f5       	brne	.+84     	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
            {
            case DIO_u8_OUTPUT:
                SET_BIT(DIO_u8_DDRD_REG, Copy_u8PinID);
    2c74:	a1 e3       	ldi	r26, 0x31	; 49
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	e1 e3       	ldi	r30, 0x31	; 49
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	48 2f       	mov	r20, r24
    2c80:	8b 81       	ldd	r24, Y+3	; 0x03
    2c82:	28 2f       	mov	r18, r24
    2c84:	30 e0       	ldi	r19, 0x00	; 0
    2c86:	81 e0       	ldi	r24, 0x01	; 1
    2c88:	90 e0       	ldi	r25, 0x00	; 0
    2c8a:	02 2e       	mov	r0, r18
    2c8c:	02 c0       	rjmp	.+4      	; 0x2c92 <DIO_voidSetPinDirection+0x20a>
    2c8e:	88 0f       	add	r24, r24
    2c90:	99 1f       	adc	r25, r25
    2c92:	0a 94       	dec	r0
    2c94:	e2 f7       	brpl	.-8      	; 0x2c8e <DIO_voidSetPinDirection+0x206>
    2c96:	84 2b       	or	r24, r20
    2c98:	8c 93       	st	X, r24
    2c9a:	16 c0       	rjmp	.+44     	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
                break;
            case DIO_u8_INPUT:
                CLR_BIT(DIO_u8_DDRD_REG, Copy_u8PinID);
    2c9c:	a1 e3       	ldi	r26, 0x31	; 49
    2c9e:	b0 e0       	ldi	r27, 0x00	; 0
    2ca0:	e1 e3       	ldi	r30, 0x31	; 49
    2ca2:	f0 e0       	ldi	r31, 0x00	; 0
    2ca4:	80 81       	ld	r24, Z
    2ca6:	48 2f       	mov	r20, r24
    2ca8:	8b 81       	ldd	r24, Y+3	; 0x03
    2caa:	28 2f       	mov	r18, r24
    2cac:	30 e0       	ldi	r19, 0x00	; 0
    2cae:	81 e0       	ldi	r24, 0x01	; 1
    2cb0:	90 e0       	ldi	r25, 0x00	; 0
    2cb2:	02 2e       	mov	r0, r18
    2cb4:	02 c0       	rjmp	.+4      	; 0x2cba <DIO_voidSetPinDirection+0x232>
    2cb6:	88 0f       	add	r24, r24
    2cb8:	99 1f       	adc	r25, r25
    2cba:	0a 94       	dec	r0
    2cbc:	e2 f7       	brpl	.-8      	; 0x2cb6 <DIO_voidSetPinDirection+0x22e>
    2cbe:	80 95       	com	r24
    2cc0:	84 23       	and	r24, r20
    2cc2:	8c 93       	st	X, r24
    2cc4:	01 c0       	rjmp	.+2      	; 0x2cc8 <DIO_voidSetPinDirection+0x240>
            break;
        }
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    2cc6:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ErrorState;
    2cc8:	89 81       	ldd	r24, Y+1	; 0x01
}
    2cca:	2e 96       	adiw	r28, 0x0e	; 14
    2ccc:	0f b6       	in	r0, 0x3f	; 63
    2cce:	f8 94       	cli
    2cd0:	de bf       	out	0x3e, r29	; 62
    2cd2:	0f be       	out	0x3f, r0	; 63
    2cd4:	cd bf       	out	0x3d, r28	; 61
    2cd6:	cf 91       	pop	r28
    2cd8:	df 91       	pop	r29
    2cda:	08 95       	ret

00002cdc <DIO_voidSetPinValue>:
u8 DIO_voidSetPinValue(u8 Copy_u8PortId, u8 Copy_PinID, u8 Copy_u8PinValue)
{
    2cdc:	df 93       	push	r29
    2cde:	cf 93       	push	r28
    2ce0:	cd b7       	in	r28, 0x3d	; 61
    2ce2:	de b7       	in	r29, 0x3e	; 62
    2ce4:	2e 97       	sbiw	r28, 0x0e	; 14
    2ce6:	0f b6       	in	r0, 0x3f	; 63
    2ce8:	f8 94       	cli
    2cea:	de bf       	out	0x3e, r29	; 62
    2cec:	0f be       	out	0x3f, r0	; 63
    2cee:	cd bf       	out	0x3d, r28	; 61
    2cf0:	8a 83       	std	Y+2, r24	; 0x02
    2cf2:	6b 83       	std	Y+3, r22	; 0x03
    2cf4:	4c 83       	std	Y+4, r20	; 0x04
    u8 local_u8ErrorState = STD_TYPES_OK;
    2cf6:	81 e0       	ldi	r24, 0x01	; 1
    2cf8:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_PinID <= DIO_u8_PIN7)
    2cfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfc:	88 30       	cpi	r24, 0x08	; 8
    2cfe:	08 f0       	brcs	.+2      	; 0x2d02 <DIO_voidSetPinValue+0x26>
    2d00:	08 c1       	rjmp	.+528    	; 0x2f12 <DIO_voidSetPinValue+0x236>
    {

        switch (Copy_u8PortId)
    2d02:	8a 81       	ldd	r24, Y+2	; 0x02
    2d04:	28 2f       	mov	r18, r24
    2d06:	30 e0       	ldi	r19, 0x00	; 0
    2d08:	3e 87       	std	Y+14, r19	; 0x0e
    2d0a:	2d 87       	std	Y+13, r18	; 0x0d
    2d0c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d0e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d10:	81 30       	cpi	r24, 0x01	; 1
    2d12:	91 05       	cpc	r25, r1
    2d14:	09 f4       	brne	.+2      	; 0x2d18 <DIO_voidSetPinValue+0x3c>
    2d16:	50 c0       	rjmp	.+160    	; 0x2db8 <DIO_voidSetPinValue+0xdc>
    2d18:	2d 85       	ldd	r18, Y+13	; 0x0d
    2d1a:	3e 85       	ldd	r19, Y+14	; 0x0e
    2d1c:	22 30       	cpi	r18, 0x02	; 2
    2d1e:	31 05       	cpc	r19, r1
    2d20:	2c f4       	brge	.+10     	; 0x2d2c <DIO_voidSetPinValue+0x50>
    2d22:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d24:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d26:	00 97       	sbiw	r24, 0x00	; 0
    2d28:	71 f0       	breq	.+28     	; 0x2d46 <DIO_voidSetPinValue+0x6a>
    2d2a:	f1 c0       	rjmp	.+482    	; 0x2f0e <DIO_voidSetPinValue+0x232>
    2d2c:	2d 85       	ldd	r18, Y+13	; 0x0d
    2d2e:	3e 85       	ldd	r19, Y+14	; 0x0e
    2d30:	22 30       	cpi	r18, 0x02	; 2
    2d32:	31 05       	cpc	r19, r1
    2d34:	09 f4       	brne	.+2      	; 0x2d38 <DIO_voidSetPinValue+0x5c>
    2d36:	79 c0       	rjmp	.+242    	; 0x2e2a <DIO_voidSetPinValue+0x14e>
    2d38:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d3a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d3c:	83 30       	cpi	r24, 0x03	; 3
    2d3e:	91 05       	cpc	r25, r1
    2d40:	09 f4       	brne	.+2      	; 0x2d44 <DIO_voidSetPinValue+0x68>
    2d42:	ac c0       	rjmp	.+344    	; 0x2e9c <DIO_voidSetPinValue+0x1c0>
    2d44:	e4 c0       	rjmp	.+456    	; 0x2f0e <DIO_voidSetPinValue+0x232>
        {
        case DIO_u8_PORTA:
            switch (Copy_u8PinValue)
    2d46:	8c 81       	ldd	r24, Y+4	; 0x04
    2d48:	28 2f       	mov	r18, r24
    2d4a:	30 e0       	ldi	r19, 0x00	; 0
    2d4c:	3c 87       	std	Y+12, r19	; 0x0c
    2d4e:	2b 87       	std	Y+11, r18	; 0x0b
    2d50:	8b 85       	ldd	r24, Y+11	; 0x0b
    2d52:	9c 85       	ldd	r25, Y+12	; 0x0c
    2d54:	00 97       	sbiw	r24, 0x00	; 0
    2d56:	c9 f0       	breq	.+50     	; 0x2d8a <DIO_voidSetPinValue+0xae>
    2d58:	2b 85       	ldd	r18, Y+11	; 0x0b
    2d5a:	3c 85       	ldd	r19, Y+12	; 0x0c
    2d5c:	21 30       	cpi	r18, 0x01	; 1
    2d5e:	31 05       	cpc	r19, r1
    2d60:	49 f5       	brne	.+82     	; 0x2db4 <DIO_voidSetPinValue+0xd8>
            {
            case DIO_u8_HIGH:
                SET_BIT(DIO_u8_PORTA_REG, Copy_PinID);
    2d62:	ab e3       	ldi	r26, 0x3B	; 59
    2d64:	b0 e0       	ldi	r27, 0x00	; 0
    2d66:	eb e3       	ldi	r30, 0x3B	; 59
    2d68:	f0 e0       	ldi	r31, 0x00	; 0
    2d6a:	80 81       	ld	r24, Z
    2d6c:	48 2f       	mov	r20, r24
    2d6e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d70:	28 2f       	mov	r18, r24
    2d72:	30 e0       	ldi	r19, 0x00	; 0
    2d74:	81 e0       	ldi	r24, 0x01	; 1
    2d76:	90 e0       	ldi	r25, 0x00	; 0
    2d78:	02 2e       	mov	r0, r18
    2d7a:	02 c0       	rjmp	.+4      	; 0x2d80 <DIO_voidSetPinValue+0xa4>
    2d7c:	88 0f       	add	r24, r24
    2d7e:	99 1f       	adc	r25, r25
    2d80:	0a 94       	dec	r0
    2d82:	e2 f7       	brpl	.-8      	; 0x2d7c <DIO_voidSetPinValue+0xa0>
    2d84:	84 2b       	or	r24, r20
    2d86:	8c 93       	st	X, r24
    2d88:	c5 c0       	rjmp	.+394    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            case DIO_u8_LOW:
                CLR_BIT(DIO_u8_PORTA_REG, Copy_PinID);
    2d8a:	ab e3       	ldi	r26, 0x3B	; 59
    2d8c:	b0 e0       	ldi	r27, 0x00	; 0
    2d8e:	eb e3       	ldi	r30, 0x3B	; 59
    2d90:	f0 e0       	ldi	r31, 0x00	; 0
    2d92:	80 81       	ld	r24, Z
    2d94:	48 2f       	mov	r20, r24
    2d96:	8b 81       	ldd	r24, Y+3	; 0x03
    2d98:	28 2f       	mov	r18, r24
    2d9a:	30 e0       	ldi	r19, 0x00	; 0
    2d9c:	81 e0       	ldi	r24, 0x01	; 1
    2d9e:	90 e0       	ldi	r25, 0x00	; 0
    2da0:	02 2e       	mov	r0, r18
    2da2:	02 c0       	rjmp	.+4      	; 0x2da8 <DIO_voidSetPinValue+0xcc>
    2da4:	88 0f       	add	r24, r24
    2da6:	99 1f       	adc	r25, r25
    2da8:	0a 94       	dec	r0
    2daa:	e2 f7       	brpl	.-8      	; 0x2da4 <DIO_voidSetPinValue+0xc8>
    2dac:	80 95       	com	r24
    2dae:	84 23       	and	r24, r20
    2db0:	8c 93       	st	X, r24
    2db2:	b0 c0       	rjmp	.+352    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            default:
                local_u8ErrorState = STD_TYPES_NOK;
    2db4:	19 82       	std	Y+1, r1	; 0x01
    2db6:	ae c0       	rjmp	.+348    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            }
            break;
        case DIO_u8_PORTB:
            switch (Copy_u8PinValue)
    2db8:	8c 81       	ldd	r24, Y+4	; 0x04
    2dba:	28 2f       	mov	r18, r24
    2dbc:	30 e0       	ldi	r19, 0x00	; 0
    2dbe:	3a 87       	std	Y+10, r19	; 0x0a
    2dc0:	29 87       	std	Y+9, r18	; 0x09
    2dc2:	89 85       	ldd	r24, Y+9	; 0x09
    2dc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2dc6:	00 97       	sbiw	r24, 0x00	; 0
    2dc8:	c9 f0       	breq	.+50     	; 0x2dfc <DIO_voidSetPinValue+0x120>
    2dca:	29 85       	ldd	r18, Y+9	; 0x09
    2dcc:	3a 85       	ldd	r19, Y+10	; 0x0a
    2dce:	21 30       	cpi	r18, 0x01	; 1
    2dd0:	31 05       	cpc	r19, r1
    2dd2:	49 f5       	brne	.+82     	; 0x2e26 <DIO_voidSetPinValue+0x14a>
            {
            case DIO_u8_HIGH:
                SET_BIT(DIO_u8_PORTB_REG, Copy_PinID);
    2dd4:	a8 e3       	ldi	r26, 0x38	; 56
    2dd6:	b0 e0       	ldi	r27, 0x00	; 0
    2dd8:	e8 e3       	ldi	r30, 0x38	; 56
    2dda:	f0 e0       	ldi	r31, 0x00	; 0
    2ddc:	80 81       	ld	r24, Z
    2dde:	48 2f       	mov	r20, r24
    2de0:	8b 81       	ldd	r24, Y+3	; 0x03
    2de2:	28 2f       	mov	r18, r24
    2de4:	30 e0       	ldi	r19, 0x00	; 0
    2de6:	81 e0       	ldi	r24, 0x01	; 1
    2de8:	90 e0       	ldi	r25, 0x00	; 0
    2dea:	02 2e       	mov	r0, r18
    2dec:	02 c0       	rjmp	.+4      	; 0x2df2 <DIO_voidSetPinValue+0x116>
    2dee:	88 0f       	add	r24, r24
    2df0:	99 1f       	adc	r25, r25
    2df2:	0a 94       	dec	r0
    2df4:	e2 f7       	brpl	.-8      	; 0x2dee <DIO_voidSetPinValue+0x112>
    2df6:	84 2b       	or	r24, r20
    2df8:	8c 93       	st	X, r24
    2dfa:	8c c0       	rjmp	.+280    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            case DIO_u8_LOW:
                CLR_BIT(DIO_u8_PORTB_REG, Copy_PinID);
    2dfc:	a8 e3       	ldi	r26, 0x38	; 56
    2dfe:	b0 e0       	ldi	r27, 0x00	; 0
    2e00:	e8 e3       	ldi	r30, 0x38	; 56
    2e02:	f0 e0       	ldi	r31, 0x00	; 0
    2e04:	80 81       	ld	r24, Z
    2e06:	48 2f       	mov	r20, r24
    2e08:	8b 81       	ldd	r24, Y+3	; 0x03
    2e0a:	28 2f       	mov	r18, r24
    2e0c:	30 e0       	ldi	r19, 0x00	; 0
    2e0e:	81 e0       	ldi	r24, 0x01	; 1
    2e10:	90 e0       	ldi	r25, 0x00	; 0
    2e12:	02 2e       	mov	r0, r18
    2e14:	02 c0       	rjmp	.+4      	; 0x2e1a <DIO_voidSetPinValue+0x13e>
    2e16:	88 0f       	add	r24, r24
    2e18:	99 1f       	adc	r25, r25
    2e1a:	0a 94       	dec	r0
    2e1c:	e2 f7       	brpl	.-8      	; 0x2e16 <DIO_voidSetPinValue+0x13a>
    2e1e:	80 95       	com	r24
    2e20:	84 23       	and	r24, r20
    2e22:	8c 93       	st	X, r24
    2e24:	77 c0       	rjmp	.+238    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            default:
                local_u8ErrorState = STD_TYPES_NOK;
    2e26:	19 82       	std	Y+1, r1	; 0x01
    2e28:	75 c0       	rjmp	.+234    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            }
            break;

        case DIO_u8_PORTC:
            switch (Copy_u8PinValue)
    2e2a:	8c 81       	ldd	r24, Y+4	; 0x04
    2e2c:	28 2f       	mov	r18, r24
    2e2e:	30 e0       	ldi	r19, 0x00	; 0
    2e30:	38 87       	std	Y+8, r19	; 0x08
    2e32:	2f 83       	std	Y+7, r18	; 0x07
    2e34:	8f 81       	ldd	r24, Y+7	; 0x07
    2e36:	98 85       	ldd	r25, Y+8	; 0x08
    2e38:	00 97       	sbiw	r24, 0x00	; 0
    2e3a:	c9 f0       	breq	.+50     	; 0x2e6e <DIO_voidSetPinValue+0x192>
    2e3c:	2f 81       	ldd	r18, Y+7	; 0x07
    2e3e:	38 85       	ldd	r19, Y+8	; 0x08
    2e40:	21 30       	cpi	r18, 0x01	; 1
    2e42:	31 05       	cpc	r19, r1
    2e44:	49 f5       	brne	.+82     	; 0x2e98 <DIO_voidSetPinValue+0x1bc>
            {
            case DIO_u8_HIGH:
                SET_BIT(DIO_u8_PORTC_REG, Copy_PinID);
    2e46:	a5 e3       	ldi	r26, 0x35	; 53
    2e48:	b0 e0       	ldi	r27, 0x00	; 0
    2e4a:	e5 e3       	ldi	r30, 0x35	; 53
    2e4c:	f0 e0       	ldi	r31, 0x00	; 0
    2e4e:	80 81       	ld	r24, Z
    2e50:	48 2f       	mov	r20, r24
    2e52:	8b 81       	ldd	r24, Y+3	; 0x03
    2e54:	28 2f       	mov	r18, r24
    2e56:	30 e0       	ldi	r19, 0x00	; 0
    2e58:	81 e0       	ldi	r24, 0x01	; 1
    2e5a:	90 e0       	ldi	r25, 0x00	; 0
    2e5c:	02 2e       	mov	r0, r18
    2e5e:	02 c0       	rjmp	.+4      	; 0x2e64 <DIO_voidSetPinValue+0x188>
    2e60:	88 0f       	add	r24, r24
    2e62:	99 1f       	adc	r25, r25
    2e64:	0a 94       	dec	r0
    2e66:	e2 f7       	brpl	.-8      	; 0x2e60 <DIO_voidSetPinValue+0x184>
    2e68:	84 2b       	or	r24, r20
    2e6a:	8c 93       	st	X, r24
    2e6c:	53 c0       	rjmp	.+166    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            case DIO_u8_LOW:
                CLR_BIT(DIO_u8_PORTC_REG, Copy_PinID);
    2e6e:	a5 e3       	ldi	r26, 0x35	; 53
    2e70:	b0 e0       	ldi	r27, 0x00	; 0
    2e72:	e5 e3       	ldi	r30, 0x35	; 53
    2e74:	f0 e0       	ldi	r31, 0x00	; 0
    2e76:	80 81       	ld	r24, Z
    2e78:	48 2f       	mov	r20, r24
    2e7a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e7c:	28 2f       	mov	r18, r24
    2e7e:	30 e0       	ldi	r19, 0x00	; 0
    2e80:	81 e0       	ldi	r24, 0x01	; 1
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	02 2e       	mov	r0, r18
    2e86:	02 c0       	rjmp	.+4      	; 0x2e8c <DIO_voidSetPinValue+0x1b0>
    2e88:	88 0f       	add	r24, r24
    2e8a:	99 1f       	adc	r25, r25
    2e8c:	0a 94       	dec	r0
    2e8e:	e2 f7       	brpl	.-8      	; 0x2e88 <DIO_voidSetPinValue+0x1ac>
    2e90:	80 95       	com	r24
    2e92:	84 23       	and	r24, r20
    2e94:	8c 93       	st	X, r24
    2e96:	3e c0       	rjmp	.+124    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            default:
                local_u8ErrorState = STD_TYPES_NOK;
    2e98:	19 82       	std	Y+1, r1	; 0x01
    2e9a:	3c c0       	rjmp	.+120    	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            }
            break;

        case DIO_u8_PORTD:
            switch (Copy_u8PinValue)
    2e9c:	8c 81       	ldd	r24, Y+4	; 0x04
    2e9e:	28 2f       	mov	r18, r24
    2ea0:	30 e0       	ldi	r19, 0x00	; 0
    2ea2:	3e 83       	std	Y+6, r19	; 0x06
    2ea4:	2d 83       	std	Y+5, r18	; 0x05
    2ea6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ea8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eaa:	00 97       	sbiw	r24, 0x00	; 0
    2eac:	c9 f0       	breq	.+50     	; 0x2ee0 <DIO_voidSetPinValue+0x204>
    2eae:	2d 81       	ldd	r18, Y+5	; 0x05
    2eb0:	3e 81       	ldd	r19, Y+6	; 0x06
    2eb2:	21 30       	cpi	r18, 0x01	; 1
    2eb4:	31 05       	cpc	r19, r1
    2eb6:	49 f5       	brne	.+82     	; 0x2f0a <DIO_voidSetPinValue+0x22e>
            {
            case DIO_u8_HIGH:
                SET_BIT(DIO_u8_PORTD_REG, Copy_PinID);
    2eb8:	a2 e3       	ldi	r26, 0x32	; 50
    2eba:	b0 e0       	ldi	r27, 0x00	; 0
    2ebc:	e2 e3       	ldi	r30, 0x32	; 50
    2ebe:	f0 e0       	ldi	r31, 0x00	; 0
    2ec0:	80 81       	ld	r24, Z
    2ec2:	48 2f       	mov	r20, r24
    2ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec6:	28 2f       	mov	r18, r24
    2ec8:	30 e0       	ldi	r19, 0x00	; 0
    2eca:	81 e0       	ldi	r24, 0x01	; 1
    2ecc:	90 e0       	ldi	r25, 0x00	; 0
    2ece:	02 2e       	mov	r0, r18
    2ed0:	02 c0       	rjmp	.+4      	; 0x2ed6 <DIO_voidSetPinValue+0x1fa>
    2ed2:	88 0f       	add	r24, r24
    2ed4:	99 1f       	adc	r25, r25
    2ed6:	0a 94       	dec	r0
    2ed8:	e2 f7       	brpl	.-8      	; 0x2ed2 <DIO_voidSetPinValue+0x1f6>
    2eda:	84 2b       	or	r24, r20
    2edc:	8c 93       	st	X, r24
    2ede:	1a c0       	rjmp	.+52     	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            case DIO_u8_LOW:
                CLR_BIT(DIO_u8_PORTD_REG, Copy_PinID);
    2ee0:	a2 e3       	ldi	r26, 0x32	; 50
    2ee2:	b0 e0       	ldi	r27, 0x00	; 0
    2ee4:	e2 e3       	ldi	r30, 0x32	; 50
    2ee6:	f0 e0       	ldi	r31, 0x00	; 0
    2ee8:	80 81       	ld	r24, Z
    2eea:	48 2f       	mov	r20, r24
    2eec:	8b 81       	ldd	r24, Y+3	; 0x03
    2eee:	28 2f       	mov	r18, r24
    2ef0:	30 e0       	ldi	r19, 0x00	; 0
    2ef2:	81 e0       	ldi	r24, 0x01	; 1
    2ef4:	90 e0       	ldi	r25, 0x00	; 0
    2ef6:	02 2e       	mov	r0, r18
    2ef8:	02 c0       	rjmp	.+4      	; 0x2efe <DIO_voidSetPinValue+0x222>
    2efa:	88 0f       	add	r24, r24
    2efc:	99 1f       	adc	r25, r25
    2efe:	0a 94       	dec	r0
    2f00:	e2 f7       	brpl	.-8      	; 0x2efa <DIO_voidSetPinValue+0x21e>
    2f02:	80 95       	com	r24
    2f04:	84 23       	and	r24, r20
    2f06:	8c 93       	st	X, r24
    2f08:	05 c0       	rjmp	.+10     	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            default:
                local_u8ErrorState = STD_TYPES_NOK;
    2f0a:	19 82       	std	Y+1, r1	; 0x01
    2f0c:	03 c0       	rjmp	.+6      	; 0x2f14 <DIO_voidSetPinValue+0x238>
                break;
            }
            break;

        default:
            local_u8ErrorState = STD_TYPES_NOK;
    2f0e:	19 82       	std	Y+1, r1	; 0x01
    2f10:	01 c0       	rjmp	.+2      	; 0x2f14 <DIO_voidSetPinValue+0x238>
        }
    }
    else
    {
        local_u8ErrorState = STD_TYPES_NOK;
    2f12:	19 82       	std	Y+1, r1	; 0x01
    }
    return local_u8ErrorState;
    2f14:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f16:	2e 96       	adiw	r28, 0x0e	; 14
    2f18:	0f b6       	in	r0, 0x3f	; 63
    2f1a:	f8 94       	cli
    2f1c:	de bf       	out	0x3e, r29	; 62
    2f1e:	0f be       	out	0x3f, r0	; 63
    2f20:	cd bf       	out	0x3d, r28	; 61
    2f22:	cf 91       	pop	r28
    2f24:	df 91       	pop	r29
    2f26:	08 95       	ret

00002f28 <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue(u8 Copy_u8PortId, u8 Copy_PinID, u8 *Copy_pu8PinValue)
{
    2f28:	df 93       	push	r29
    2f2a:	cf 93       	push	r28
    2f2c:	cd b7       	in	r28, 0x3d	; 61
    2f2e:	de b7       	in	r29, 0x3e	; 62
    2f30:	28 97       	sbiw	r28, 0x08	; 8
    2f32:	0f b6       	in	r0, 0x3f	; 63
    2f34:	f8 94       	cli
    2f36:	de bf       	out	0x3e, r29	; 62
    2f38:	0f be       	out	0x3f, r0	; 63
    2f3a:	cd bf       	out	0x3d, r28	; 61
    2f3c:	8b 83       	std	Y+3, r24	; 0x03
    2f3e:	6c 83       	std	Y+4, r22	; 0x04
    2f40:	5e 83       	std	Y+6, r21	; 0x06
    2f42:	4d 83       	std	Y+5, r20	; 0x05
    u8 Local_u8ErrorState = STD_TYPES_OK;
    2f44:	81 e0       	ldi	r24, 0x01	; 1
    2f46:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8PinValue;
    if ((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_PinID <= DIO_u8_PIN7) && (Copy_pu8PinValue != NULL))
    2f48:	8b 81       	ldd	r24, Y+3	; 0x03
    2f4a:	84 30       	cpi	r24, 0x04	; 4
    2f4c:	08 f0       	brcs	.+2      	; 0x2f50 <DIO_u8GetPinValue+0x28>
    2f4e:	9f c0       	rjmp	.+318    	; 0x308e <DIO_u8GetPinValue+0x166>
    2f50:	8c 81       	ldd	r24, Y+4	; 0x04
    2f52:	88 30       	cpi	r24, 0x08	; 8
    2f54:	08 f0       	brcs	.+2      	; 0x2f58 <DIO_u8GetPinValue+0x30>
    2f56:	9b c0       	rjmp	.+310    	; 0x308e <DIO_u8GetPinValue+0x166>
    2f58:	8d 81       	ldd	r24, Y+5	; 0x05
    2f5a:	9e 81       	ldd	r25, Y+6	; 0x06
    2f5c:	00 97       	sbiw	r24, 0x00	; 0
    2f5e:	09 f4       	brne	.+2      	; 0x2f62 <DIO_u8GetPinValue+0x3a>
    2f60:	96 c0       	rjmp	.+300    	; 0x308e <DIO_u8GetPinValue+0x166>
    {
        switch (Copy_u8PortId)
    2f62:	8b 81       	ldd	r24, Y+3	; 0x03
    2f64:	28 2f       	mov	r18, r24
    2f66:	30 e0       	ldi	r19, 0x00	; 0
    2f68:	38 87       	std	Y+8, r19	; 0x08
    2f6a:	2f 83       	std	Y+7, r18	; 0x07
    2f6c:	4f 81       	ldd	r20, Y+7	; 0x07
    2f6e:	58 85       	ldd	r21, Y+8	; 0x08
    2f70:	41 30       	cpi	r20, 0x01	; 1
    2f72:	51 05       	cpc	r21, r1
    2f74:	a9 f1       	breq	.+106    	; 0x2fe0 <DIO_u8GetPinValue+0xb8>
    2f76:	8f 81       	ldd	r24, Y+7	; 0x07
    2f78:	98 85       	ldd	r25, Y+8	; 0x08
    2f7a:	82 30       	cpi	r24, 0x02	; 2
    2f7c:	91 05       	cpc	r25, r1
    2f7e:	34 f4       	brge	.+12     	; 0x2f8c <DIO_u8GetPinValue+0x64>
    2f80:	2f 81       	ldd	r18, Y+7	; 0x07
    2f82:	38 85       	ldd	r19, Y+8	; 0x08
    2f84:	21 15       	cp	r18, r1
    2f86:	31 05       	cpc	r19, r1
    2f88:	71 f0       	breq	.+28     	; 0x2fa6 <DIO_u8GetPinValue+0x7e>
    2f8a:	82 c0       	rjmp	.+260    	; 0x3090 <DIO_u8GetPinValue+0x168>
    2f8c:	4f 81       	ldd	r20, Y+7	; 0x07
    2f8e:	58 85       	ldd	r21, Y+8	; 0x08
    2f90:	42 30       	cpi	r20, 0x02	; 2
    2f92:	51 05       	cpc	r21, r1
    2f94:	09 f4       	brne	.+2      	; 0x2f98 <DIO_u8GetPinValue+0x70>
    2f96:	41 c0       	rjmp	.+130    	; 0x301a <DIO_u8GetPinValue+0xf2>
    2f98:	8f 81       	ldd	r24, Y+7	; 0x07
    2f9a:	98 85       	ldd	r25, Y+8	; 0x08
    2f9c:	83 30       	cpi	r24, 0x03	; 3
    2f9e:	91 05       	cpc	r25, r1
    2fa0:	09 f4       	brne	.+2      	; 0x2fa4 <DIO_u8GetPinValue+0x7c>
    2fa2:	58 c0       	rjmp	.+176    	; 0x3054 <DIO_u8GetPinValue+0x12c>
    2fa4:	75 c0       	rjmp	.+234    	; 0x3090 <DIO_u8GetPinValue+0x168>
        {
        case DIO_u8_PORTA:
            Local_u8PinValue = GET_BIT(DIO_u8_PINA_REG, Copy_PinID);
    2fa6:	e9 e3       	ldi	r30, 0x39	; 57
    2fa8:	f0 e0       	ldi	r31, 0x00	; 0
    2faa:	80 81       	ld	r24, Z
    2fac:	28 2f       	mov	r18, r24
    2fae:	30 e0       	ldi	r19, 0x00	; 0
    2fb0:	8c 81       	ldd	r24, Y+4	; 0x04
    2fb2:	88 2f       	mov	r24, r24
    2fb4:	90 e0       	ldi	r25, 0x00	; 0
    2fb6:	a9 01       	movw	r20, r18
    2fb8:	02 c0       	rjmp	.+4      	; 0x2fbe <DIO_u8GetPinValue+0x96>
    2fba:	55 95       	asr	r21
    2fbc:	47 95       	ror	r20
    2fbe:	8a 95       	dec	r24
    2fc0:	e2 f7       	brpl	.-8      	; 0x2fba <DIO_u8GetPinValue+0x92>
    2fc2:	ca 01       	movw	r24, r20
    2fc4:	81 70       	andi	r24, 0x01	; 1
    2fc6:	89 83       	std	Y+1, r24	; 0x01
            if (Local_u8PinValue == 0)
    2fc8:	89 81       	ldd	r24, Y+1	; 0x01
    2fca:	88 23       	and	r24, r24
    2fcc:	21 f4       	brne	.+8      	; 0x2fd6 <DIO_u8GetPinValue+0xae>
            {
                *Copy_pu8PinValue = DIO_u8_LOW;
    2fce:	ed 81       	ldd	r30, Y+5	; 0x05
    2fd0:	fe 81       	ldd	r31, Y+6	; 0x06
    2fd2:	10 82       	st	Z, r1
    2fd4:	5d c0       	rjmp	.+186    	; 0x3090 <DIO_u8GetPinValue+0x168>
            }
            else
            {
                *Copy_pu8PinValue = DIO_u8_HIGH;
    2fd6:	ed 81       	ldd	r30, Y+5	; 0x05
    2fd8:	fe 81       	ldd	r31, Y+6	; 0x06
    2fda:	81 e0       	ldi	r24, 0x01	; 1
    2fdc:	80 83       	st	Z, r24
    2fde:	58 c0       	rjmp	.+176    	; 0x3090 <DIO_u8GetPinValue+0x168>
            }

            break;
        case DIO_u8_PORTB:
            Local_u8PinValue = GET_BIT(DIO_u8_PINB_REG, Copy_PinID);
    2fe0:	e6 e3       	ldi	r30, 0x36	; 54
    2fe2:	f0 e0       	ldi	r31, 0x00	; 0
    2fe4:	80 81       	ld	r24, Z
    2fe6:	28 2f       	mov	r18, r24
    2fe8:	30 e0       	ldi	r19, 0x00	; 0
    2fea:	8c 81       	ldd	r24, Y+4	; 0x04
    2fec:	88 2f       	mov	r24, r24
    2fee:	90 e0       	ldi	r25, 0x00	; 0
    2ff0:	a9 01       	movw	r20, r18
    2ff2:	02 c0       	rjmp	.+4      	; 0x2ff8 <DIO_u8GetPinValue+0xd0>
    2ff4:	55 95       	asr	r21
    2ff6:	47 95       	ror	r20
    2ff8:	8a 95       	dec	r24
    2ffa:	e2 f7       	brpl	.-8      	; 0x2ff4 <DIO_u8GetPinValue+0xcc>
    2ffc:	ca 01       	movw	r24, r20
    2ffe:	81 70       	andi	r24, 0x01	; 1
    3000:	89 83       	std	Y+1, r24	; 0x01
            if (Local_u8PinValue == 0)
    3002:	89 81       	ldd	r24, Y+1	; 0x01
    3004:	88 23       	and	r24, r24
    3006:	21 f4       	brne	.+8      	; 0x3010 <DIO_u8GetPinValue+0xe8>
            {
                *Copy_pu8PinValue = DIO_u8_LOW;
    3008:	ed 81       	ldd	r30, Y+5	; 0x05
    300a:	fe 81       	ldd	r31, Y+6	; 0x06
    300c:	10 82       	st	Z, r1
    300e:	40 c0       	rjmp	.+128    	; 0x3090 <DIO_u8GetPinValue+0x168>
            }
            else
            {
                *Copy_pu8PinValue = DIO_u8_HIGH;
    3010:	ed 81       	ldd	r30, Y+5	; 0x05
    3012:	fe 81       	ldd	r31, Y+6	; 0x06
    3014:	81 e0       	ldi	r24, 0x01	; 1
    3016:	80 83       	st	Z, r24
    3018:	3b c0       	rjmp	.+118    	; 0x3090 <DIO_u8GetPinValue+0x168>
            }

            break;
        case DIO_u8_PORTC:
            Local_u8PinValue = GET_BIT(DIO_u8_PINC_REG, Copy_PinID);
    301a:	e3 e3       	ldi	r30, 0x33	; 51
    301c:	f0 e0       	ldi	r31, 0x00	; 0
    301e:	80 81       	ld	r24, Z
    3020:	28 2f       	mov	r18, r24
    3022:	30 e0       	ldi	r19, 0x00	; 0
    3024:	8c 81       	ldd	r24, Y+4	; 0x04
    3026:	88 2f       	mov	r24, r24
    3028:	90 e0       	ldi	r25, 0x00	; 0
    302a:	a9 01       	movw	r20, r18
    302c:	02 c0       	rjmp	.+4      	; 0x3032 <DIO_u8GetPinValue+0x10a>
    302e:	55 95       	asr	r21
    3030:	47 95       	ror	r20
    3032:	8a 95       	dec	r24
    3034:	e2 f7       	brpl	.-8      	; 0x302e <DIO_u8GetPinValue+0x106>
    3036:	ca 01       	movw	r24, r20
    3038:	81 70       	andi	r24, 0x01	; 1
    303a:	89 83       	std	Y+1, r24	; 0x01
            if (Local_u8PinValue == 0)
    303c:	89 81       	ldd	r24, Y+1	; 0x01
    303e:	88 23       	and	r24, r24
    3040:	21 f4       	brne	.+8      	; 0x304a <DIO_u8GetPinValue+0x122>
            {
                *Copy_pu8PinValue = DIO_u8_LOW;
    3042:	ed 81       	ldd	r30, Y+5	; 0x05
    3044:	fe 81       	ldd	r31, Y+6	; 0x06
    3046:	10 82       	st	Z, r1
    3048:	23 c0       	rjmp	.+70     	; 0x3090 <DIO_u8GetPinValue+0x168>
            }
            else
            {
                *Copy_pu8PinValue = DIO_u8_HIGH;
    304a:	ed 81       	ldd	r30, Y+5	; 0x05
    304c:	fe 81       	ldd	r31, Y+6	; 0x06
    304e:	81 e0       	ldi	r24, 0x01	; 1
    3050:	80 83       	st	Z, r24
    3052:	1e c0       	rjmp	.+60     	; 0x3090 <DIO_u8GetPinValue+0x168>
            }

            break;
        case DIO_u8_PORTD:
            Local_u8PinValue = GET_BIT(DIO_u8_PIND_REG, Copy_PinID);
    3054:	e0 e3       	ldi	r30, 0x30	; 48
    3056:	f0 e0       	ldi	r31, 0x00	; 0
    3058:	80 81       	ld	r24, Z
    305a:	28 2f       	mov	r18, r24
    305c:	30 e0       	ldi	r19, 0x00	; 0
    305e:	8c 81       	ldd	r24, Y+4	; 0x04
    3060:	88 2f       	mov	r24, r24
    3062:	90 e0       	ldi	r25, 0x00	; 0
    3064:	a9 01       	movw	r20, r18
    3066:	02 c0       	rjmp	.+4      	; 0x306c <DIO_u8GetPinValue+0x144>
    3068:	55 95       	asr	r21
    306a:	47 95       	ror	r20
    306c:	8a 95       	dec	r24
    306e:	e2 f7       	brpl	.-8      	; 0x3068 <DIO_u8GetPinValue+0x140>
    3070:	ca 01       	movw	r24, r20
    3072:	81 70       	andi	r24, 0x01	; 1
    3074:	89 83       	std	Y+1, r24	; 0x01
            if (Local_u8PinValue == 0)
    3076:	89 81       	ldd	r24, Y+1	; 0x01
    3078:	88 23       	and	r24, r24
    307a:	21 f4       	brne	.+8      	; 0x3084 <DIO_u8GetPinValue+0x15c>
            {
                *Copy_pu8PinValue = DIO_u8_LOW;
    307c:	ed 81       	ldd	r30, Y+5	; 0x05
    307e:	fe 81       	ldd	r31, Y+6	; 0x06
    3080:	10 82       	st	Z, r1
    3082:	06 c0       	rjmp	.+12     	; 0x3090 <DIO_u8GetPinValue+0x168>
            }
            else
            {
                *Copy_pu8PinValue = DIO_u8_HIGH;
    3084:	ed 81       	ldd	r30, Y+5	; 0x05
    3086:	fe 81       	ldd	r31, Y+6	; 0x06
    3088:	81 e0       	ldi	r24, 0x01	; 1
    308a:	80 83       	st	Z, r24
    308c:	01 c0       	rjmp	.+2      	; 0x3090 <DIO_u8GetPinValue+0x168>
            break;
        }
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    308e:	1a 82       	std	Y+2, r1	; 0x02
    }
    return Local_u8ErrorState;
    3090:	8a 81       	ldd	r24, Y+2	; 0x02
}
    3092:	28 96       	adiw	r28, 0x08	; 8
    3094:	0f b6       	in	r0, 0x3f	; 63
    3096:	f8 94       	cli
    3098:	de bf       	out	0x3e, r29	; 62
    309a:	0f be       	out	0x3f, r0	; 63
    309c:	cd bf       	out	0x3d, r28	; 61
    309e:	cf 91       	pop	r28
    30a0:	df 91       	pop	r29
    30a2:	08 95       	ret

000030a4 <DIO_u8SetPortDirection>:
u8 DIO_u8SetPortDirection(u8 Copy_u8PortID, u8 Copy_u8PortDirection)
{
    30a4:	df 93       	push	r29
    30a6:	cf 93       	push	r28
    30a8:	cd b7       	in	r28, 0x3d	; 61
    30aa:	de b7       	in	r29, 0x3e	; 62
    30ac:	2d 97       	sbiw	r28, 0x0d	; 13
    30ae:	0f b6       	in	r0, 0x3f	; 63
    30b0:	f8 94       	cli
    30b2:	de bf       	out	0x3e, r29	; 62
    30b4:	0f be       	out	0x3f, r0	; 63
    30b6:	cd bf       	out	0x3d, r28	; 61
    30b8:	8a 83       	std	Y+2, r24	; 0x02
    30ba:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPES_OK;
    30bc:	81 e0       	ldi	r24, 0x01	; 1
    30be:	89 83       	std	Y+1, r24	; 0x01
    if ((Copy_u8PortDirection == DIO_u8_OUTPUT) || (Copy_u8PortDirection == DIO_u8_INPUT))
    30c0:	8b 81       	ldd	r24, Y+3	; 0x03
    30c2:	81 30       	cpi	r24, 0x01	; 1
    30c4:	21 f0       	breq	.+8      	; 0x30ce <DIO_u8SetPortDirection+0x2a>
    30c6:	8b 81       	ldd	r24, Y+3	; 0x03
    30c8:	88 23       	and	r24, r24
    30ca:	09 f0       	breq	.+2      	; 0x30ce <DIO_u8SetPortDirection+0x2a>
    30cc:	7f c0       	rjmp	.+254    	; 0x31cc <DIO_u8SetPortDirection+0x128>
    {
        switch (Copy_u8PortID)
    30ce:	8a 81       	ldd	r24, Y+2	; 0x02
    30d0:	28 2f       	mov	r18, r24
    30d2:	30 e0       	ldi	r19, 0x00	; 0
    30d4:	3d 87       	std	Y+13, r19	; 0x0d
    30d6:	2c 87       	std	Y+12, r18	; 0x0c
    30d8:	8c 85       	ldd	r24, Y+12	; 0x0c
    30da:	9d 85       	ldd	r25, Y+13	; 0x0d
    30dc:	81 30       	cpi	r24, 0x01	; 1
    30de:	91 05       	cpc	r25, r1
    30e0:	71 f1       	breq	.+92     	; 0x313e <DIO_u8SetPortDirection+0x9a>
    30e2:	2c 85       	ldd	r18, Y+12	; 0x0c
    30e4:	3d 85       	ldd	r19, Y+13	; 0x0d
    30e6:	22 30       	cpi	r18, 0x02	; 2
    30e8:	31 05       	cpc	r19, r1
    30ea:	2c f4       	brge	.+10     	; 0x30f6 <DIO_u8SetPortDirection+0x52>
    30ec:	8c 85       	ldd	r24, Y+12	; 0x0c
    30ee:	9d 85       	ldd	r25, Y+13	; 0x0d
    30f0:	00 97       	sbiw	r24, 0x00	; 0
    30f2:	69 f0       	breq	.+26     	; 0x310e <DIO_u8SetPortDirection+0x6a>
    30f4:	69 c0       	rjmp	.+210    	; 0x31c8 <DIO_u8SetPortDirection+0x124>
    30f6:	2c 85       	ldd	r18, Y+12	; 0x0c
    30f8:	3d 85       	ldd	r19, Y+13	; 0x0d
    30fa:	22 30       	cpi	r18, 0x02	; 2
    30fc:	31 05       	cpc	r19, r1
    30fe:	b1 f1       	breq	.+108    	; 0x316c <DIO_u8SetPortDirection+0xc8>
    3100:	8c 85       	ldd	r24, Y+12	; 0x0c
    3102:	9d 85       	ldd	r25, Y+13	; 0x0d
    3104:	83 30       	cpi	r24, 0x03	; 3
    3106:	91 05       	cpc	r25, r1
    3108:	09 f4       	brne	.+2      	; 0x310c <DIO_u8SetPortDirection+0x68>
    310a:	47 c0       	rjmp	.+142    	; 0x319a <DIO_u8SetPortDirection+0xf6>
    310c:	5d c0       	rjmp	.+186    	; 0x31c8 <DIO_u8SetPortDirection+0x124>
        {
        case DIO_u8_PORTA:
            switch (Copy_u8PortDirection)
    310e:	8b 81       	ldd	r24, Y+3	; 0x03
    3110:	28 2f       	mov	r18, r24
    3112:	30 e0       	ldi	r19, 0x00	; 0
    3114:	3b 87       	std	Y+11, r19	; 0x0b
    3116:	2a 87       	std	Y+10, r18	; 0x0a
    3118:	8a 85       	ldd	r24, Y+10	; 0x0a
    311a:	9b 85       	ldd	r25, Y+11	; 0x0b
    311c:	00 97       	sbiw	r24, 0x00	; 0
    311e:	59 f0       	breq	.+22     	; 0x3136 <DIO_u8SetPortDirection+0x92>
    3120:	2a 85       	ldd	r18, Y+10	; 0x0a
    3122:	3b 85       	ldd	r19, Y+11	; 0x0b
    3124:	21 30       	cpi	r18, 0x01	; 1
    3126:	31 05       	cpc	r19, r1
    3128:	09 f0       	breq	.+2      	; 0x312c <DIO_u8SetPortDirection+0x88>
    312a:	51 c0       	rjmp	.+162    	; 0x31ce <DIO_u8SetPortDirection+0x12a>
            {
            case DIO_u8_OUTPUT:
                DIO_u8_DDRA_REG = 0xff;
    312c:	ea e3       	ldi	r30, 0x3A	; 58
    312e:	f0 e0       	ldi	r31, 0x00	; 0
    3130:	8f ef       	ldi	r24, 0xFF	; 255
    3132:	80 83       	st	Z, r24
    3134:	4c c0       	rjmp	.+152    	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            case DIO_u8_INPUT:
                DIO_u8_DDRA_REG = 0x00;
    3136:	ea e3       	ldi	r30, 0x3A	; 58
    3138:	f0 e0       	ldi	r31, 0x00	; 0
    313a:	10 82       	st	Z, r1
    313c:	48 c0       	rjmp	.+144    	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            }
            break;
        case DIO_u8_PORTB:
            switch (Copy_u8PortDirection)
    313e:	8b 81       	ldd	r24, Y+3	; 0x03
    3140:	28 2f       	mov	r18, r24
    3142:	30 e0       	ldi	r19, 0x00	; 0
    3144:	39 87       	std	Y+9, r19	; 0x09
    3146:	28 87       	std	Y+8, r18	; 0x08
    3148:	88 85       	ldd	r24, Y+8	; 0x08
    314a:	99 85       	ldd	r25, Y+9	; 0x09
    314c:	00 97       	sbiw	r24, 0x00	; 0
    314e:	51 f0       	breq	.+20     	; 0x3164 <DIO_u8SetPortDirection+0xc0>
    3150:	28 85       	ldd	r18, Y+8	; 0x08
    3152:	39 85       	ldd	r19, Y+9	; 0x09
    3154:	21 30       	cpi	r18, 0x01	; 1
    3156:	31 05       	cpc	r19, r1
    3158:	d1 f5       	brne	.+116    	; 0x31ce <DIO_u8SetPortDirection+0x12a>
            {
            case DIO_u8_OUTPUT:
                DIO_u8_DDRB_REG = 0xff;
    315a:	e7 e3       	ldi	r30, 0x37	; 55
    315c:	f0 e0       	ldi	r31, 0x00	; 0
    315e:	8f ef       	ldi	r24, 0xFF	; 255
    3160:	80 83       	st	Z, r24
    3162:	35 c0       	rjmp	.+106    	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            case DIO_u8_INPUT:
                DIO_u8_DDRB_REG = 0x00;
    3164:	e7 e3       	ldi	r30, 0x37	; 55
    3166:	f0 e0       	ldi	r31, 0x00	; 0
    3168:	10 82       	st	Z, r1
    316a:	31 c0       	rjmp	.+98     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            }
            break;
        case DIO_u8_PORTC:
            switch (Copy_u8PortDirection)
    316c:	8b 81       	ldd	r24, Y+3	; 0x03
    316e:	28 2f       	mov	r18, r24
    3170:	30 e0       	ldi	r19, 0x00	; 0
    3172:	3f 83       	std	Y+7, r19	; 0x07
    3174:	2e 83       	std	Y+6, r18	; 0x06
    3176:	8e 81       	ldd	r24, Y+6	; 0x06
    3178:	9f 81       	ldd	r25, Y+7	; 0x07
    317a:	00 97       	sbiw	r24, 0x00	; 0
    317c:	51 f0       	breq	.+20     	; 0x3192 <DIO_u8SetPortDirection+0xee>
    317e:	2e 81       	ldd	r18, Y+6	; 0x06
    3180:	3f 81       	ldd	r19, Y+7	; 0x07
    3182:	21 30       	cpi	r18, 0x01	; 1
    3184:	31 05       	cpc	r19, r1
    3186:	19 f5       	brne	.+70     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
            {
            case DIO_u8_OUTPUT:
                DIO_u8_DDRC_REG = 0xff;
    3188:	e4 e3       	ldi	r30, 0x34	; 52
    318a:	f0 e0       	ldi	r31, 0x00	; 0
    318c:	8f ef       	ldi	r24, 0xFF	; 255
    318e:	80 83       	st	Z, r24
    3190:	1e c0       	rjmp	.+60     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            case DIO_u8_INPUT:
                DIO_u8_DDRC_REG = 0x00;
    3192:	e4 e3       	ldi	r30, 0x34	; 52
    3194:	f0 e0       	ldi	r31, 0x00	; 0
    3196:	10 82       	st	Z, r1
    3198:	1a c0       	rjmp	.+52     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            }
            break;
        case DIO_u8_PORTD:
            switch (Copy_u8PortDirection)
    319a:	8b 81       	ldd	r24, Y+3	; 0x03
    319c:	28 2f       	mov	r18, r24
    319e:	30 e0       	ldi	r19, 0x00	; 0
    31a0:	3d 83       	std	Y+5, r19	; 0x05
    31a2:	2c 83       	std	Y+4, r18	; 0x04
    31a4:	8c 81       	ldd	r24, Y+4	; 0x04
    31a6:	9d 81       	ldd	r25, Y+5	; 0x05
    31a8:	00 97       	sbiw	r24, 0x00	; 0
    31aa:	51 f0       	breq	.+20     	; 0x31c0 <DIO_u8SetPortDirection+0x11c>
    31ac:	2c 81       	ldd	r18, Y+4	; 0x04
    31ae:	3d 81       	ldd	r19, Y+5	; 0x05
    31b0:	21 30       	cpi	r18, 0x01	; 1
    31b2:	31 05       	cpc	r19, r1
    31b4:	61 f4       	brne	.+24     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
            {
            case DIO_u8_OUTPUT:
                DIO_u8_DDRD_REG = 0xff;
    31b6:	e1 e3       	ldi	r30, 0x31	; 49
    31b8:	f0 e0       	ldi	r31, 0x00	; 0
    31ba:	8f ef       	ldi	r24, 0xFF	; 255
    31bc:	80 83       	st	Z, r24
    31be:	07 c0       	rjmp	.+14     	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            case DIO_u8_INPUT:
                DIO_u8_DDRD_REG = 0x00;
    31c0:	e1 e3       	ldi	r30, 0x31	; 49
    31c2:	f0 e0       	ldi	r31, 0x00	; 0
    31c4:	10 82       	st	Z, r1
    31c6:	03 c0       	rjmp	.+6      	; 0x31ce <DIO_u8SetPortDirection+0x12a>
                break;
            }
            break;
        default:
            Local_u8ErrorState = STD_TYPES_NOK;
    31c8:	19 82       	std	Y+1, r1	; 0x01
    31ca:	01 c0       	rjmp	.+2      	; 0x31ce <DIO_u8SetPortDirection+0x12a>
        }
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    31cc:	19 82       	std	Y+1, r1	; 0x01
    }

    return Local_u8ErrorState;
    31ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    31d0:	2d 96       	adiw	r28, 0x0d	; 13
    31d2:	0f b6       	in	r0, 0x3f	; 63
    31d4:	f8 94       	cli
    31d6:	de bf       	out	0x3e, r29	; 62
    31d8:	0f be       	out	0x3f, r0	; 63
    31da:	cd bf       	out	0x3d, r28	; 61
    31dc:	cf 91       	pop	r28
    31de:	df 91       	pop	r29
    31e0:	08 95       	ret

000031e2 <DIO_u8SetPortValue>:
u8 DIO_u8SetPortValue(u8 Copy_u8PortID, u8 Copy_u8PortValue)
{
    31e2:	df 93       	push	r29
    31e4:	cf 93       	push	r28
    31e6:	00 d0       	rcall	.+0      	; 0x31e8 <DIO_u8SetPortValue+0x6>
    31e8:	00 d0       	rcall	.+0      	; 0x31ea <DIO_u8SetPortValue+0x8>
    31ea:	0f 92       	push	r0
    31ec:	cd b7       	in	r28, 0x3d	; 61
    31ee:	de b7       	in	r29, 0x3e	; 62
    31f0:	8a 83       	std	Y+2, r24	; 0x02
    31f2:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPES_OK;
    31f4:	81 e0       	ldi	r24, 0x01	; 1
    31f6:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_u8PortID)
    31f8:	8a 81       	ldd	r24, Y+2	; 0x02
    31fa:	28 2f       	mov	r18, r24
    31fc:	30 e0       	ldi	r19, 0x00	; 0
    31fe:	3d 83       	std	Y+5, r19	; 0x05
    3200:	2c 83       	std	Y+4, r18	; 0x04
    3202:	8c 81       	ldd	r24, Y+4	; 0x04
    3204:	9d 81       	ldd	r25, Y+5	; 0x05
    3206:	81 30       	cpi	r24, 0x01	; 1
    3208:	91 05       	cpc	r25, r1
    320a:	d1 f0       	breq	.+52     	; 0x3240 <DIO_u8SetPortValue+0x5e>
    320c:	2c 81       	ldd	r18, Y+4	; 0x04
    320e:	3d 81       	ldd	r19, Y+5	; 0x05
    3210:	22 30       	cpi	r18, 0x02	; 2
    3212:	31 05       	cpc	r19, r1
    3214:	2c f4       	brge	.+10     	; 0x3220 <DIO_u8SetPortValue+0x3e>
    3216:	8c 81       	ldd	r24, Y+4	; 0x04
    3218:	9d 81       	ldd	r25, Y+5	; 0x05
    321a:	00 97       	sbiw	r24, 0x00	; 0
    321c:	61 f0       	breq	.+24     	; 0x3236 <DIO_u8SetPortValue+0x54>
    321e:	1f c0       	rjmp	.+62     	; 0x325e <DIO_u8SetPortValue+0x7c>
    3220:	2c 81       	ldd	r18, Y+4	; 0x04
    3222:	3d 81       	ldd	r19, Y+5	; 0x05
    3224:	22 30       	cpi	r18, 0x02	; 2
    3226:	31 05       	cpc	r19, r1
    3228:	81 f0       	breq	.+32     	; 0x324a <DIO_u8SetPortValue+0x68>
    322a:	8c 81       	ldd	r24, Y+4	; 0x04
    322c:	9d 81       	ldd	r25, Y+5	; 0x05
    322e:	83 30       	cpi	r24, 0x03	; 3
    3230:	91 05       	cpc	r25, r1
    3232:	81 f0       	breq	.+32     	; 0x3254 <DIO_u8SetPortValue+0x72>
    3234:	14 c0       	rjmp	.+40     	; 0x325e <DIO_u8SetPortValue+0x7c>
    {
    case DIO_u8_PORTA:
        DIO_u8_PORTA_REG = Copy_u8PortValue;
    3236:	eb e3       	ldi	r30, 0x3B	; 59
    3238:	f0 e0       	ldi	r31, 0x00	; 0
    323a:	8b 81       	ldd	r24, Y+3	; 0x03
    323c:	80 83       	st	Z, r24
    323e:	10 c0       	rjmp	.+32     	; 0x3260 <DIO_u8SetPortValue+0x7e>
        break;
    case DIO_u8_PORTB:
        DIO_u8_PORTB_REG = Copy_u8PortValue;
    3240:	e8 e3       	ldi	r30, 0x38	; 56
    3242:	f0 e0       	ldi	r31, 0x00	; 0
    3244:	8b 81       	ldd	r24, Y+3	; 0x03
    3246:	80 83       	st	Z, r24
    3248:	0b c0       	rjmp	.+22     	; 0x3260 <DIO_u8SetPortValue+0x7e>
        break;
    case DIO_u8_PORTC:
        DIO_u8_PORTC_REG = Copy_u8PortValue;
    324a:	e5 e3       	ldi	r30, 0x35	; 53
    324c:	f0 e0       	ldi	r31, 0x00	; 0
    324e:	8b 81       	ldd	r24, Y+3	; 0x03
    3250:	80 83       	st	Z, r24
    3252:	06 c0       	rjmp	.+12     	; 0x3260 <DIO_u8SetPortValue+0x7e>
        break;
    case DIO_u8_PORTD:
        DIO_u8_PORTD_REG = Copy_u8PortValue;
    3254:	e2 e3       	ldi	r30, 0x32	; 50
    3256:	f0 e0       	ldi	r31, 0x00	; 0
    3258:	8b 81       	ldd	r24, Y+3	; 0x03
    325a:	80 83       	st	Z, r24
    325c:	01 c0       	rjmp	.+2      	; 0x3260 <DIO_u8SetPortValue+0x7e>
        break;

    default:
        Local_u8ErrorState = STD_TYPES_NOK;
    325e:	19 82       	std	Y+1, r1	; 0x01
        break;
    }
    return Local_u8ErrorState;
    3260:	89 81       	ldd	r24, Y+1	; 0x01
}
    3262:	0f 90       	pop	r0
    3264:	0f 90       	pop	r0
    3266:	0f 90       	pop	r0
    3268:	0f 90       	pop	r0
    326a:	0f 90       	pop	r0
    326c:	cf 91       	pop	r28
    326e:	df 91       	pop	r29
    3270:	08 95       	ret

00003272 <DIO_u8GetPortValue>:
u8 DIO_u8GetPortValue(u8 Copy_u8PortId, u8 *Copy_pu8ReturnedPortValue)
{
    3272:	df 93       	push	r29
    3274:	cf 93       	push	r28
    3276:	00 d0       	rcall	.+0      	; 0x3278 <DIO_u8GetPortValue+0x6>
    3278:	00 d0       	rcall	.+0      	; 0x327a <DIO_u8GetPortValue+0x8>
    327a:	00 d0       	rcall	.+0      	; 0x327c <DIO_u8GetPortValue+0xa>
    327c:	cd b7       	in	r28, 0x3d	; 61
    327e:	de b7       	in	r29, 0x3e	; 62
    3280:	8a 83       	std	Y+2, r24	; 0x02
    3282:	7c 83       	std	Y+4, r23	; 0x04
    3284:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPES_OK;
    3286:	81 e0       	ldi	r24, 0x01	; 1
    3288:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_pu8ReturnedPortValue != NULL)
    328a:	8b 81       	ldd	r24, Y+3	; 0x03
    328c:	9c 81       	ldd	r25, Y+4	; 0x04
    328e:	00 97       	sbiw	r24, 0x00	; 0
    3290:	e9 f1       	breq	.+122    	; 0x330c <DIO_u8GetPortValue+0x9a>
    {
        switch (Copy_u8PortId)
    3292:	8a 81       	ldd	r24, Y+2	; 0x02
    3294:	28 2f       	mov	r18, r24
    3296:	30 e0       	ldi	r19, 0x00	; 0
    3298:	3e 83       	std	Y+6, r19	; 0x06
    329a:	2d 83       	std	Y+5, r18	; 0x05
    329c:	8d 81       	ldd	r24, Y+5	; 0x05
    329e:	9e 81       	ldd	r25, Y+6	; 0x06
    32a0:	81 30       	cpi	r24, 0x01	; 1
    32a2:	91 05       	cpc	r25, r1
    32a4:	e1 f0       	breq	.+56     	; 0x32de <DIO_u8GetPortValue+0x6c>
    32a6:	2d 81       	ldd	r18, Y+5	; 0x05
    32a8:	3e 81       	ldd	r19, Y+6	; 0x06
    32aa:	22 30       	cpi	r18, 0x02	; 2
    32ac:	31 05       	cpc	r19, r1
    32ae:	2c f4       	brge	.+10     	; 0x32ba <DIO_u8GetPortValue+0x48>
    32b0:	8d 81       	ldd	r24, Y+5	; 0x05
    32b2:	9e 81       	ldd	r25, Y+6	; 0x06
    32b4:	00 97       	sbiw	r24, 0x00	; 0
    32b6:	61 f0       	breq	.+24     	; 0x32d0 <DIO_u8GetPortValue+0x5e>
    32b8:	27 c0       	rjmp	.+78     	; 0x3308 <DIO_u8GetPortValue+0x96>
    32ba:	2d 81       	ldd	r18, Y+5	; 0x05
    32bc:	3e 81       	ldd	r19, Y+6	; 0x06
    32be:	22 30       	cpi	r18, 0x02	; 2
    32c0:	31 05       	cpc	r19, r1
    32c2:	a1 f0       	breq	.+40     	; 0x32ec <DIO_u8GetPortValue+0x7a>
    32c4:	8d 81       	ldd	r24, Y+5	; 0x05
    32c6:	9e 81       	ldd	r25, Y+6	; 0x06
    32c8:	83 30       	cpi	r24, 0x03	; 3
    32ca:	91 05       	cpc	r25, r1
    32cc:	b1 f0       	breq	.+44     	; 0x32fa <DIO_u8GetPortValue+0x88>
    32ce:	1c c0       	rjmp	.+56     	; 0x3308 <DIO_u8GetPortValue+0x96>
        {
        case DIO_u8_PORTA:
            *Copy_pu8ReturnedPortValue = DIO_u8_PINA_REG;
    32d0:	e9 e3       	ldi	r30, 0x39	; 57
    32d2:	f0 e0       	ldi	r31, 0x00	; 0
    32d4:	80 81       	ld	r24, Z
    32d6:	eb 81       	ldd	r30, Y+3	; 0x03
    32d8:	fc 81       	ldd	r31, Y+4	; 0x04
    32da:	80 83       	st	Z, r24
    32dc:	18 c0       	rjmp	.+48     	; 0x330e <DIO_u8GetPortValue+0x9c>
            break;
        case DIO_u8_PORTB:
            *Copy_pu8ReturnedPortValue = DIO_u8_PINB_REG;
    32de:	e6 e3       	ldi	r30, 0x36	; 54
    32e0:	f0 e0       	ldi	r31, 0x00	; 0
    32e2:	80 81       	ld	r24, Z
    32e4:	eb 81       	ldd	r30, Y+3	; 0x03
    32e6:	fc 81       	ldd	r31, Y+4	; 0x04
    32e8:	80 83       	st	Z, r24
    32ea:	11 c0       	rjmp	.+34     	; 0x330e <DIO_u8GetPortValue+0x9c>
            break;
        case DIO_u8_PORTC:
            *Copy_pu8ReturnedPortValue = DIO_u8_PINC_REG;
    32ec:	e3 e3       	ldi	r30, 0x33	; 51
    32ee:	f0 e0       	ldi	r31, 0x00	; 0
    32f0:	80 81       	ld	r24, Z
    32f2:	eb 81       	ldd	r30, Y+3	; 0x03
    32f4:	fc 81       	ldd	r31, Y+4	; 0x04
    32f6:	80 83       	st	Z, r24
    32f8:	0a c0       	rjmp	.+20     	; 0x330e <DIO_u8GetPortValue+0x9c>
            break;
        case DIO_u8_PORTD:
            *Copy_pu8ReturnedPortValue = DIO_u8_PIND_REG;
    32fa:	e0 e3       	ldi	r30, 0x30	; 48
    32fc:	f0 e0       	ldi	r31, 0x00	; 0
    32fe:	80 81       	ld	r24, Z
    3300:	eb 81       	ldd	r30, Y+3	; 0x03
    3302:	fc 81       	ldd	r31, Y+4	; 0x04
    3304:	80 83       	st	Z, r24
    3306:	03 c0       	rjmp	.+6      	; 0x330e <DIO_u8GetPortValue+0x9c>
            break;

        default:
            Local_u8ErrorState = STD_TYPES_NOK;
    3308:	19 82       	std	Y+1, r1	; 0x01
    330a:	01 c0       	rjmp	.+2      	; 0x330e <DIO_u8GetPortValue+0x9c>
            break;
        }
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    330c:	19 82       	std	Y+1, r1	; 0x01
    }

    return Local_u8ErrorState;
    330e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3310:	26 96       	adiw	r28, 0x06	; 6
    3312:	0f b6       	in	r0, 0x3f	; 63
    3314:	f8 94       	cli
    3316:	de bf       	out	0x3e, r29	; 62
    3318:	0f be       	out	0x3f, r0	; 63
    331a:	cd bf       	out	0x3d, r28	; 61
    331c:	cf 91       	pop	r28
    331e:	df 91       	pop	r29
    3320:	08 95       	ret

00003322 <ADC_VoidInit>:
static void (*ADC_pfNotification)(u16) = NULL;
// ADC Busy Flag
static u8 ADC_u8BusyFlag = 0;
/**********************************************************************/
void ADC_VoidInit(void)
{
    3322:	df 93       	push	r29
    3324:	cf 93       	push	r28
    3326:	cd b7       	in	r28, 0x3d	; 61
    3328:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_REFS0_BIT);
#elif Voltage_Ref_ADMUX == reserved
    SET_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_REFS1_BIT);
    CLR_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_REFS0_BIT);
#elif Voltage_Ref_ADMUX == Internal_Voltage_Ref
    SET_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_REFS1_BIT);
    332a:	a7 e2       	ldi	r26, 0x27	; 39
    332c:	b0 e0       	ldi	r27, 0x00	; 0
    332e:	e7 e2       	ldi	r30, 0x27	; 39
    3330:	f0 e0       	ldi	r31, 0x00	; 0
    3332:	80 81       	ld	r24, Z
    3334:	80 68       	ori	r24, 0x80	; 128
    3336:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_REFS0_BIT);
    3338:	a7 e2       	ldi	r26, 0x27	; 39
    333a:	b0 e0       	ldi	r27, 0x00	; 0
    333c:	e7 e2       	ldi	r30, 0x27	; 39
    333e:	f0 e0       	ldi	r31, 0x00	; 0
    3340:	80 81       	ld	r24, Z
    3342:	80 64       	ori	r24, 0x40	; 64
    3344:	8c 93       	st	X, r24
#endif
/*************************** Adjecter control ***************************/
#if Adjecter == Right_adj
    CLR_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_ADLAR_BIT);
    3346:	a7 e2       	ldi	r26, 0x27	; 39
    3348:	b0 e0       	ldi	r27, 0x00	; 0
    334a:	e7 e2       	ldi	r30, 0x27	; 39
    334c:	f0 e0       	ldi	r31, 0x00	; 0
    334e:	80 81       	ld	r24, Z
    3350:	8f 7d       	andi	r24, 0xDF	; 223
    3352:	8c 93       	st	X, r24
#elif Adjecter == Left_adj
    SET_BIT(ADC_u8_ADMUX_REG, ADMUX_REG_ADLAR_BIT);
#endif
/*********************** conversion mode control ***********************/
#if Conversion_options == Starting_Conversion
    SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADEN_BIT);
    3354:	a6 e2       	ldi	r26, 0x26	; 38
    3356:	b0 e0       	ldi	r27, 0x00	; 0
    3358:	e6 e2       	ldi	r30, 0x26	; 38
    335a:	f0 e0       	ldi	r31, 0x00	; 0
    335c:	80 81       	ld	r24, Z
    335e:	80 68       	ori	r24, 0x80	; 128
    3360:	8c 93       	st	X, r24
#elif CLK_options == CLK_4MKHz
    CLR_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS2_BIT);
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS1_BIT);
    CLR_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS0_BIT);
#elif CLK_options == CLK_8MKHz
    CLR_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS2_BIT);
    3362:	a0 e5       	ldi	r26, 0x50	; 80
    3364:	b0 e0       	ldi	r27, 0x00	; 0
    3366:	e0 e5       	ldi	r30, 0x50	; 80
    3368:	f0 e0       	ldi	r31, 0x00	; 0
    336a:	80 81       	ld	r24, Z
    336c:	8f 77       	andi	r24, 0x7F	; 127
    336e:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS1_BIT);
    3370:	a0 e5       	ldi	r26, 0x50	; 80
    3372:	b0 e0       	ldi	r27, 0x00	; 0
    3374:	e0 e5       	ldi	r30, 0x50	; 80
    3376:	f0 e0       	ldi	r31, 0x00	; 0
    3378:	80 81       	ld	r24, Z
    337a:	80 64       	ori	r24, 0x40	; 64
    337c:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS0_BIT);
    337e:	a0 e5       	ldi	r26, 0x50	; 80
    3380:	b0 e0       	ldi	r27, 0x00	; 0
    3382:	e0 e5       	ldi	r30, 0x50	; 80
    3384:	f0 e0       	ldi	r31, 0x00	; 0
    3386:	80 81       	ld	r24, Z
    3388:	80 62       	ori	r24, 0x20	; 32
    338a:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS2_BIT);
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS1_BIT);
    SET_BIT(ADC_u8_SFIOR_REG, SFIOR_REG_ADPS0_BIT);
#endif
    /***************************** Enable ADC *****************************/
    SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADEN_BIT);
    338c:	a6 e2       	ldi	r26, 0x26	; 38
    338e:	b0 e0       	ldi	r27, 0x00	; 0
    3390:	e6 e2       	ldi	r30, 0x26	; 38
    3392:	f0 e0       	ldi	r31, 0x00	; 0
    3394:	80 81       	ld	r24, Z
    3396:	80 68       	ori	r24, 0x80	; 128
    3398:	8c 93       	st	X, r24
}
    339a:	cf 91       	pop	r28
    339c:	df 91       	pop	r29
    339e:	08 95       	ret

000033a0 <ADC_u8GetDigitalValueSynchNonBlocking>:

/**********************************************************************/
u8 ADC_u8GetDigitalValueSynchNonBlocking(u8 Copy_u8ChannelNum, u16 *Copy_pu16DigitalValue)
{
    33a0:	df 93       	push	r29
    33a2:	cf 93       	push	r28
    33a4:	cd b7       	in	r28, 0x3d	; 61
    33a6:	de b7       	in	r29, 0x3e	; 62
    33a8:	28 97       	sbiw	r28, 0x08	; 8
    33aa:	0f b6       	in	r0, 0x3f	; 63
    33ac:	f8 94       	cli
    33ae:	de bf       	out	0x3e, r29	; 62
    33b0:	0f be       	out	0x3f, r0	; 63
    33b2:	cd bf       	out	0x3d, r28	; 61
    33b4:	8e 83       	std	Y+6, r24	; 0x06
    33b6:	78 87       	std	Y+8, r23	; 0x08
    33b8:	6f 83       	std	Y+7, r22	; 0x07
    u8 Local_u8ErrorState = STD_TYPES_OK;
    33ba:	81 e0       	ldi	r24, 0x01	; 1
    33bc:	8d 83       	std	Y+5, r24	; 0x05
    u32 Local_u32TimeOutCounter = 0;
    33be:	19 82       	std	Y+1, r1	; 0x01
    33c0:	1a 82       	std	Y+2, r1	; 0x02
    33c2:	1b 82       	std	Y+3, r1	; 0x03
    33c4:	1c 82       	std	Y+4, r1	; 0x04
    if ((Copy_u8ChannelNum < 32) && (Copy_pu16DigitalValue != NULL) && (ADC_u8BusyFlag == 0))
    33c6:	8e 81       	ldd	r24, Y+6	; 0x06
    33c8:	80 32       	cpi	r24, 0x20	; 32
    33ca:	08 f0       	brcs	.+2      	; 0x33ce <ADC_u8GetDigitalValueSynchNonBlocking+0x2e>
    33cc:	65 c0       	rjmp	.+202    	; 0x3498 <ADC_u8GetDigitalValueSynchNonBlocking+0xf8>
    33ce:	8f 81       	ldd	r24, Y+7	; 0x07
    33d0:	98 85       	ldd	r25, Y+8	; 0x08
    33d2:	00 97       	sbiw	r24, 0x00	; 0
    33d4:	09 f4       	brne	.+2      	; 0x33d8 <ADC_u8GetDigitalValueSynchNonBlocking+0x38>
    33d6:	60 c0       	rjmp	.+192    	; 0x3498 <ADC_u8GetDigitalValueSynchNonBlocking+0xf8>
    33d8:	80 91 8e 00 	lds	r24, 0x008E
    33dc:	88 23       	and	r24, r24
    33de:	09 f0       	breq	.+2      	; 0x33e2 <ADC_u8GetDigitalValueSynchNonBlocking+0x42>
    33e0:	5b c0       	rjmp	.+182    	; 0x3498 <ADC_u8GetDigitalValueSynchNonBlocking+0xf8>
    {
        // Clear the channel selection bits and set the new channel number
        ADC_u8_ADMUX_REG &= 0xE0;
    33e2:	a7 e2       	ldi	r26, 0x27	; 39
    33e4:	b0 e0       	ldi	r27, 0x00	; 0
    33e6:	e7 e2       	ldi	r30, 0x27	; 39
    33e8:	f0 e0       	ldi	r31, 0x00	; 0
    33ea:	80 81       	ld	r24, Z
    33ec:	80 7e       	andi	r24, 0xE0	; 224
    33ee:	8c 93       	st	X, r24
        ADC_u8_ADMUX_REG |= (Copy_u8ChannelNum & 0x1F);
    33f0:	a7 e2       	ldi	r26, 0x27	; 39
    33f2:	b0 e0       	ldi	r27, 0x00	; 0
    33f4:	e7 e2       	ldi	r30, 0x27	; 39
    33f6:	f0 e0       	ldi	r31, 0x00	; 0
    33f8:	80 81       	ld	r24, Z
    33fa:	98 2f       	mov	r25, r24
    33fc:	8e 81       	ldd	r24, Y+6	; 0x06
    33fe:	8f 71       	andi	r24, 0x1F	; 31
    3400:	89 2b       	or	r24, r25
    3402:	8c 93       	st	X, r24
        /* Start Conversion */
        SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADSC_BIT);
    3404:	a6 e2       	ldi	r26, 0x26	; 38
    3406:	b0 e0       	ldi	r27, 0x00	; 0
    3408:	e6 e2       	ldi	r30, 0x26	; 38
    340a:	f0 e0       	ldi	r31, 0x00	; 0
    340c:	80 81       	ld	r24, Z
    340e:	80 64       	ori	r24, 0x40	; 64
    3410:	8c 93       	st	X, r24
    3412:	0b c0       	rjmp	.+22     	; 0x342a <ADC_u8GetDigitalValueSynchNonBlocking+0x8a>
        /* wait flag = 1 */
        while ((GET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIF_BIT) == 0) && (Local_u32TimeOutCounter < ADC_u32_TimeOut_MaxValue))
        {
            Local_u32TimeOutCounter++;
    3414:	89 81       	ldd	r24, Y+1	; 0x01
    3416:	9a 81       	ldd	r25, Y+2	; 0x02
    3418:	ab 81       	ldd	r26, Y+3	; 0x03
    341a:	bc 81       	ldd	r27, Y+4	; 0x04
    341c:	01 96       	adiw	r24, 0x01	; 1
    341e:	a1 1d       	adc	r26, r1
    3420:	b1 1d       	adc	r27, r1
    3422:	89 83       	std	Y+1, r24	; 0x01
    3424:	9a 83       	std	Y+2, r25	; 0x02
    3426:	ab 83       	std	Y+3, r26	; 0x03
    3428:	bc 83       	std	Y+4, r27	; 0x04
        ADC_u8_ADMUX_REG &= 0xE0;
        ADC_u8_ADMUX_REG |= (Copy_u8ChannelNum & 0x1F);
        /* Start Conversion */
        SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADSC_BIT);
        /* wait flag = 1 */
        while ((GET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIF_BIT) == 0) && (Local_u32TimeOutCounter < ADC_u32_TimeOut_MaxValue))
    342a:	e6 e2       	ldi	r30, 0x26	; 38
    342c:	f0 e0       	ldi	r31, 0x00	; 0
    342e:	80 81       	ld	r24, Z
    3430:	82 95       	swap	r24
    3432:	8f 70       	andi	r24, 0x0F	; 15
    3434:	88 2f       	mov	r24, r24
    3436:	90 e0       	ldi	r25, 0x00	; 0
    3438:	81 70       	andi	r24, 0x01	; 1
    343a:	90 70       	andi	r25, 0x00	; 0
    343c:	00 97       	sbiw	r24, 0x00	; 0
    343e:	61 f4       	brne	.+24     	; 0x3458 <ADC_u8GetDigitalValueSynchNonBlocking+0xb8>
    3440:	89 81       	ldd	r24, Y+1	; 0x01
    3442:	9a 81       	ldd	r25, Y+2	; 0x02
    3444:	ab 81       	ldd	r26, Y+3	; 0x03
    3446:	bc 81       	ldd	r27, Y+4	; 0x04
    3448:	80 35       	cpi	r24, 0x50	; 80
    344a:	23 ec       	ldi	r18, 0xC3	; 195
    344c:	92 07       	cpc	r25, r18
    344e:	20 e0       	ldi	r18, 0x00	; 0
    3450:	a2 07       	cpc	r26, r18
    3452:	20 e0       	ldi	r18, 0x00	; 0
    3454:	b2 07       	cpc	r27, r18
    3456:	f0 f2       	brcs	.-68     	; 0x3414 <ADC_u8GetDigitalValueSynchNonBlocking+0x74>
        ************************** Clear Flag **********************
        ! flag is cleared automatically when it is at EXTI
        % In our situation, we have to clear the flag by ourselves
        ************************************************************
        */
        if (GET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIF_BIT) != 0) //(Local_u32TimeOutCounter < ADC_u32_TimeOut_MaxValue)
    3458:	e6 e2       	ldi	r30, 0x26	; 38
    345a:	f0 e0       	ldi	r31, 0x00	; 0
    345c:	80 81       	ld	r24, Z
    345e:	82 95       	swap	r24
    3460:	8f 70       	andi	r24, 0x0F	; 15
    3462:	88 2f       	mov	r24, r24
    3464:	90 e0       	ldi	r25, 0x00	; 0
    3466:	81 70       	andi	r24, 0x01	; 1
    3468:	90 70       	andi	r25, 0x00	; 0
    346a:	88 23       	and	r24, r24
    346c:	99 f0       	breq	.+38     	; 0x3494 <ADC_u8GetDigitalValueSynchNonBlocking+0xf4>
        {
            // Clear conversion complete flag
            SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIF_BIT);
    346e:	a6 e2       	ldi	r26, 0x26	; 38
    3470:	b0 e0       	ldi	r27, 0x00	; 0
    3472:	e6 e2       	ldi	r30, 0x26	; 38
    3474:	f0 e0       	ldi	r31, 0x00	; 0
    3476:	80 81       	ld	r24, Z
    3478:	80 61       	ori	r24, 0x10	; 16
    347a:	8c 93       	st	X, r24
            // clear busy flag
            ADC_u8BusyFlag = 1;
    347c:	81 e0       	ldi	r24, 0x01	; 1
    347e:	80 93 8e 00 	sts	0x008E, r24
            /* Read Digital Value */
            *Copy_pu16DigitalValue = ADC_u16_ADC_REG;
    3482:	e4 e2       	ldi	r30, 0x24	; 36
    3484:	f0 e0       	ldi	r31, 0x00	; 0
    3486:	80 81       	ld	r24, Z
    3488:	91 81       	ldd	r25, Z+1	; 0x01
    348a:	ef 81       	ldd	r30, Y+7	; 0x07
    348c:	f8 85       	ldd	r31, Y+8	; 0x08
    348e:	91 83       	std	Z+1, r25	; 0x01
    3490:	80 83       	st	Z, r24
    3492:	03 c0       	rjmp	.+6      	; 0x349a <ADC_u8GetDigitalValueSynchNonBlocking+0xfa>
        }
        else
        {
            Local_u8ErrorState = STD_TYPES_NOK;
    3494:	1d 82       	std	Y+5, r1	; 0x05
    3496:	01 c0       	rjmp	.+2      	; 0x349a <ADC_u8GetDigitalValueSynchNonBlocking+0xfa>
        }
    }
    else
        Local_u8ErrorState = STD_TYPES_NOK;
    3498:	1d 82       	std	Y+5, r1	; 0x05
    return Local_u8ErrorState;
    349a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    349c:	28 96       	adiw	r28, 0x08	; 8
    349e:	0f b6       	in	r0, 0x3f	; 63
    34a0:	f8 94       	cli
    34a2:	de bf       	out	0x3e, r29	; 62
    34a4:	0f be       	out	0x3f, r0	; 63
    34a6:	cd bf       	out	0x3d, r28	; 61
    34a8:	cf 91       	pop	r28
    34aa:	df 91       	pop	r29
    34ac:	08 95       	ret

000034ae <ADC_u8GetDigitalValue_A_Synch>:
u8 ADC_u8GetDigitalValue_A_Synch(u8 Copy_u8ChannelNum, void(*Copy_pfNotificiation(u16)))
{
    34ae:	df 93       	push	r29
    34b0:	cf 93       	push	r28
    34b2:	00 d0       	rcall	.+0      	; 0x34b4 <ADC_u8GetDigitalValue_A_Synch+0x6>
    34b4:	00 d0       	rcall	.+0      	; 0x34b6 <ADC_u8GetDigitalValue_A_Synch+0x8>
    34b6:	cd b7       	in	r28, 0x3d	; 61
    34b8:	de b7       	in	r29, 0x3e	; 62
    34ba:	8a 83       	std	Y+2, r24	; 0x02
    34bc:	7c 83       	std	Y+4, r23	; 0x04
    34be:	6b 83       	std	Y+3, r22	; 0x03
    u8 local_u8ErrorState = STD_TYPES_OK;
    34c0:	81 e0       	ldi	r24, 0x01	; 1
    34c2:	89 83       	std	Y+1, r24	; 0x01
    if ((Copy_u8ChannelNum < 32) && (Copy_pfNotificiation != NULL) && (ADC_u8BusyFlag == 0))
    34c4:	8a 81       	ldd	r24, Y+2	; 0x02
    34c6:	80 32       	cpi	r24, 0x20	; 32
    34c8:	88 f5       	brcc	.+98     	; 0x352c <ADC_u8GetDigitalValue_A_Synch+0x7e>
    34ca:	8b 81       	ldd	r24, Y+3	; 0x03
    34cc:	9c 81       	ldd	r25, Y+4	; 0x04
    34ce:	00 97       	sbiw	r24, 0x00	; 0
    34d0:	69 f1       	breq	.+90     	; 0x352c <ADC_u8GetDigitalValue_A_Synch+0x7e>
    34d2:	80 91 8e 00 	lds	r24, 0x008E
    34d6:	88 23       	and	r24, r24
    34d8:	49 f5       	brne	.+82     	; 0x352c <ADC_u8GetDigitalValue_A_Synch+0x7e>
    {
        // Set Flag to make ADC is Busy
        ADC_u8BusyFlag = 1;
    34da:	81 e0       	ldi	r24, 0x01	; 1
    34dc:	80 93 8e 00 	sts	0x008E, r24
        // Update Golable Pointer To A Function
        ADC_pfNotification = Copy_pfNotificiation;
    34e0:	8b 81       	ldd	r24, Y+3	; 0x03
    34e2:	9c 81       	ldd	r25, Y+4	; 0x04
    34e4:	90 93 8d 00 	sts	0x008D, r25
    34e8:	80 93 8c 00 	sts	0x008C, r24
        // Enable ADC Interrupt
        SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIE_BIT);
    34ec:	a6 e2       	ldi	r26, 0x26	; 38
    34ee:	b0 e0       	ldi	r27, 0x00	; 0
    34f0:	e6 e2       	ldi	r30, 0x26	; 38
    34f2:	f0 e0       	ldi	r31, 0x00	; 0
    34f4:	80 81       	ld	r24, Z
    34f6:	88 60       	ori	r24, 0x08	; 8
    34f8:	8c 93       	st	X, r24
        // Clear the channel selection bits and set the new channel number
        ADC_u8_ADMUX_REG &= 0xE0;
    34fa:	a7 e2       	ldi	r26, 0x27	; 39
    34fc:	b0 e0       	ldi	r27, 0x00	; 0
    34fe:	e7 e2       	ldi	r30, 0x27	; 39
    3500:	f0 e0       	ldi	r31, 0x00	; 0
    3502:	80 81       	ld	r24, Z
    3504:	80 7e       	andi	r24, 0xE0	; 224
    3506:	8c 93       	st	X, r24
        ADC_u8_ADMUX_REG |= (Copy_u8ChannelNum & 0x1F);
    3508:	a7 e2       	ldi	r26, 0x27	; 39
    350a:	b0 e0       	ldi	r27, 0x00	; 0
    350c:	e7 e2       	ldi	r30, 0x27	; 39
    350e:	f0 e0       	ldi	r31, 0x00	; 0
    3510:	80 81       	ld	r24, Z
    3512:	98 2f       	mov	r25, r24
    3514:	8a 81       	ldd	r24, Y+2	; 0x02
    3516:	8f 71       	andi	r24, 0x1F	; 31
    3518:	89 2b       	or	r24, r25
    351a:	8c 93       	st	X, r24
        /* Start Conversion */
        SET_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADSC_BIT);
    351c:	a6 e2       	ldi	r26, 0x26	; 38
    351e:	b0 e0       	ldi	r27, 0x00	; 0
    3520:	e6 e2       	ldi	r30, 0x26	; 38
    3522:	f0 e0       	ldi	r31, 0x00	; 0
    3524:	80 81       	ld	r24, Z
    3526:	80 64       	ori	r24, 0x40	; 64
    3528:	8c 93       	st	X, r24
    352a:	01 c0       	rjmp	.+2      	; 0x352e <ADC_u8GetDigitalValue_A_Synch+0x80>
    }
    else
    {
        local_u8ErrorState = STD_TYPES_NOK;
    352c:	19 82       	std	Y+1, r1	; 0x01
    }
    return local_u8ErrorState;
    352e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3530:	0f 90       	pop	r0
    3532:	0f 90       	pop	r0
    3534:	0f 90       	pop	r0
    3536:	0f 90       	pop	r0
    3538:	cf 91       	pop	r28
    353a:	df 91       	pop	r29
    353c:	08 95       	ret

0000353e <ADC_u8GetADC_DigitalValue>:
u8 ADC_u8GetADC_DigitalValue(u16 *Copy_pu16DigitalValue)
{
    353e:	df 93       	push	r29
    3540:	cf 93       	push	r28
    3542:	00 d0       	rcall	.+0      	; 0x3544 <ADC_u8GetADC_DigitalValue+0x6>
    3544:	0f 92       	push	r0
    3546:	cd b7       	in	r28, 0x3d	; 61
    3548:	de b7       	in	r29, 0x3e	; 62
    354a:	9b 83       	std	Y+3, r25	; 0x03
    354c:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ErrorState = STD_TYPES_OK;
    354e:	81 e0       	ldi	r24, 0x01	; 1
    3550:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_pu16DigitalValue != NULL)
    3552:	8a 81       	ldd	r24, Y+2	; 0x02
    3554:	9b 81       	ldd	r25, Y+3	; 0x03
    3556:	00 97       	sbiw	r24, 0x00	; 0
    3558:	49 f0       	breq	.+18     	; 0x356c <ADC_u8GetADC_DigitalValue+0x2e>
    {
        // Read ADC Register
        *Copy_pu16DigitalValue = ADC_u16_ADC_REG;
    355a:	e4 e2       	ldi	r30, 0x24	; 36
    355c:	f0 e0       	ldi	r31, 0x00	; 0
    355e:	80 81       	ld	r24, Z
    3560:	91 81       	ldd	r25, Z+1	; 0x01
    3562:	ea 81       	ldd	r30, Y+2	; 0x02
    3564:	fb 81       	ldd	r31, Y+3	; 0x03
    3566:	91 83       	std	Z+1, r25	; 0x01
    3568:	80 83       	st	Z, r24
    356a:	01 c0       	rjmp	.+2      	; 0x356e <ADC_u8GetADC_DigitalValue+0x30>
    }
    else
    {
        Local_u8ErrorState = STD_TYPES_NOK;
    356c:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ErrorState;
    356e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3570:	0f 90       	pop	r0
    3572:	0f 90       	pop	r0
    3574:	0f 90       	pop	r0
    3576:	cf 91       	pop	r28
    3578:	df 91       	pop	r29
    357a:	08 95       	ret

0000357c <__vector_16>:

// Prototype for ADC ISR
void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
    357c:	1f 92       	push	r1
    357e:	0f 92       	push	r0
    3580:	0f b6       	in	r0, 0x3f	; 63
    3582:	0f 92       	push	r0
    3584:	11 24       	eor	r1, r1
    3586:	2f 93       	push	r18
    3588:	3f 93       	push	r19
    358a:	4f 93       	push	r20
    358c:	5f 93       	push	r21
    358e:	6f 93       	push	r22
    3590:	7f 93       	push	r23
    3592:	8f 93       	push	r24
    3594:	9f 93       	push	r25
    3596:	af 93       	push	r26
    3598:	bf 93       	push	r27
    359a:	ef 93       	push	r30
    359c:	ff 93       	push	r31
    359e:	df 93       	push	r29
    35a0:	cf 93       	push	r28
    35a2:	cd b7       	in	r28, 0x3d	; 61
    35a4:	de b7       	in	r29, 0x3e	; 62
    if (ADC_pfNotification != NULL)
    35a6:	80 91 8c 00 	lds	r24, 0x008C
    35aa:	90 91 8d 00 	lds	r25, 0x008D
    35ae:	00 97       	sbiw	r24, 0x00	; 0
    35b0:	99 f0       	breq	.+38     	; 0x35d8 <__vector_16+0x5c>
    {
        // Clear ADC Flag
        ADC_u8BusyFlag = 0;
    35b2:	10 92 8e 00 	sts	0x008E, r1
        // Clear PIE of ADC
        CLR_BIT(ADC_u8_ADCSRA_REG, ADCSRA_REG_ADIE_BIT);
    35b6:	a6 e2       	ldi	r26, 0x26	; 38
    35b8:	b0 e0       	ldi	r27, 0x00	; 0
    35ba:	e6 e2       	ldi	r30, 0x26	; 38
    35bc:	f0 e0       	ldi	r31, 0x00	; 0
    35be:	80 81       	ld	r24, Z
    35c0:	87 7f       	andi	r24, 0xF7	; 247
    35c2:	8c 93       	st	X, r24
        // Call Notification Function
        ADC_pfNotification(ADC_u16_ADC_REG);
    35c4:	20 91 8c 00 	lds	r18, 0x008C
    35c8:	30 91 8d 00 	lds	r19, 0x008D
    35cc:	e4 e2       	ldi	r30, 0x24	; 36
    35ce:	f0 e0       	ldi	r31, 0x00	; 0
    35d0:	80 81       	ld	r24, Z
    35d2:	91 81       	ldd	r25, Z+1	; 0x01
    35d4:	f9 01       	movw	r30, r18
    35d6:	09 95       	icall
    }
}
    35d8:	cf 91       	pop	r28
    35da:	df 91       	pop	r29
    35dc:	ff 91       	pop	r31
    35de:	ef 91       	pop	r30
    35e0:	bf 91       	pop	r27
    35e2:	af 91       	pop	r26
    35e4:	9f 91       	pop	r25
    35e6:	8f 91       	pop	r24
    35e8:	7f 91       	pop	r23
    35ea:	6f 91       	pop	r22
    35ec:	5f 91       	pop	r21
    35ee:	4f 91       	pop	r20
    35f0:	3f 91       	pop	r19
    35f2:	2f 91       	pop	r18
    35f4:	0f 90       	pop	r0
    35f6:	0f be       	out	0x3f, r0	; 63
    35f8:	0f 90       	pop	r0
    35fa:	1f 90       	pop	r1
    35fc:	18 95       	reti

000035fe <__udivmodhi4>:
    35fe:	aa 1b       	sub	r26, r26
    3600:	bb 1b       	sub	r27, r27
    3602:	51 e1       	ldi	r21, 0x11	; 17
    3604:	07 c0       	rjmp	.+14     	; 0x3614 <__udivmodhi4_ep>

00003606 <__udivmodhi4_loop>:
    3606:	aa 1f       	adc	r26, r26
    3608:	bb 1f       	adc	r27, r27
    360a:	a6 17       	cp	r26, r22
    360c:	b7 07       	cpc	r27, r23
    360e:	10 f0       	brcs	.+4      	; 0x3614 <__udivmodhi4_ep>
    3610:	a6 1b       	sub	r26, r22
    3612:	b7 0b       	sbc	r27, r23

00003614 <__udivmodhi4_ep>:
    3614:	88 1f       	adc	r24, r24
    3616:	99 1f       	adc	r25, r25
    3618:	5a 95       	dec	r21
    361a:	a9 f7       	brne	.-22     	; 0x3606 <__udivmodhi4_loop>
    361c:	80 95       	com	r24
    361e:	90 95       	com	r25
    3620:	bc 01       	movw	r22, r24
    3622:	cd 01       	movw	r24, r26
    3624:	08 95       	ret

00003626 <__divmodhi4>:
    3626:	97 fb       	bst	r25, 7
    3628:	09 2e       	mov	r0, r25
    362a:	07 26       	eor	r0, r23
    362c:	0a d0       	rcall	.+20     	; 0x3642 <__divmodhi4_neg1>
    362e:	77 fd       	sbrc	r23, 7
    3630:	04 d0       	rcall	.+8      	; 0x363a <__divmodhi4_neg2>
    3632:	e5 df       	rcall	.-54     	; 0x35fe <__udivmodhi4>
    3634:	06 d0       	rcall	.+12     	; 0x3642 <__divmodhi4_neg1>
    3636:	00 20       	and	r0, r0
    3638:	1a f4       	brpl	.+6      	; 0x3640 <__divmodhi4_exit>

0000363a <__divmodhi4_neg2>:
    363a:	70 95       	com	r23
    363c:	61 95       	neg	r22
    363e:	7f 4f       	sbci	r23, 0xFF	; 255

00003640 <__divmodhi4_exit>:
    3640:	08 95       	ret

00003642 <__divmodhi4_neg1>:
    3642:	f6 f7       	brtc	.-4      	; 0x3640 <__divmodhi4_exit>
    3644:	90 95       	com	r25
    3646:	81 95       	neg	r24
    3648:	9f 4f       	sbci	r25, 0xFF	; 255
    364a:	08 95       	ret

0000364c <__udivmodsi4>:
    364c:	a1 e2       	ldi	r26, 0x21	; 33
    364e:	1a 2e       	mov	r1, r26
    3650:	aa 1b       	sub	r26, r26
    3652:	bb 1b       	sub	r27, r27
    3654:	fd 01       	movw	r30, r26
    3656:	0d c0       	rjmp	.+26     	; 0x3672 <__udivmodsi4_ep>

00003658 <__udivmodsi4_loop>:
    3658:	aa 1f       	adc	r26, r26
    365a:	bb 1f       	adc	r27, r27
    365c:	ee 1f       	adc	r30, r30
    365e:	ff 1f       	adc	r31, r31
    3660:	a2 17       	cp	r26, r18
    3662:	b3 07       	cpc	r27, r19
    3664:	e4 07       	cpc	r30, r20
    3666:	f5 07       	cpc	r31, r21
    3668:	20 f0       	brcs	.+8      	; 0x3672 <__udivmodsi4_ep>
    366a:	a2 1b       	sub	r26, r18
    366c:	b3 0b       	sbc	r27, r19
    366e:	e4 0b       	sbc	r30, r20
    3670:	f5 0b       	sbc	r31, r21

00003672 <__udivmodsi4_ep>:
    3672:	66 1f       	adc	r22, r22
    3674:	77 1f       	adc	r23, r23
    3676:	88 1f       	adc	r24, r24
    3678:	99 1f       	adc	r25, r25
    367a:	1a 94       	dec	r1
    367c:	69 f7       	brne	.-38     	; 0x3658 <__udivmodsi4_loop>
    367e:	60 95       	com	r22
    3680:	70 95       	com	r23
    3682:	80 95       	com	r24
    3684:	90 95       	com	r25
    3686:	9b 01       	movw	r18, r22
    3688:	ac 01       	movw	r20, r24
    368a:	bd 01       	movw	r22, r26
    368c:	cf 01       	movw	r24, r30
    368e:	08 95       	ret

00003690 <__prologue_saves__>:
    3690:	2f 92       	push	r2
    3692:	3f 92       	push	r3
    3694:	4f 92       	push	r4
    3696:	5f 92       	push	r5
    3698:	6f 92       	push	r6
    369a:	7f 92       	push	r7
    369c:	8f 92       	push	r8
    369e:	9f 92       	push	r9
    36a0:	af 92       	push	r10
    36a2:	bf 92       	push	r11
    36a4:	cf 92       	push	r12
    36a6:	df 92       	push	r13
    36a8:	ef 92       	push	r14
    36aa:	ff 92       	push	r15
    36ac:	0f 93       	push	r16
    36ae:	1f 93       	push	r17
    36b0:	cf 93       	push	r28
    36b2:	df 93       	push	r29
    36b4:	cd b7       	in	r28, 0x3d	; 61
    36b6:	de b7       	in	r29, 0x3e	; 62
    36b8:	ca 1b       	sub	r28, r26
    36ba:	db 0b       	sbc	r29, r27
    36bc:	0f b6       	in	r0, 0x3f	; 63
    36be:	f8 94       	cli
    36c0:	de bf       	out	0x3e, r29	; 62
    36c2:	0f be       	out	0x3f, r0	; 63
    36c4:	cd bf       	out	0x3d, r28	; 61
    36c6:	09 94       	ijmp

000036c8 <__epilogue_restores__>:
    36c8:	2a 88       	ldd	r2, Y+18	; 0x12
    36ca:	39 88       	ldd	r3, Y+17	; 0x11
    36cc:	48 88       	ldd	r4, Y+16	; 0x10
    36ce:	5f 84       	ldd	r5, Y+15	; 0x0f
    36d0:	6e 84       	ldd	r6, Y+14	; 0x0e
    36d2:	7d 84       	ldd	r7, Y+13	; 0x0d
    36d4:	8c 84       	ldd	r8, Y+12	; 0x0c
    36d6:	9b 84       	ldd	r9, Y+11	; 0x0b
    36d8:	aa 84       	ldd	r10, Y+10	; 0x0a
    36da:	b9 84       	ldd	r11, Y+9	; 0x09
    36dc:	c8 84       	ldd	r12, Y+8	; 0x08
    36de:	df 80       	ldd	r13, Y+7	; 0x07
    36e0:	ee 80       	ldd	r14, Y+6	; 0x06
    36e2:	fd 80       	ldd	r15, Y+5	; 0x05
    36e4:	0c 81       	ldd	r16, Y+4	; 0x04
    36e6:	1b 81       	ldd	r17, Y+3	; 0x03
    36e8:	aa 81       	ldd	r26, Y+2	; 0x02
    36ea:	b9 81       	ldd	r27, Y+1	; 0x01
    36ec:	ce 0f       	add	r28, r30
    36ee:	d1 1d       	adc	r29, r1
    36f0:	0f b6       	in	r0, 0x3f	; 63
    36f2:	f8 94       	cli
    36f4:	de bf       	out	0x3e, r29	; 62
    36f6:	0f be       	out	0x3f, r0	; 63
    36f8:	cd bf       	out	0x3d, r28	; 61
    36fa:	ed 01       	movw	r28, r26
    36fc:	08 95       	ret

000036fe <_exit>:
    36fe:	f8 94       	cli

00003700 <__stop_program>:
    3700:	ff cf       	rjmp	.-2      	; 0x3700 <__stop_program>
