# RISC-V-RV32I-3-Stage-Pipelined-CPU
RTL implementation of a 5-stage pipelined RISC-V RV32I CPU core in Verilog, featuring synchronous write + combinational read register file, hazard detection, and forwarding.
