{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 18:39:45 2012 " "Info: Processing started: Sun Apr 01 18:39:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Reg_clk " "Info: Assuming node \"Reg_clk\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 451.26 MHz 2.216 ns Internal " "Info: Clock \"clock\" has Internal fmax of 451.26 MHz between source memory \"lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 2.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.098 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\] 1 MEM M512_X24_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.272 ns) 0.661 ns inst12\[0\]~24 2 COMB LCCOMB_X23_Y1_N14 3 " "Info: 2: + IC(0.324 ns) + CELL(0.272 ns) = 0.661 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 3; COMB Node = 'inst12\[0\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.053 ns) 1.470 ns inst13\[0\]~7 3 COMB LCCOMB_X21_Y2_N4 1 " "Info: 3: + IC(0.756 ns) + CELL(0.053 ns) = 1.470 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 1; COMB Node = 'inst13\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst12[0]~24 inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.134 ns) 2.098 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M512_X24_Y2 1 " "Info: 4: + IC(0.494 ns) + CELL(0.134 ns) = 2.098 ns; Loc. = M512_X24_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.524 ns ( 24.98 % ) " "Info: Total cell delay = 0.524 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 75.02 % ) " "Info: Total interconnect delay = 1.574 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] inst12[0]~24 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.098 ns" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] {} inst12[0]~24 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.324ns 0.756ns 0.494ns } { 0.065ns 0.272ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.044 ns - Smallest " "Info: - Smallest clock skew is 0.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.459 ns) 2.333 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y2 1 " "Info: 3: + IC(0.677 ns) + CELL(0.459 ns) = 2.333 ns; Loc. = M512_X24_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.28 % ) " "Info: Total cell delay = 1.313 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.72 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.289 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.413 ns) 2.289 ns lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.413 ns) = 2.289 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.35 % ) " "Info: Total cell delay = 1.267 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.022 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] inst12[0]~24 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.098 ns" { lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] {} inst12[0]~24 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.324ns 0.756ns 0.494ns } { 0.065ns 0.272ns 0.053ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg_clk register lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 496.28 MHz 2.015 ns Internal " "Info: Clock \"Reg_clk\" has Internal fmax of 496.28 MHz between source register \"lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.015 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.831 ns + Longest register register " "Info: + Longest register to register delay is 1.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.154 ns) 0.866 ns inst12\[0\]~24 2 COMB LCCOMB_X23_Y1_N14 3 " "Info: 2: + IC(0.712 ns) + CELL(0.154 ns) = 0.866 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 3; COMB Node = 'inst12\[0\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.053 ns) 1.676 ns inst17\[0\]~7 3 COMB LCCOMB_X21_Y2_N0 1 " "Info: 3: + IC(0.757 ns) + CELL(0.053 ns) = 1.676 ns; Loc. = LCCOMB_X21_Y2_N0; Fanout = 1; COMB Node = 'inst17\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { inst12[0]~24 inst17[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 496 776 824 528 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.831 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X21_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.831 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst17[0]~7 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.362 ns ( 19.77 % ) " "Info: Total cell delay = 0.362 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 80.23 % ) " "Info: Total interconnect delay = 1.469 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 inst17[0]~7 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.831 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} inst12[0]~24 {} inst17[0]~7 {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.712ns 0.757ns 0.000ns } { 0.000ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg_clk destination 2.496 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg_clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Reg_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Reg_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns Reg_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Reg_clk Reg_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.496 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y2_N1 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.38 % ) " "Info: Total cell delay = 1.482 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.63 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg_clk source 2.496 ns - Longest register " "Info: - Longest clock path from clock \"Reg_clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Reg_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Reg_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns Reg_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Reg_clk Reg_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.496 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y2_N1 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.38 % ) " "Info: Total cell delay = 1.482 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.63 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 inst17[0]~7 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.831 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} inst12[0]~24 {} inst17[0]~7 {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.712ns 0.757ns 0.000ns } { 0.000ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 ROM/RAM clock 4.154 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"ROM/RAM\", clock pin = \"clock\") is 4.154 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.465 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns ROM/RAM 1 PIN PIN_AA11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 20; PIN Node = 'ROM/RAM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { -168 392 560 -152 "ROM/RAM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.378 ns) 5.028 ns inst12\[0\]~24 2 COMB LCCOMB_X23_Y1_N14 3 " "Info: 2: + IC(3.841 ns) + CELL(0.378 ns) = 5.028 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 3; COMB Node = 'inst12\[0\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { ROM/RAM inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.053 ns) 5.837 ns inst13\[0\]~7 3 COMB LCCOMB_X21_Y2_N4 1 " "Info: 3: + IC(0.756 ns) + CELL(0.053 ns) = 5.837 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 1; COMB Node = 'inst13\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst12[0]~24 inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.134 ns) 6.465 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M512_X24_Y2 1 " "Info: 4: + IC(0.494 ns) + CELL(0.134 ns) = 6.465 ns; Loc. = M512_X24_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 21.25 % ) " "Info: Total cell delay = 1.374 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.091 ns ( 78.75 % ) " "Info: Total interconnect delay = 5.091 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { ROM/RAM inst12[0]~24 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { ROM/RAM {} ROM/RAM~combout {} inst12[0]~24 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.841ns 0.756ns 0.494ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.459 ns) 2.333 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y2 1 " "Info: 3: + IC(0.677 ns) + CELL(0.459 ns) = 2.333 ns; Loc. = M512_X24_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.28 % ) " "Info: Total cell delay = 1.313 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.72 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { ROM/RAM inst12[0]~24 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.465 ns" { ROM/RAM {} ROM/RAM~combout {} inst12[0]~24 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.841ns 0.756ns 0.494ns } { 0.000ns 0.809ns 0.378ns 0.053ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Reg_clk DataOut\[0\] lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 8.241 ns register " "Info: tco from clock \"Reg_clk\" to destination pin \"DataOut\[0\]\" through register \"lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 8.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg_clk source 2.496 ns + Longest register " "Info: + Longest clock path from clock \"Reg_clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Reg_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Reg_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns Reg_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Reg_clk Reg_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.496 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y2_N1 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.38 % ) " "Info: Total cell delay = 1.482 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.63 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.651 ns + Longest register pin " "Info: + Longest register to pin delay is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N1; Fanout = 1; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.154 ns) 0.866 ns inst12\[0\]~24 2 COMB LCCOMB_X23_Y1_N14 3 " "Info: 2: + IC(0.712 ns) + CELL(0.154 ns) = 0.866 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 3; COMB Node = 'inst12\[0\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.661 ns) + CELL(2.124 ns) 5.651 ns DataOut\[0\] 3 PIN PIN_H5 0 " "Info: 3: + IC(2.661 ns) + CELL(2.124 ns) = 5.651 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { inst12[0]~24 DataOut[0] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 384 1512 1688 400 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 40.31 % ) " "Info: Total cell delay = 2.278 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.373 ns ( 59.69 % ) " "Info: Total interconnect delay = 3.373 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 DataOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} inst12[0]~24 {} DataOut[0] {} } { 0.000ns 0.712ns 2.661ns } { 0.000ns 0.154ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] inst12[0]~24 DataOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[0] {} inst12[0]~24 {} DataOut[0] {} } { 0.000ns 0.712ns 2.661ns } { 0.000ns 0.154ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Reg_WE/RE DataOut\[0\] 9.985 ns Longest " "Info: Longest tpd from source pin \"Reg_WE/RE\" to destination pin \"DataOut\[0\]\" is 9.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Reg_WE/RE 1 PIN PIN_W10 28 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 28; PIN Node = 'Reg_WE/RE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_WE/RE } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 664 256 424 680 "Reg_WE/RE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.861 ns) + CELL(0.366 ns) 5.026 ns inst12\[7\]~16 2 COMB LCCOMB_X23_Y1_N0 8 " "Info: 2: + IC(3.861 ns) + CELL(0.366 ns) = 5.026 ns; Loc. = LCCOMB_X23_Y1_N0; Fanout = 8; COMB Node = 'inst12\[7\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.227 ns" { Reg_WE/RE inst12[7]~16 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(2.120 ns) 9.985 ns DataOut\[0\] 3 PIN PIN_H5 0 " "Info: 3: + IC(2.839 ns) + CELL(2.120 ns) = 9.985 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { inst12[7]~16 DataOut[0] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 384 1512 1688 400 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.285 ns ( 32.90 % ) " "Info: Total cell delay = 3.285 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 67.10 % ) " "Info: Total interconnect delay = 6.700 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.985 ns" { Reg_WE/RE inst12[7]~16 DataOut[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.985 ns" { Reg_WE/RE {} Reg_WE/RE~combout {} inst12[7]~16 {} DataOut[0] {} } { 0.000ns 0.000ns 3.861ns 2.839ns } { 0.000ns 0.799ns 0.366ns 2.120ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2 Addr\[2\] clock -2.132 ns memory " "Info: th for memory \"lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"Addr\[2\]\", clock pin = \"clock\") is -2.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.334 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.458 ns) 2.334 ns lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M512_X24_Y1 8 " "Info: 3: + IC(0.679 ns) + CELL(0.458 ns) = 2.334 ns; Loc. = M512_X24_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.21 % ) " "Info: Total cell delay = 1.312 ns ( 56.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.79 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.669 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns Addr\[2\] 1 PIN PIN_AA10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 2; PIN Node = 'Addr\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "W:/!_SIFO LABS/LAB_3/Lab_3.bdf" { { 344 80 248 360 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.766 ns) + CELL(0.131 ns) 4.669 ns lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M512_X24_Y1 8 " "Info: 2: + IC(3.766 ns) + CELL(0.131 ns) = 4.669 ns; Loc. = M512_X24_Y1; Fanout = 8; MEM Node = 'lpm_rom:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_6mv:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { Addr[2] lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_6mv.tdf" "" { Text "W:/!_SIFO LABS/LAB_3/db/altsyncram_6mv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.903 ns ( 19.34 % ) " "Info: Total cell delay = 0.903 ns ( 19.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 80.66 % ) " "Info: Total interconnect delay = 3.766 ns ( 80.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.669 ns" { Addr[2] lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.669 ns" { Addr[2] {} Addr[2]~combout {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.669 ns" { Addr[2] lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.669 ns" { Addr[2] {} Addr[2]~combout {} lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_6mv:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.766ns } { 0.000ns 0.772ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 18:39:46 2012 " "Info: Processing ended: Sun Apr 01 18:39:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
