This was to be implemented in Verilog using ModelSim.
