Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Wed Apr 30 18:15:31 2014
| Host         : raghu-office running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file dma3_wrapper_timing_summary_routed.rpt -pb dma3_wrapper_timing_summary_routed.pb
| Design       : dma3_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.08 2013-09-28
------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 0 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.086        0.000                      0                17969        0.022        0.000                      0                17969        9.232        0.000                       0                  7526  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.086        0.000                      0                17771        0.022        0.000                      0                17771        9.232        0.000                       0                  7526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.847        0.000                      0                  198        0.186        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.086ns  (required time - arrival time)
  Source:                 dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.266ns (3.319%)  route 7.749ns (96.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 25.401 - 20.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           4.698     4.698    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.791 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        1.714     6.505    dma3_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X60Y311                                                     r  dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y311        FDRE (Prop_fdre_C_Q)         0.223     6.728 f  dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=178, routed)         3.247     9.975    dma3_i/bmm_top_0/aresetn
    SLICE_X56Y251        LUT1 (Prop_lut1_I0_O)        0.043    10.018 r  dma3_i/bmm_top_0/rstate[0]_i_1/O
                         net (fo=194, routed)         4.501    14.519    dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst
    SLICE_X99Y277        FDSE                                         r  dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.970    23.970    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    24.053 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        1.348    25.401    dma3_i/bmm_top_0/aclk
    SLICE_X99Y277                                                     r  dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/state_reg[1]/C
                         clock pessimism              0.811    26.212    
                         clock uncertainty           -0.302    25.910    
    SLICE_X99Y277        FDSE (Setup_fdse_C_S)       -0.304    25.606    dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.606    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                 11.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.253ns (64.642%)  route 0.138ns (35.358%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.547     2.547    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.573 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        0.612     3.185    dma3_i/bmm_top_0/aclk
    SLICE_X83Y249                                                     r  dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y249        FDRE (Prop_fdre_C_Q)         0.100     3.285 r  dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[3]/Q
                         net (fo=2, routed)           0.138     3.422    dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[3]
    SLICE_X83Y249        LUT5 (Prop_lut5_I4_O)        0.028     3.450 r  dma3_i/bmm_top_0/narrow_to_wide.total_beats[0]_i_7__0/O
                         net (fo=1, routed)           0.000     3.450    dma3_i/bmm_top_0/n_2_narrow_to_wide.total_beats[0]_i_7__0
    SLICE_X83Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     3.534 r  dma3_i/bmm_top_0/narrow_to_wide.total_beats_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.535    dma3_i/bmm_top_0/n_2_narrow_to_wide.total_beats_reg[0]_i_2__0
    SLICE_X83Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.576 r  dma3_i/bmm_top_0/narrow_to_wide.total_beats_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.576    dma3_i/bmm_top_0/n_9_narrow_to_wide.total_beats_reg[4]_i_1__0
    SLICE_X83Y250        FDRE                                         r  dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.994     2.994    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.024 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        0.938     3.962    dma3_i/bmm_top_0/aclk
    SLICE_X83Y250                                                     r  dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[4]/C
                         clock pessimism             -0.479     3.483    
    SLICE_X83Y250        FDRE (Hold_fdre_C_D)         0.071     3.554    dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/narrow_to_wide.total_beats_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772     20.000  17.228  DSP48_X4Y104   dma3_i/bmm_top_0/bmm_top_mul_32s_32s_32_6_U1/bmm_top_mul_32s_32s_32_6_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.768     10.000  9.232   SLICE_X38Y253  dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.768     10.000  9.232   SLICE_X38Y253  dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.847ns  (required time - arrival time)
  Source:                 dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.266ns (4.932%)  route 5.128ns (95.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 25.391 - 20.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           4.698     4.698    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.791 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        1.714     6.505    dma3_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X60Y311                                                     r  dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y311        FDRE (Prop_fdre_C_Q)         0.223     6.728 r  dma3_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=178, routed)         1.856     8.584    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/aresetn
    SLICE_X32Y282        LUT1 (Prop_lut1_I0_O)        0.043     8.627 f  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=91, routed)          3.271    11.898    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1
    SLICE_X86Y284        FDPE                                         f  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.970    23.970    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    24.053 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        1.338    25.391    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/aclk
    SLICE_X86Y284                                                     r  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism              0.811    26.202    
                         clock uncertainty           -0.302    25.900    
    SLICE_X86Y284        FDPE (Recov_fdpe_C_PRE)     -0.154    25.746    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.746    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                 13.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.958%)  route 0.201ns (63.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.547     2.547    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.573 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        0.685     3.258    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/aclk
    SLICE_X90Y289                                                     r  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y289        FDPE (Prop_fdpe_C_Q)         0.118     3.376 f  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.201     3.577    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]
    SLICE_X80Y289        FDCE                                         f  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.994     2.994    dma3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.024 r  dma3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7570, routed)        0.935     3.959    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/aclk
    SLICE_X80Y289                                                     r  dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.499     3.460    
    SLICE_X80Y289        FDCE (Remov_fdce_C_CLR)     -0.069     3.391    dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.186    





