//
//
//
reg CaptureDFT_vector=0;
always @(posedge `DVT_FLAG[`DVTF_DFT_CAPTURE_EN_BIT]) CaptureDFT_vector=1;
initial begin
   repeat(1) @(posedge cep_tb.fpga.topDesign.topMod.dft.blackbox.clk);
   if (CaptureDFT_vector) begin
      @(negedge cep_tb.fpga.topDesign.topMod.dft.blackbox.reset);
      // next clock
      @(posedge cep_tb.fpga.topDesign.topMod.dft.blackbox.clk);
      captureDFTStimulus();
   end
end
   
   task captureDFTStimulus;
      int out;
      int sampleNum;      
      reg [4+(4*16)+4+(4*16)-1:0] temp;
      begin
	 sampleNum=0;
	 $display("Capturing stimulus");	 
	 out=$fopen("DFT_stimulus.csv","w");
	 $fwrite(out,"//************************************************************************\n");
	 $fwrite(out,"// Copyright (C) 2020 Massachusetts Institute of Technology\n");
	 $fwrite(out,"//\n");		
	 $fwrite(out,"// File Name:      DFT_stimulus.csv\n");
	 $fwrite(out,"// Program:        Common Evaluation Platform (CEP)\n");
	 $fwrite(out,"// Description:    DFT Core unit testbench stimulus\n");
	 $fwrite(out,"// Notes:\n");        
	 $fwrite(out,"//\n");
	 $fwrite(out,"//************************************************************************\n");
	 //
	 $fwrite(out,"// column#1  : IN  next\n");
	 $fwrite(out,"// column#2  : IN  X0[15:0]\n");
	 $fwrite(out,"// column#3  : IN  X1[15:0]\n");
	 $fwrite(out,"// column#4  : IN  X2[15:0]\n");
	 $fwrite(out,"// column#5  : IN  X3[15:0]\n");
	 $fwrite(out,"// column#6  : OUT next_out\n");
	 $fwrite(out,"// column#7  : OUT lY0[15:0]\n");
	 $fwrite(out,"// column#8  : OUT lY1[15:0]\n");
	 $fwrite(out,"// column#9  : OUT lY2[15:0]\n");
	 $fwrite(out,"// column#10 : OUT lY3[15:0]\n");
	 //
	 // wait until valid in to interleaver
	 while (1) begin
	    @(negedge cep_tb.fpga.topDesign.topMod.dft.blackbox.clk);
	    sampleNum++;
	    // MUST align to HEX number if _ is used!!!
	    $fwrite(out,"%x_%x_%x_%x_%x_%x_%x_%x_%x_%x\n",
		    {3'b0,cep_tb.fpga.topDesign.topMod.dft.blackbox.next},
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.X0[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.X1[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.X2[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.X3[15:0],
		    {3'b0,cep_tb.fpga.topDesign.topMod.dft.blackbox.next_out},
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.Y0[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.Y1[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.Y2[15:0],
		    cep_tb.fpga.topDesign.topMod.dft.blackbox.Y3[15:0]);

	 end
      end
   endtask //
   
