Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.1.454
Tue Sep 12 10:37:40 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n ROM -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdps -device LCMXO2-1200ZE -raddr_width 12 -rwidth 8 -waddr_width 12 -wwidth 8 -rnum_words 4096 -wnum_words 4096 -cascade 11 -memfile c:/kevan/a3041/p3041/rom.mem -memformat hex 
    Circuit name     : ROM
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[11:0], RdAddress[11:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : c:/kevan/a3041/p3041/rom.mem
    EDIF output      : ROM.edn
    VHDL output      : ROM.vhd
    VHDL template    : ROM_tmpl.vhd
    VHDL testbench   : tb_ROM_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ROM.srp
    Estimated Resource Usage:
            EBR : 4

END   SCUBA Module Synthesis

File: ROM.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


