TRACE::2024-02-23.17:08:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-23.17:08:02::SCWPlatform::Opened new HwDB with name nexysa7fpga_0
TRACE::2024-02-23.17:08:02::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-02-23.17:08:02::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform"
		}]
}
TRACE::2024-02-23.17:08:02::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-02-23.17:08:02::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-02-23.17:08:02::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform"
		}]
}
TRACE::2024-02-23.17:08:02::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:02::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:02::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:02::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:02::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:02::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:02::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:02::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:03::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:08:03::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::mss does not exists at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::Creating sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::Adding the swdes entry, created swdb D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::updating the scw layer changes to swdes at   D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::Writing mss at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:03::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-23.17:08:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-02-23.17:08:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-02-23.17:08:04::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-23.17:08:04::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-23.17:08:17::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:08:17::SCWMssOS::Writing the mss file completed D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:17::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:17::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:17::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:17::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:17::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:17::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:17::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:17::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:17::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:17::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:17::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:17::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:17::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:18::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:18::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:18::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:18::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:18::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-23.17:08:18::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-23.17:08:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-23.17:08:18::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-23.17:08:18::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-23.17:08:18::SCWSystem::Not a boot domain 
LOG::2024-02-23.17:08:18::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-23.17:08:18::SCWDomain::Generating domain artifcats
TRACE::2024-02-23.17:08:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-23.17:08:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-23.17:08:18::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:18::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:18::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:18::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:18::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:18::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-23.17:08:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-23.17:08:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-23.17:08:18::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2024-02-23.17:08:18::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-23.17:08:18::SCWMssOS::Copying to export directory.
TRACE::2024-02-23.17:08:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-23.17:08:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-23.17:08:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-23.17:08:18::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-23.17:08:18::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-23.17:08:18::SCWPlatform::Started preparing the platform 
TRACE::2024-02-23.17:08:18::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-23.17:08:18::SCWSystem::dir created 
TRACE::2024-02-23.17:08:18::SCWSystem::Writing the bif 
TRACE::2024-02-23.17:08:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-23.17:08:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-23.17:08:19::SCWPlatform::Completed generating the platform
TRACE::2024-02-23.17:08:19::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:08:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:08:19::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:19::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-23.17:08:19::SCWPlatform::updated the xpfm file.
TRACE::2024-02-23.17:08:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:08:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:08:20::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:08:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:08:21::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:21::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-23.17:08:21::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:08:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:08:22::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:22::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:22::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:22::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:22::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:22::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:22::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:22::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-02-23.17:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:22::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:22::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:22::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-23.17:08:23::SCWPlatform::Clearing the existing platform
TRACE::2024-02-23.17:08:23::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-23.17:08:23::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:23::SCWSystem::Clearing the domains completed.
TRACE::2024-02-23.17:08:23::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-23.17:08:23::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform:: Platform location is D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:23::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:23::SCWPlatform::Removing the HwDB with name D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:23::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-23.17:08:24::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-02-23.17:08:24::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-02-23.17:08:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:08:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:24::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:08:25::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:08:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:08:25::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:08:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:08:25::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:08:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-23.17:08:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-23.17:08:25::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:25::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:25::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:25::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:08:25::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:08:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:08:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:08:25::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:08:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:08:25::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:08:25::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:08:25::SCWReader::No isolation master present  
TRACE::2024-02-23.17:12:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:12:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:12:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:12:37::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:12:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:12:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:37::SCWMssOS::In reload Mss file.
TRACE::2024-02-23.17:12:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:12:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:12:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:12:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:12:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:12:38::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:12:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:12:38::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:12:38::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:12:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:12:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:12:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:12:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:12:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:12:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:38::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:12:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:12:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:12:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:12:43::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:12:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:12:43::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:43::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:43::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:12:43::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:12:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:12:43::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:41::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:48::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:48::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:48::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:48::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:48::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:48::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:48::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:48::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:48::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:51::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:51::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:51::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:51::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:51::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:51::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:51::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:51::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:51::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:52::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:52::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:54::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:54::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:54::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:13:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:13:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:13:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:13:54::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:13:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:13:54::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:13:54::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:13:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:07::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:07::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:07::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:07::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:12::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:12::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:12::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:13::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:18::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:18::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:18::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:18::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:18::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:18::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:18::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:18::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:37::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:37::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:56::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:14:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:14:56::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:14:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:56::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:56::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:56::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:56::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:56::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"support_static_allocation":	"false",
							"use_counting_semaphores":	"false",
							"use_freertos_asserts":	"true",
							"use_getmutex_holder":	"true",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"use_stats_formatting_functions":	"true",
							"libOptionNames":	["software_timers", "support_static_allocation", "use_counting_semaphores", "use_freertos_asserts", "use_getmutex_holder", "use_mutexes", "use_recursive_mutexes", "use_stats_formatting_functions"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-23.17:14:56::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:14:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:14:56::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:14:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::In reload Mss file.
TRACE::2024-02-23.17:14:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:14:57::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:14:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:14:57::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:14:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:14:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:14:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:14:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:14:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:14:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:15:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:15:00::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:15:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:01::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:15:01::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:01::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:15:01::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:15:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:15:01::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:01::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-23.17:15:03::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-23.17:15:32::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:32::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:32::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:33::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:15:33::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:15:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:15:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:15:33::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:15:33::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:15:33::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:33::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:33::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:15:33::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:15:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:15:33::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:31::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:31::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:32::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:32::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:32::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:32::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:32::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:32::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:32::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:32::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:32::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:32::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:37::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:48::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:48::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:48::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:48::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:48::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:48::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:16:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:16:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:16:50::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:50::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"use_counting_semaphores":	"false",
							"use_getmutex_holder":	"true",
							"use_mutexes":	"false",
							"use_newlib_reent":	"false",
							"use_queue_sets":	"true",
							"use_recursive_mutexes":	"false",
							"use_stats_formatting_functions":	"true",
							"libOptionNames":	["software_timers", "use_counting_semaphores", "use_getmutex_holder", "use_mutexes", "use_newlib_reent", "use_queue_sets", "use_recursive_mutexes", "use_stats_formatting_functions"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-23.17:16:50::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:16:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:16:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:16:50::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:16:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:16:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:16:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:16:50::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:16:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:16:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:16:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:16:50::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2024-02-23.17:20:17::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-23.17:20:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-23.17:20:17::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-23.17:20:17::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-23.17:20:17::SCWSystem::Not a boot domain 
LOG::2024-02-23.17:20:17::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-23.17:20:17::SCWDomain::Generating domain artifcats
TRACE::2024-02-23.17:20:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-23.17:20:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-23.17:20:17::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:17::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:17::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:17::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:20:17::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:20:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:20:17::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:20:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:20:17::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-23.17:20:18::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:18::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:18::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:18::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-23.17:20:18::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-23.17:20:18::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:18::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-23.17:20:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-23.17:20:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-23.17:20:18::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2024-02-23.17:20:18::SCWMssOS::doing bsp build ... 
TRACE::2024-02-23.17:20:18::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-23.17:20:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-23.17:20:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-23.17:20:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-23.17:20:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-23.17:20:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-23.17:20:18::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-23.17:20:18::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-23.17:20:18::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:19::SCWMssOS::"includes"

TRACE::2024-02-23.17:20:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-23.17:20:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-23.17:20:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-23.17:20:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-23.17:20:21::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-23.17:20:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-23.17:20:21::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-23.17:20:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-23.17:20:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-23.17:20:22::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-23.17:20:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-23.17:20:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-23.17:20:22::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-23.17:20:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-23.17:20:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-23.17:20:22::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-23.17:20:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-23.17:20:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-23.17:20:22::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-23.17:20:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-23.17:20:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-23.17:20:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:23::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-23.17:20:23::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-23.17:20:23::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-23.17:20:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-23.17:20:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-23.17:20:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-23.17:20:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-23.17:20:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-23.17:20:23::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-23.17:20:23::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-23.17:20:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-23.17:20:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-23.17:20:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"includes"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-23.17:20:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-23.17:20:24::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-23.17:20:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-23.17:20:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-23.17:20:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-23.17:20:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-23.17:20:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-23.17:20:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-23.17:20:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-23.17:20:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-23.17:20:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-23.17:20:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-23.17:20:24::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-23.17:20:24::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-23.17:20:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-23.17:20:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-23.17:20:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-23.17:20:26::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-23.17:20:26::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-23.17:20:26::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-23.17:20:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-23.17:20:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-23.17:20:29::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-23.17:20:30::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-23.17:20:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-23.17:20:30::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-23.17:20:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-23.17:20:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-23.17:20:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-23.17:20:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-23.17:20:35::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-23.17:20:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-23.17:20:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-23.17:20:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-23.17:20:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-23.17:20:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-23.17:20:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-23.17:20:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-23.17:20:35::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-23.17:20:35::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-23.17:20:35::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-23.17:20:36::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-23.17:20:36::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-23.17:20:36::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-23.17:20:36::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-23.17:20:36::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-23.17:20:36::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-23.17:20:36::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-23.17:20:36::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-23.17:20:36::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-23.17:20:36::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-23.17:20:36::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-23.17:20:36::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-23.17:20:36::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-23.17:20:36::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-23.17:20:36::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-23.17:20:36::SCWMssOS::'Finished building libraries'

TRACE::2024-02-23.17:20:37::SCWMssOS::Copying to export directory.
TRACE::2024-02-23.17:20:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-23.17:20:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-23.17:20:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-23.17:20:40::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-23.17:20:40::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-23.17:20:40::SCWPlatform::Started preparing the platform 
TRACE::2024-02-23.17:20:40::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-23.17:20:40::SCWSystem::dir created 
TRACE::2024-02-23.17:20:40::SCWSystem::Writing the bif 
TRACE::2024-02-23.17:20:40::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-23.17:20:40::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-23.17:20:40::SCWPlatform::Completed generating the platform
TRACE::2024-02-23.17:20:40::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-23.17:20:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-23.17:20:40::SCWMssOS::Commit changes completed.
TRACE::2024-02-23.17:20:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:20:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:20:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:20:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:20:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:20:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:40::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-23.17:20:40::SCWPlatform::updated the xpfm file.
TRACE::2024-02-23.17:20:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-23.17:20:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-23.17:20:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-23.17:20:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-02-23.17:20:40::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-02-23.17:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-23.17:20:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-23.17:20:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-23.17:20:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.16:54:55::SCWPlatform::Opened new HwDB with name nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-02-26.16:54:55::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-02-26.16:54:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:55::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:55::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:55::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:55::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:55::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.16:54:55::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:55::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.16:54:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.16:54:56::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:56::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:56::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:56::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:56::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:56::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:56::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:57::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.16:54:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.16:54:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.16:54:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWReader::No isolation master present  
TRACE::2024-02-26.16:54:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:54:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.16:54:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:54:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:54:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:54:59::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:54:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.16:54:59::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.16:54:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.16:54:59::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:54:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:54:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:00::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:00::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:00::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:00::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:00::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:01::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:01::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:01::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.16:55:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.16:55:01::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:01::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:55:01::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:01::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:03::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:03::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:03::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:03::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:55:03::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:55:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:55:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:55:03::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:55:03::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.16:55:03::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:03::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:03::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:55:03::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.16:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.16:55:03::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:27::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:27::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:29::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:29::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:29::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:56:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:56:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:56:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:56:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:56:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:56:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:56:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:57:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:57:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:57:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:57:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:57:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:57:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:57:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:57:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:57:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:57:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:57:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:57:13::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:57:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:57:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:57:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:57:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:57:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:57:13::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:57:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:57:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:57:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:57:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.16:59:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.16:59:28::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.16:59:28::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:28::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"minimal_stack_size":	"200",
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["minimal_stack_size", "software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.16:59:28::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.16:59:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.16:59:28::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.16:59:28::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:28::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:28::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.16:59:29::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:29::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:29::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:29::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.16:59:29::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.16:59:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.16:59:29::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:29::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:29::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:29::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:29::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:29::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:29::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:31::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:31::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:31::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:31::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:31::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:32::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:32::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.16:59:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.16:59:32::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.16:59:32::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:32::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.16:59:32::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.16:59:32::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.16:59:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.16:59:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.16:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.16:59:32::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.16:59:32::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.16:59:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.16:59:32::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.16:59:32::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.16:59:36::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.17:12:00::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.17:12:00::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.17:12:01::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.17:12:01::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.17:12:01::SCWSystem::Not a boot domain 
LOG::2024-02-26.17:12:01::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.17:12:01::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.17:12:01::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.17:12:01::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.17:12:01::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:01::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:01::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:01::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:12:01::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:02::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:12:02::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.17:12:02::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.17:12:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:12:02::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:12:02::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:12:02::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:12:02::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:12:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.17:12:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.17:12:02::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.17:12:02::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.17:12:02::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.17:12:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.17:12:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:12:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:12:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:12:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:12:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:12:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:12:02::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:04::SCWMssOS::"includes"

TRACE::2024-02-26.17:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:12:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:12:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:12:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:12:06::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:12:06::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:12:06::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:12:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:12:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:12:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:12:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:12:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:12:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:12:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:12:07::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:12:07::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:12:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:12:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:12:07::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:12:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:12:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:12:07::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:07::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.17:12:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.17:12:08::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.17:12:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:12:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:12:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:12:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:12:08::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:12:08::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:12:08::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:12:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:12:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:12:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:08::SCWMssOS::"includes"

TRACE::2024-02-26.17:12:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:12:08::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:12:08::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:12:08::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:12:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:12:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:12:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:12:09::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:12:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:12:09::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:12:09::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:12:09::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:12:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:12:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.17:12:09::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.17:12:09::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:12:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:12:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:12:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:12:11::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.17:12:11::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.17:12:11::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:12:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.17:12:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.17:12:15::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:12:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:12:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:12:16::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:12:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:12:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:12:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:12:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.17:12:21::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.17:12:21::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.17:12:21::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.17:12:21::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.17:12:21::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.17:12:21::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.17:12:21::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.17:12:21::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.17:12:21::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.17:12:21::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.17:12:21::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.17:12:21::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.17:12:21::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.17:12:21::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.17:12:21::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.17:12:21::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.17:12:21::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.17:12:21::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.17:12:21::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.17:12:21::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.17:12:21::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.17:12:21::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.17:12:21::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.17:12:21::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.17:12:21::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.17:12:21::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.17:12:21::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.17:12:23::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.17:12:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.17:12:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.17:12:25::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.17:12:25::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.17:12:25::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.17:12:25::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.17:12:25::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.17:12:25::SCWSystem::dir created 
TRACE::2024-02-26.17:12:25::SCWSystem::Writing the bif 
TRACE::2024-02-26.17:12:25::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.17:12:25::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.17:12:26::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.17:12:26::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:12:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:12:26::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:12:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:12:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:12:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.17:12:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.17:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:12:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:12:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:26::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"32677e68869ab939e3e66c1a822fa719",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.17:12:26::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.17:12:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:12:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:12:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:12:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-02-26.17:12:26::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-02-26.17:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:12:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:12:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:12:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:35::SCWPlatform::Clearing the existing platform
TRACE::2024-02-26.17:17:35::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-26.17:17:35::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:35::SCWSystem::Clearing the domains completed.
TRACE::2024-02-26.17:17:35::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-26.17:17:35::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:35::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:35::SCWPlatform:: Platform location is D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:36::SCWPlatform::Removing the HwDB with name D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.17:17:36::SCWPlatform::Opened new HwDB with name nexysa7fpga_4
TRACE::2024-02-26.17:17:36::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-02-26.17:17:36::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-02-26.17:17:37::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:17:37::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:37::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:37::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:37::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:17:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:17:37::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:38::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:39::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:39::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:17:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:17:40::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:17:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.17:17:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.17:17:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWReader::No isolation master present  
TRACE::2024-02-26.17:17:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:40::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:40::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:17:41::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:17:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:17:41::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:17:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:17:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:17:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:43::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:45::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:45::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:45::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:45::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:17:45::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:17:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:17:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:17:45::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:17:45::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:17:45::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:45::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:45::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:17:45::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:17:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:17:45::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:05::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:05::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:05::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:05::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:05::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:05::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:05::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:05::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:05::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:18:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:18:07::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:18:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:07::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:07::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"32677e68869ab939e3e66c1a822fa719",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"65536",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.17:18:07::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:18:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:18:07::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:18:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:07::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:07::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:07::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:18:08::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:18:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:18:08::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:18:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:18:10::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:18:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:10::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:11::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:11::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:18:11::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:18:11::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:18:11::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:11::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:18:15::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.17:18:56::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.17:18:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.17:18:57::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.17:18:57::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.17:18:58::SCWSystem::Not a boot domain 
LOG::2024-02-26.17:18:58::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.17:18:58::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.17:18:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.17:18:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.17:18:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:18:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:18:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:18:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:18:58::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:18:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:18:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:18:58::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:18:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:18:58::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:18:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:18:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.17:18:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.17:18:58::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.17:18:58::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.17:18:58::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.17:18:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.17:18:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:18:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:18:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:18:58::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:18:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:18:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:18:58::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:18:58::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:00::SCWMssOS::"includes"

TRACE::2024-02-26.17:19:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:19:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:19:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:19:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:19:02::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:19:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:19:02::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:19:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:19:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:19:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:19:02::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:19:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:19:02::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:19:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:19:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:19:02::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:19:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:19:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:19:03::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:19:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:19:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:19:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:03::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.17:19:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.17:19:04::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:19:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:19:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:19:04::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:19:04::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:19:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:19:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"includes"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:19:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:19:04::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:19:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:19:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:19:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:19:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:19:04::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:19:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:19:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:19:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:19:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:19:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:19:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.17:19:05::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.17:19:05::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:19:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:19:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:19:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:19:07::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.17:19:07::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.17:19:07::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:19:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.17:19:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.17:19:10::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:19:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:19:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:19:11::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:19:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:19:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:19:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:19:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.17:19:15::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.17:19:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.17:19:15::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.17:19:15::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.17:19:15::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.17:19:15::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.17:19:15::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.17:19:15::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.17:19:16::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.17:19:16::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.17:19:16::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.17:19:16::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.17:19:16::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.17:19:16::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.17:19:16::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.17:19:16::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.17:19:16::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.17:19:16::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.17:19:16::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.17:19:16::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.17:19:16::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.17:19:16::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.17:19:16::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.17:19:16::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.17:19:16::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.17:19:16::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.17:19:16::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.17:19:17::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.17:19:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.17:19:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.17:19:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.17:19:20::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.17:19:20::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.17:19:20::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.17:19:20::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.17:19:20::SCWSystem::dir created 
TRACE::2024-02-26.17:19:20::SCWSystem::Writing the bif 
TRACE::2024-02-26.17:19:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.17:19:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.17:19:20::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.17:19:20::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:19:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:19:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:19:20::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:19:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:19:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:19:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:19:20::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:19:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:19:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:19:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:19:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:19:20::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.17:19:20::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.17:19:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:19:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:19:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:19:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_4
TRACE::2024-02-26.17:19:21::SCWPlatform::Opened existing hwdb nexysa7fpga_4
TRACE::2024-02-26.17:19:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:19:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:19:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:19:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:09::SCWPlatform::Clearing the existing platform
TRACE::2024-02-26.17:20:09::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-26.17:20:09::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:09::SCWSystem::Clearing the domains completed.
TRACE::2024-02-26.17:20:09::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-26.17:20:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:09::SCWPlatform:: Platform location is D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:09::SCWPlatform::Removing the HwDB with name D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-26.17:20:10::SCWPlatform::Opened new HwDB with name nexysa7fpga_5
TRACE::2024-02-26.17:20:10::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-02-26.17:20:10::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-02-26.17:20:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:11::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:20:11::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:11::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:11::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:11::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:20:11::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:20:11::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:12::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:20:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:20:13::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:20:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-26.17:20:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:14::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:14::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:14::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:14::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:14::SCWReader::No isolation master present  
TRACE::2024-02-26.17:20:18::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:18::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:18::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:18::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:18::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:18::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:18::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:18::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:18::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:18::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:20:19::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:20:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:20:19::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:19::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:19::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:19::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:19::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:19::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:19::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:20::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:20::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:20::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:20::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:20::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:21::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:20:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:20:21::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:20:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:21::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:21::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:22::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:22::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:22::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:22::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:22::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:22::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:22::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:20:23::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:23::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:23::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:23::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:20:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:20:23::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:44::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:44::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:44::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:44::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:44::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:44::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:20:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:20:44::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:44::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:44::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:44::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"8129",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.17:20:44::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:20:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:20:44::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:20:44::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:44::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:45::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:45::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:45::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:45::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.17:20:45::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:45::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:45::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:45::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:20:45::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:20:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:20:45::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:45::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:45::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:45::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:46::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:46::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:46::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:46::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:46::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:46::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:46::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:46::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:46::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:46::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:46::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:46::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:46::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:46::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:46::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:46::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:46::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:47::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:47::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:47::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:47::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:47::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:47::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:47::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:47::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:47::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:47::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:47::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:47::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:47::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:47::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:20:47::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:20:47::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:47::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:47::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:48::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:48::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:48::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:20:48::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:48::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:48::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:48::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:48::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:48::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:20:48::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:20:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:20:48::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:20:48::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:20:49::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:49::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:49::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:49::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:20:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:20:49::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:20:49::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:20:52::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.17:21:48::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.17:21:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.17:21:49::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.17:21:49::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.17:21:49::SCWSystem::Not a boot domain 
LOG::2024-02-26.17:21:49::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.17:21:49::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.17:21:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.17:21:49::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.17:21:50::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:21:50::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:21:50::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:21:50::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:21:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:21:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:21:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:21:50::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:21:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:21:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:21:50::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:21:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:21:50::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:21:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:21:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.17:21:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.17:21:50::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.17:21:50::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.17:21:50::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.17:21:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.17:21:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:21:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:21:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:21:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:21:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:21:50::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:21:50::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:52::SCWMssOS::"includes"

TRACE::2024-02-26.17:21:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:21:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:21:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:21:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:21:54::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:21:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:21:54::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:21:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:21:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:21:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:21:54::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:21:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:21:54::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:21:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:21:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:21:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:21:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:21:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:21:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:21:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:21:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:21:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:55::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.17:21:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.17:21:55::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:21:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:21:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:21:56::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:21:56::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:21:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:21:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"includes"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:21:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:21:56::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:21:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:21:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:21:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:21:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:21:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:21:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:21:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:21:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:21:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:21:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:21:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:21:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.17:21:57::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.17:21:57::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:21:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:21:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:21:57::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:21:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:21:58::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.17:21:58::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.17:21:58::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:22:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:22:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.17:22:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.17:22:01::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:22:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:22:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:22:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:22:03::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:22:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:22:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:22:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:22:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:22:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.17:22:08::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.17:22:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.17:22:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.17:22:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.17:22:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.17:22:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.17:22:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.17:22:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.17:22:08::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.17:22:08::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.17:22:08::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.17:22:08::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.17:22:08::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.17:22:08::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.17:22:08::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.17:22:08::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.17:22:08::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.17:22:08::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.17:22:08::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.17:22:08::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.17:22:08::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.17:22:08::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.17:22:08::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.17:22:08::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.17:22:08::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.17:22:08::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.17:22:08::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.17:22:10::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.17:22:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.17:22:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.17:22:12::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.17:22:12::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.17:22:12::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.17:22:12::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.17:22:12::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.17:22:12::SCWSystem::dir created 
TRACE::2024-02-26.17:22:12::SCWSystem::Writing the bif 
TRACE::2024-02-26.17:22:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.17:22:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.17:22:12::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.17:22:12::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:22:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:22:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:22:12::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:22:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:22:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:22:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:22:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:22:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:22:12::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:22:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:22:13::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"758ac9375d0dee663e10139f897aaa5e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"8129",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.17:22:13::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.17:22:13::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:13::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:13::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:13::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:22:13::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:22:13::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:22:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:22:13::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:22:13::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:22:13::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:22:13::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:02::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:02::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:02::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:02::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:02::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:02::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:02::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:02::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:02::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:02::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:02::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:33::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:33::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:33::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:33::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:33::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:33::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:33::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:33::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:33::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:33::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:34::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:34::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:34::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:34::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:34::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:34::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:24:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:24:34::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:34::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:34::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:34::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"758ac9375d0dee663e10139f897aaa5e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"65536",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.17:24:34::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:24:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:24:34::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:24:34::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:34::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:35::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:35::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:35::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:35::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:35::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:24:35::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:24:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:24:35::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:35::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:35::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:35::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:35::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:35::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:36::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:24:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:24:37::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:37::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:37::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:37::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:24:37::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:38::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:38::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:38::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:24:38::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:24:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:24:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:24:38::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:24:38::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:24:38::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:24:38::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:24:38::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:24:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.17:48:56::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.17:48:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.17:48:57::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.17:48:57::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.17:48:57::SCWSystem::Not a boot domain 
LOG::2024-02-26.17:48:57::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.17:48:57::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.17:48:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.17:48:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.17:48:57::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:48:57::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:48:57::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:48:57::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:48:57::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:48:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:48:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:48:57::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:48:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:48:57::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.17:48:57::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.17:48:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.17:48:57::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.17:48:57::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:48:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.17:48:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.17:48:57::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.17:48:57::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.17:48:57::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.17:48:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.17:48:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:48:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:48:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:48:58::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:48:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:48:58::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:48:58::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:48:58::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:00::SCWMssOS::"includes"

TRACE::2024-02-26.17:49:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:49:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:49:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:49:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:49:02::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:49:02::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:49:02::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:49:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:49:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:49:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:49:02::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:49:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:49:02::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:49:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:49:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:49:02::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:49:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:49:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:49:03::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:49:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:49:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:49:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:03::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.17:49:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.17:49:04::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.17:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:49:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:49:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:49:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:49:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.17:49:04::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.17:49:04::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:49:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.17:49:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.17:49:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"includes"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:49:05::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:49:05::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:49:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:49:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:49:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:49:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.17:49:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.17:49:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.17:49:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.17:49:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:49:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:49:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.17:49:05::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.17:49:05::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.17:49:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.17:49:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.17:49:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.17:49:07::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.17:49:07::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.17:49:07::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.17:49:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.17:49:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.17:49:10::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.17:49:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.17:49:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.17:49:12::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.17:49:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.17:49:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.17:49:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.17:49:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.17:49:16::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.17:49:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.17:49:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.17:49:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.17:49:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.17:49:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.17:49:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.17:49:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.17:49:17::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.17:49:17::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.17:49:17::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.17:49:17::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.17:49:17::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.17:49:17::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.17:49:17::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.17:49:17::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.17:49:17::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.17:49:17::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.17:49:17::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.17:49:17::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.17:49:17::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.17:49:17::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.17:49:17::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.17:49:17::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.17:49:17::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.17:49:17::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.17:49:17::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.17:49:18::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.17:49:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.17:49:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.17:49:21::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.17:49:21::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.17:49:21::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.17:49:21::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.17:49:21::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.17:49:21::SCWSystem::dir created 
TRACE::2024-02-26.17:49:21::SCWSystem::Writing the bif 
TRACE::2024-02-26.17:49:21::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.17:49:21::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.17:49:21::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.17:49:21::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:49:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.17:49:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.17:49:21::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.17:49:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:49:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:49:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:49:21::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:49:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:49:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:49:21::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:49:21::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:49:21::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.17:49:21::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.17:49:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.17:49:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.17:49:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.17:49:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.17:49:22::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.17:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.17:49:22::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.17:49:22::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.17:49:22::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:28::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:49::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:49::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:49::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:49::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:50::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:50::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:10:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:10:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:10:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:51::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:51::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:51::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:51::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:51::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:51::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a8280ee6ec840d3836d63dd4b1088dcf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.18:10:51::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:10:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:10:51::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:10:51::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:51::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:51::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:51::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:51::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:51::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:51::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:10:52::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:10:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:10:52::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:53::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:53::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:53::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:53::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:53::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:54::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:54::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:54::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:54::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:54::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:54::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:54::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:55::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:55::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:55::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:55::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:55::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:10:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:10:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:10:55::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:55::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:55::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:55::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:55::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:55::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:55::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:55::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:10:55::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:55::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:56::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:56::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:56::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:10:56::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:10:56::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:10:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:10:56::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:10:56::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:10:56::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:10:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:10:56::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:10:56::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.18:11:01::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.18:11:19::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.18:11:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.18:11:20::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.18:11:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.18:11:20::SCWSystem::Not a boot domain 
LOG::2024-02-26.18:11:21::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.18:11:21::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.18:11:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.18:11:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.18:11:21::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:21::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:21::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:21::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:11:21::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:21::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:11:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:11:21::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:11:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:11:21::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:11:21::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:11:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:11:21::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.18:11:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.18:11:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.18:11:21::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.18:11:21::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.18:11:21::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.18:11:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.18:11:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:11:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:11:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:11:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:11:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.18:11:21::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.18:11:22::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:23::SCWMssOS::"includes"

TRACE::2024-02-26.18:11:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:11:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:11:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:11:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:11:26::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:11:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:11:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:11:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:11:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:11:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:11:26::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:11:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:11:26::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:11:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.18:11:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.18:11:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:11:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:11:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:11:27::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:11:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:11:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:11:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:27::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.18:11:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.18:11:28::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.18:11:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:11:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:11:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:11:28::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:11:28::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.18:11:28::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.18:11:29::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:11:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:11:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"includes"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:11:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:11:29::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:11:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:11:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:11:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:11:29::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.18:11:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.18:11:29::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:11:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:11:29::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:11:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.18:11:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.18:11:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:11:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.18:11:30::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.18:11:30::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:11:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.18:11:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.18:11:30::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:11:32::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.18:11:32::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.18:11:32::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:11:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.18:11:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.18:11:37::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:11:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:11:39::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:11:39::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:11:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:11:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:11:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:11:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.18:11:46::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.18:11:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.18:11:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.18:11:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.18:11:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.18:11:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.18:11:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.18:11:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.18:11:46::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.18:11:46::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.18:11:46::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.18:11:47::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.18:11:47::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.18:11:47::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.18:11:47::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.18:11:47::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.18:11:47::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.18:11:47::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.18:11:47::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.18:11:47::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.18:11:47::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.18:11:47::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.18:11:47::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.18:11:47::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.18:11:47::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.18:11:47::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.18:11:47::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.18:11:49::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.18:11:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.18:11:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.18:11:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.18:11:51::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.18:11:51::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.18:11:51::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.18:11:51::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.18:11:51::SCWSystem::dir created 
TRACE::2024-02-26.18:11:51::SCWSystem::Writing the bif 
TRACE::2024-02-26.18:11:51::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.18:11:51::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.18:11:52::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.18:11:52::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:11:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:11:52::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:11:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:11:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:11:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:11:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:11:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:11:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:11:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:52::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"32677e68869ab939e3e66c1a822fa719",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.18:11:52::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.18:11:52::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:11:52::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:11:52::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:11:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:11:52::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:11:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:11:52::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:11:52::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:11:52::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:12:49::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:12:49::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:12:49::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:12:49::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:12:50::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:12:50::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:12:50::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:12:50::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:12:50::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:12:50::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:12:50::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:15::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:14:15::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:14:15::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:14:15::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:14:15::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:15::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:14:15::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:15::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:14:15::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:14:15::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:14:15::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:14:15::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:15::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:14:15::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:15::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:15::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:14:15::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:14:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:14:16::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:16::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:14:16::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:16::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:14:16::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:14:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:14:16::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:16::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:14:16::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:16::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:14:16::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:14:16::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:14:16::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:14:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:14:16::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:14:16::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:14:16::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:04::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:04::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:04::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:04::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:04::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:04::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:04::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:04::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:04::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:04::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:04::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:04::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:04::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:04::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:05::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:05::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:05::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:05::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:05::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:05::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:05::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:05::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:05::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:15:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:15:06::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:15:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:06::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:06::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"32677e68869ab939e3e66c1a822fa719",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"max_priorities":	"5",
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"use_task_notifications":	"false",
							"libOptionNames":	["max_priorities", "software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes", "use_task_notifications"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-26.18:15:06::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:15:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:15:06::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:15:06::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:06::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:06::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:06::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:06::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:06::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:06::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:06::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::In reload Mss file.
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:15:07::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:15:07::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:15:07::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:07::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:07::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:07::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:07::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:07::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:08::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:08::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:08::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:08::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:08::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:09::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:09::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:09::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:09::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:09::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:10::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:10::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:10::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:10::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:10::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:11::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:11::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:11::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:11::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:15:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:15:11::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:15:11::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:11::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:11::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:11::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:11::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:11::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:11::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:15:11::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:11::SCWMssOS::Removing the swdes entry for  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:12::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:12::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:12::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:12::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:15:12::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:15:12::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:15:12::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:15:12::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:15:12::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:15:12::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:12::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:13::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:13::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:15:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:15:13::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:15:13::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.18:15:17::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-26.18:51:34::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-26.18:51:34::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-26.18:51:35::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-26.18:51:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-26.18:51:35::SCWSystem::Not a boot domain 
LOG::2024-02-26.18:51:36::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-26.18:51:36::SCWDomain::Generating domain artifcats
TRACE::2024-02-26.18:51:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-26.18:51:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-26.18:51:36::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:36::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:36::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:36::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:51:36::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:51:36::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-26.18:51:36::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-26.18:51:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-26.18:51:36::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-26.18:51:36::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-26.18:51:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-26.18:51:36::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-26.18:51:36::SCWMssOS::doing bsp build ... 
TRACE::2024-02-26.18:51:36::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-26.18:51:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-26.18:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:51:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:51:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:51:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:51:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.18:51:36::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.18:51:36::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:38::SCWMssOS::"includes"

TRACE::2024-02-26.18:51:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:51:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:51:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:51:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:51:40::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:51:40::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:51:40::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:51:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:51:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:51:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:51:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:51:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:51:40::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:51:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.18:51:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.18:51:40::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:51:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:51:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:51:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:51:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:51:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:51:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:41::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-26.18:51:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-26.18:51:42::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:51:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:51:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-26.18:51:42::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-26.18:51:42::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-26.18:51:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-26.18:51:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"includes"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:51:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:51:42::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:51:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:51:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:51:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:51:42::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-26.18:51:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-26.18:51:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-26.18:51:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-26.18:51:42::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-26.18:51:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.18:51:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.18:51:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-26.18:51:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-26.18:51:43::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-26.18:51:43::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-26.18:51:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-26.18:51:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-26.18:51:43::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-26.18:51:44::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-26.18:51:44::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-26.18:51:44::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-26.18:51:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-26.18:51:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-26.18:51:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-26.18:51:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-26.18:51:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-26.18:51:49::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-26.18:51:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-26.18:51:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-26.18:51:51::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-26.18:51:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-26.18:51:54::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-26.18:51:54::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-26.18:51:54::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-26.18:51:54::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-26.18:51:54::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-26.18:51:54::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-26.18:51:54::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-26.18:51:54::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-26.18:51:54::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-26.18:51:54::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-26.18:51:54::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-26.18:51:54::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-26.18:51:54::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-26.18:51:54::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-26.18:51:54::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-26.18:51:54::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-26.18:51:54::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-26.18:51:54::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-26.18:51:54::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-26.18:51:54::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-26.18:51:54::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-26.18:51:54::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-26.18:51:54::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-26.18:51:54::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-26.18:51:54::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-26.18:51:54::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-26.18:51:54::SCWMssOS::'Finished building libraries'

TRACE::2024-02-26.18:51:55::SCWMssOS::Copying to export directory.
TRACE::2024-02-26.18:51:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-26.18:51:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-26.18:51:58::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-26.18:51:58::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-26.18:51:58::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-26.18:51:58::SCWPlatform::Started preparing the platform 
TRACE::2024-02-26.18:51:58::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-26.18:51:58::SCWSystem::dir created 
TRACE::2024-02-26.18:51:58::SCWSystem::Writing the bif 
TRACE::2024-02-26.18:51:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-26.18:51:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-26.18:51:58::SCWPlatform::Completed generating the platform
TRACE::2024-02-26.18:51:58::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-26.18:51:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-26.18:51:58::SCWMssOS::Commit changes completed.
TRACE::2024-02-26.18:51:58::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:58::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:58::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:58::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:51:58::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:51:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:51:58::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:51:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:51:58::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:58::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:51:58::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:58::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a664ac0a3b444b2e65f3108ab38466e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"max_priorities":	"5",
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"use_task_notifications":	"false",
							"libOptionNames":	["max_priorities", "software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes", "use_task_notifications"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-26.18:51:58::SCWPlatform::updated the xpfm file.
TRACE::2024-02-26.18:51:59::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:59::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:59::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:59::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-26.18:51:59::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-26.18:51:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-26.18:51:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2024-02-26.18:51:59::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2024-02-26.18:51:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-26.18:51:59::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-26.18:51:59::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-26.18:51:59::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:39::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:39::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:39::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:39::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:39::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:39::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-29.12:06:40::SCWPlatform::Opened new HwDB with name nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-02-29.12:06:40::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-02-29.12:06:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:40::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:40::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:40::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-29.12:06:40::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:40::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:40::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:40::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-29.12:06:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-29.12:06:40::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:41::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:41::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:41::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:41::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:41::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:42::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:42::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:42::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:42::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:42::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:44::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:44::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:44::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:44::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-29.12:06:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-29.12:06:44::SCWMssOS::Commit changes completed.
TRACE::2024-02-29.12:06:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-29.12:06:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-29.12:06:44::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:44::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:44::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:44::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:44::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:44::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:44::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:44::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:44::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:44::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:44::SCWReader::No isolation master present  
LOG::2024-02-29.12:06:44::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-02-29.12:06:44::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-29.12:06:45::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-02-29.12:06:45::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-29.12:06:45::SCWSystem::Not a boot domain 
LOG::2024-02-29.12:06:45::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-29.12:06:45::SCWDomain::Generating domain artifcats
TRACE::2024-02-29.12:06:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-29.12:06:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-29.12:06:45::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:45::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:45::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:45::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:06:45::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:06:45::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:06:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:06:45::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:06:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:06:45::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:45::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:06:45::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:45::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-29.12:06:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:06:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-29.12:06:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-29.12:06:46::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2024-02-29.12:06:46::SCWMssOS::doing bsp build ... 
TRACE::2024-02-29.12:06:46::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-29.12:06:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-29.12:06:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-29.12:06:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-29.12:06:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-29.12:06:46::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-29.12:06:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-29.12:06:46::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-29.12:06:46::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:47::SCWMssOS::"includes"

TRACE::2024-02-29.12:06:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-29.12:06:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-29.12:06:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-29.12:06:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-29.12:06:48::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-29.12:06:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-29.12:06:48::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-29.12:06:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-29.12:06:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-29.12:06:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-29.12:06:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-29.12:06:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-29.12:06:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-29.12:06:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-29.12:06:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-29.12:06:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-29.12:06:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-29.12:06:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-29.12:06:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-29.12:06:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-29.12:06:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-29.12:06:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:50::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-29.12:06:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-29.12:06:52::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-02-29.12:06:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-29.12:06:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-29.12:06:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-29.12:06:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-29.12:06:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:54::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-29.12:06:54::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-02-29.12:06:54::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-29.12:06:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-29.12:06:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-02-29.12:06:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:54::SCWMssOS::"includes"

TRACE::2024-02-29.12:06:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-29.12:06:54::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-29.12:06:54::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-29.12:06:54::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-29.12:06:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-29.12:06:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-29.12:06:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-29.12:06:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-29.12:06:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-29.12:06:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-29.12:06:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-29.12:06:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-02-29.12:06:55::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-29.12:06:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-29.12:06:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-02-29.12:06:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-29.12:06:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-29.12:06:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-29.12:06:55::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-29.12:06:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-29.12:06:56::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-02-29.12:06:56::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-29.12:06:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-29.12:06:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-02-29.12:06:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-29.12:06:57::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-29.12:06:57::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-02-29.12:06:57::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-29.12:06:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-29.12:06:57::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-02-29.12:06:57::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-29.12:06:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-29.12:06:57::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-02-29.12:06:57::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-29.12:06:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-29.12:06:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-02-29.12:06:57::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-29.12:06:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-29.12:06:58::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-29.12:06:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-29.12:06:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-29.12:06:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-29.12:06:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-29.12:06:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-29.12:06:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-29.12:06:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-29.12:06:58::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-29.12:06:58::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-29.12:06:58::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-29.12:06:58::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-29.12:06:58::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-29.12:06:58::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-29.12:06:58::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-29.12:06:58::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-29.12:06:58::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-29.12:06:58::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-29.12:06:58::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-29.12:06:58::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-29.12:06:58::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-29.12:06:58::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-29.12:06:58::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-29.12:06:58::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-29.12:06:58::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-29.12:06:58::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-29.12:06:59::SCWMssOS::'Finished building libraries'

TRACE::2024-02-29.12:07:01::SCWMssOS::Copying to export directory.
TRACE::2024-02-29.12:07:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-29.12:07:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-29.12:07:03::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-29.12:07:03::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-02-29.12:07:03::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-02-29.12:07:03::SCWPlatform::Started preparing the platform 
TRACE::2024-02-29.12:07:03::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-02-29.12:07:03::SCWSystem::dir created 
TRACE::2024-02-29.12:07:03::SCWSystem::Writing the bif 
TRACE::2024-02-29.12:07:03::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-29.12:07:04::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-29.12:07:04::SCWPlatform::Completed generating the platform
TRACE::2024-02-29.12:07:04::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:07:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-29.12:07:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-29.12:07:04::SCWMssOS::Commit changes completed.
TRACE::2024-02-29.12:07:04::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:07:04::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:07:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:07:04::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:07:04::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:07:04::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:07:04::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:07:04::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a664ac0a3b444b2e65f3108ab38466e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"max_priorities":	"5",
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"use_task_notifications":	"false",
							"libOptionNames":	["max_priorities", "software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes", "use_task_notifications"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-29.12:07:04::SCWPlatform::updated the xpfm file.
TRACE::2024-02-29.12:07:04::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-02-29.12:07:04::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-02-29.12:07:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-02-29.12:07:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-02-29.12:07:04::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-02-29.12:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-29.12:07:04::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-29.12:07:04::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-29.12:07:04::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:23::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:23::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:23::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:23::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:23::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-10.15:10:23::SCWPlatform::Opened new HwDB with name nexysa7fpga
TRACE::2024-03-10.15:10:23::SCWReader::Active system found as  PID_Controller_Platform
TRACE::2024-03-10.15:10:23::SCWReader::Handling sysconfig PID_Controller_Platform
TRACE::2024-03-10.15:10:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:24::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:24::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:24::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-10.15:10:24::SCWMssOS::No sw design opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:24::SCWMssOS::mss exists loading the mss file  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:24::SCWMssOS::Opened the sw design from mss  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:24::SCWMssOS::Adding the swdes entry D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-03-10.15:10:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-10.15:10:25::SCWMssOS::Opened the sw design.  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:25::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:25::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:25::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:25::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:25::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:25::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:25::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:25::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:25::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:25::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:25::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:26::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:26::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:26::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:26::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:27::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:27::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:27::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:27::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:27::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.15:10:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.15:10:28::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.15:10:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-10.15:10:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-10.15:10:28::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:28::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:28::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:28::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:28::SCWReader::No isolation master present  
LOG::2024-03-10.15:10:28::SCWPlatform::Started generating the artifacts platform PID_Controller_Platform
TRACE::2024-03-10.15:10:28::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-10.15:10:30::SCWPlatform::Started generating the artifacts for system configuration PID_Controller_Platform
LOG::2024-03-10.15:10:30::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-03-10.15:10:30::SCWSystem::Not a boot domain 
LOG::2024-03-10.15:10:30::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-03-10.15:10:30::SCWDomain::Generating domain artifcats
TRACE::2024-03-10.15:10:30::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-10.15:10:30::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-10.15:10:30::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:30::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:30::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:30::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:30::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:30::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:30::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:30::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:30::SCWMssOS::Completed writing the mss file at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-03-10.15:10:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-10.15:10:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-10.15:10:30::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2024-03-10.15:10:30::SCWMssOS::doing bsp build ... 
TRACE::2024-03-10.15:10:30::SCWMssOS::System Command Ran  D: & cd  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-03-10.15:10:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-10.15:10:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-10.15:10:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-10.15:10:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-10.15:10:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-03-10.15:10:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-03-10.15:10:31::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-03-10.15:10:31::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:31::SCWMssOS::"includes"

TRACE::2024-03-10.15:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-10.15:10:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-10.15:10:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-10.15:10:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-10.15:10:32::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-10.15:10:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-10.15:10:32::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-10.15:10:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-10.15:10:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-10.15:10:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-10.15:10:33::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-10.15:10:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-10.15:10:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-10.15:10:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-10.15:10:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-10.15:10:33::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-10.15:10:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-10.15:10:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-10.15:10:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-10.15:10:33::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-10.15:10:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-10.15:10:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:33::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-10.15:10:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-10.15:10:36::SCWMssOS::make -j 2 --no-print-directory par_libs

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-10.15:10:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-10.15:10:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-03-10.15:10:36::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2024-03-10.15:10:36::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-10.15:10:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-10.15:10:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"includes"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-10.15:10:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-10.15:10:36::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-10.15:10:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-10.15:10:36::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-10.15:10:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-10.15:10:36::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-10.15:10:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-10.15:10:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-10.15:10:36::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-10.15:10:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-10.15:10:37::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-10.15:10:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-10.15:10:37::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-03-10.15:10:37::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2024-03-10.15:10:37::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-10.15:10:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-10.15:10:37::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-10.15:10:37::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-10.15:10:37::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-10.15:10:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-10.15:10:37::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-10.15:10:37::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-10.15:10:37::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-10.15:10:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-10.15:10:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-10.15:10:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-10.15:10:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-10.15:10:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-10.15:10:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-10.15:10:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-10.15:10:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-10.15:10:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-10.15:10:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-10.15:10:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-10.15:10:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-10.15:10:38::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-03-10.15:10:38::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-03-10.15:10:38::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-03-10.15:10:38::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-03-10.15:10:38::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-03-10.15:10:38::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-03-10.15:10:38::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-03-10.15:10:38::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-03-10.15:10:38::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-03-10.15:10:38::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-03-10.15:10:38::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-03-10.15:10:38::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-03-10.15:10:38::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-03-10.15:10:38::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-03-10.15:10:38::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-03-10.15:10:38::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-03-10.15:10:38::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-03-10.15:10:38::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-10.15:10:38::SCWMssOS::'Finished building libraries'

TRACE::2024-03-10.15:10:40::SCWMssOS::Copying to export directory.
TRACE::2024-03-10.15:10:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-10.15:10:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-10.15:10:42::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-03-10.15:10:42::SCWSystem::Completed Processing the sysconfig PID_Controller_Platform
LOG::2024-03-10.15:10:42::SCWPlatform::Completed generating the artifacts for system configuration PID_Controller_Platform
TRACE::2024-03-10.15:10:42::SCWPlatform::Started preparing the platform 
TRACE::2024-03-10.15:10:42::SCWSystem::Writing the bif file for system config PID_Controller_Platform
TRACE::2024-03-10.15:10:42::SCWSystem::dir created 
TRACE::2024-03-10.15:10:42::SCWSystem::Writing the bif 
TRACE::2024-03-10.15:10:42::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-10.15:10:42::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-10.15:10:42::SCWPlatform::Completed generating the platform
TRACE::2024-03-10.15:10:43::SCWMssOS::Saving the mss changes D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-10.15:10:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-10.15:10:43::SCWMssOS::Commit changes completed.
TRACE::2024-03-10.15:10:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:43::SCWWriter::formatted JSON is {
	"platformName":	"PID_Controller_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PID_Controller_Platform",
	"platHandOff":	"D:/ECE544/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PID_Controller_Platform",
	"systems":	[{
			"systemName":	"PID_Controller_Platform",
			"systemDesc":	"PID_Controller_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PID_Controller_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"a664ac0a3b444b2e65f3108ab38466e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"max_priorities":	"5",
							"software_timers":	"false",
							"total_heap_size":	"8192",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"use_task_notifications":	"false",
							"libOptionNames":	["max_priorities", "software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes", "use_task_notifications"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-10.15:10:43::SCWPlatform::updated the xpfm file.
TRACE::2024-03-10.15:10:43::SCWPlatform::Trying to open the hw design at D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA given D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA absoulate path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform::DSA directory D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw
TRACE::2024-03-10.15:10:43::SCWPlatform:: Platform Path D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-10.15:10:43::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-10.15:10:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-10.15:10:43::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-10.15:10:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-10.15:10:43::SCWMssOS::Checking the sw design at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-03-10.15:10:43::SCWMssOS::DEBUG:  swdes dump  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-03-10.15:10:43::SCWMssOS::Sw design exists and opened at  D:/ECE544/PID_CONTROL_PROJ1/PID_Controller_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
