<stg><name>sha256_final</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="19" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %ctx_addr = getelementptr i64 %ctx, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="4">
<![CDATA[
:3 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="4">
<![CDATA[
:3 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:4 %i = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln128 = icmp_ult  i32 %i, i32 56

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %i_1 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
:7 %idxprom = zext i32 %i

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
:8 %empty = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="3">
<![CDATA[
:9 %ctx_load_cast_cast16 = zext i3 %empty

]]></Node>
<StgValue><ssdm name="ctx_load_cast_cast16"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %empty_31 = shl i8 1, i8 %ctx_load_cast_cast16

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:11 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:12 %p_cast17 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %empty_32 = shl i64 128, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:15 %p_cast18 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %ctx_addr_1 = getelementptr i64 %ctx, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="ctx_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:17 %store_ln125 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_1, i64 %empty_32, i8 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln128 = br i1 %icmp_ln128, void %.lr.ph30, void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph30:0 %zext_ln135 = zext i32 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph30:1 %br_ln135 = br void

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln130 = icmp_ult  i32 %i_1, i32 56

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln130 = br i1 %icmp_ln130, void %._crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i64 %zext_ln135, void %.lr.ph30, i64 %add_ln136, void %.split7

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_128 = phi i32 %i_1, void %.lr.ph30, i32 %i_3, void %.split7

]]></Node>
<StgValue><ssdm name="i_128"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %i_128, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:4 %icmp_ln135 = icmp_eq  i26 %tmp, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln135 = br i1 %icmp_ln135, void %._crit_edge31.loopexit, void %.split7

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:1 %i_3 = add i32 %i_128, i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64">
<![CDATA[
.split7:2 %trunc_ln136 = trunc i64 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="3">
<![CDATA[
.split7:3 %zext_ln136 = zext i3 %trunc_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split7:4 %shl_ln136 = shl i8 1, i8 %zext_ln136

]]></Node>
<StgValue><ssdm name="shl_ln136"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:5 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %i_2, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
.split7:6 %zext_ln136_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:7 %ctx_addr_2 = getelementptr i64 %ctx, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="ctx_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8">
<![CDATA[
.split7:8 %store_ln136 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_2, i64 0, i8 %shl_ln136

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:9 %add_ln136 = add i64 %i_2, i64 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.split7:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge31.loopexit:0 %call_ln137 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge31.loopexit:0 %call_ln137 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge31.loopexit:1 %br_ln138 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_33 = phi i6 0, void %._crit_edge31.loopexit, i6 %empty_34, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:1 %empty_34 = add i6 %empty_33, i6 1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:3 %exitcond456 = icmp_eq  i6 %empty_33, i6 56

]]></Node>
<StgValue><ssdm name="exitcond456"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond456, void %memset.loop.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="6">
<![CDATA[
memset.loop.split:0 %empty_36 = trunc i6 %empty_33

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
memset.loop.split:1 %p_cast14_cast = zext i3 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.split:2 %empty_37 = shl i8 1, i8 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:3 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_33, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
memset.loop.split:4 %p_cast20 = zext i3 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %ctx_addr_4 = getelementptr i64 %ctx, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="ctx_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop.split:6 %store_ln0 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_4, i64 0, i8 %empty_37

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:7 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0 %ctx_load_1 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4 %ctx_addr_5 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %ctx_load_2 = load i4 %ctx_addr_5

]]></Node>
<StgValue><ssdm name="ctx_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:0 %indvars_iv42_in = phi i64 %i_4, void %.split4, i64 %idxprom, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv42_in"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:1 %i_026 = phi i32 %i_5, void %.split4, i32 %i_1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_026"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln130_1 = icmp_eq  i32 %i_026, i32 56

]]></Node>
<StgValue><ssdm name="icmp_ln130_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:4 %br_ln130 = br i1 %icmp_ln130_1, void %.split4, void %._crit_edge.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="64">
<![CDATA[
.split4:0 %trunc_ln131 = trunc i64 %indvars_iv42_in

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="64">
<![CDATA[
.split4:1 %trunc_ln131_1 = trunc i64 %indvars_iv42_in

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:2 %i_4 = add i64 %indvars_iv42_in, i64 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:3 %add_ln130 = add i7 %trunc_ln131_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:4 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %i_5 = add i32 %i_026, i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:6 %add_ln131_1 = add i3 %trunc_ln131, i3 1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="3">
<![CDATA[
.split4:7 %zext_ln131 = zext i3 %add_ln131_1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:8 %shl_ln131 = shl i8 1, i8 %zext_ln131

]]></Node>
<StgValue><ssdm name="shl_ln131"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:9 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln130, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
.split4:10 %zext_ln131_1 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %ctx_addr_3 = getelementptr i64 %ctx, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="ctx_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8">
<![CDATA[
.split4:12 %store_ln131 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_3, i64 0, i8 %shl_ln131

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.split4:13 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit4:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0 %ctx_load_1 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_1"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="64">
<![CDATA[
._crit_edge:1 %trunc_ln142 = trunc i64 %ctx_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
._crit_edge:2 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln142, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:3 %zext_ln142 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %ctx_load_2 = load i4 %ctx_addr_5

]]></Node>
<StgValue><ssdm name="ctx_load_2"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:6 %trunc_ln142_1 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="64">
<![CDATA[
._crit_edge:7 %trunc_ln142_4 = trunc i64 %ctx_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln142_4"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge:8 %trunc_ln142_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln142_4, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln142_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="64">
<![CDATA[
._crit_edge:9 %trunc_ln142_6 = trunc i64 %ctx_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln142_6"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
._crit_edge:10 %trunc_ln142_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln142_6, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln142_3"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
._crit_edge:11 %trunc_ln142_7 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_7"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="64">
<![CDATA[
._crit_edge:12 %trunc_ln142_8 = trunc i64 %ctx_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln142_8"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
._crit_edge:13 %trunc_ln142_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %trunc_ln142_8, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln142_5"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="64">
<![CDATA[
._crit_edge:14 %trunc_ln142_9 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_9"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:15 %trunc_ln142_10 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_10"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="32">
<![CDATA[
._crit_edge:16 %zext_ln142_1 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="64">
<![CDATA[
._crit_edge:17 %trunc_ln142_11 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_11"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge:18 %zext_ln142_2 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="64">
<![CDATA[
._crit_edge:19 %trunc_ln142_12 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_12"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="56" op_0_bw="32">
<![CDATA[
._crit_edge:20 %zext_ln142_3 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="56" op_0_bw="64">
<![CDATA[
._crit_edge:21 %trunc_ln142_13 = trunc i64 %ctx_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln142_13"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22 %add_ln142 = add i64 %ctx_load_2, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge:23 %add_ln142_1 = add i56 %trunc_ln142_13, i56 %zext_ln142_3

]]></Node>
<StgValue><ssdm name="add_ln142_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge:24 %add_ln142_2 = add i48 %trunc_ln142_12, i48 %zext_ln142_2

]]></Node>
<StgValue><ssdm name="add_ln142_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:25 %add_ln142_3 = add i40 %trunc_ln142_11, i40 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="add_ln142_3"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:26 %add_ln142_4 = add i32 %trunc_ln142_10, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln142_4"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge:27 %add_ln142_5 = add i24 %trunc_ln142_9, i24 %trunc_ln142_5

]]></Node>
<StgValue><ssdm name="add_ln142_5"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:28 %add_ln142_6 = add i16 %trunc_ln142_7, i16 %trunc_ln142_3

]]></Node>
<StgValue><ssdm name="add_ln142_6"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge:29 %store_ln142 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_5, i64 %add_ln142, i8 255

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:30 %add_ln143 = add i8 %trunc_ln142_2, i8 %trunc_ln142_1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31 %ctx_addr_6 = getelementptr i64 %ctx, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_addr_6"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:32 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln142_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:33 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln142_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:34 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %add_ln142_3, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:35 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %add_ln142_2, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %add_ln142_1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:37 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %add_ln142, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:38 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln142_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
._crit_edge:39 %or_ln150_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %add_ln143, i8 %trunc_ln2, i8 %tmp_2, i8 %trunc_ln3, i8 %tmp_9, i8 %tmp_s, i8 %tmp_5, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="or_ln150_5"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:40 %store_ln150 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_6, i64 %or_ln150_5, i8 255

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge:41 %call_ln153 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge:41 %call_ln153 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:42 %ctx_addr_7 = getelementptr i64 %ctx, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_addr_7"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:43 %ctx_load_3 = load i4 %ctx_addr_7

]]></Node>
<StgValue><ssdm name="ctx_load_3"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:46 %ctx_addr_8 = getelementptr i64 %ctx, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:47 %ctx_load_4 = load i4 %ctx_addr_8

]]></Node>
<StgValue><ssdm name="ctx_load_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:43 %ctx_load_3 = load i4 %ctx_addr_7

]]></Node>
<StgValue><ssdm name="ctx_load_3"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:44 %empty_38 = trunc i64 %ctx_load_3

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:45 %p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_3, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:47 %ctx_load_4 = load i4 %ctx_addr_8

]]></Node>
<StgValue><ssdm name="ctx_load_4"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:48 %empty_39 = trunc i64 %ctx_load_4

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:49 %p_cast2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:50 %ctx_addr_9 = getelementptr i64 %ctx, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_addr_9"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:51 %ctx_load_5 = load i4 %ctx_addr_9

]]></Node>
<StgValue><ssdm name="ctx_load_5"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:54 %ctx_addr_10 = getelementptr i64 %ctx, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_addr_10"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:55 %ctx_load_6 = load i4 %ctx_addr_10

]]></Node>
<StgValue><ssdm name="ctx_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:51 %ctx_load_5 = load i4 %ctx_addr_9

]]></Node>
<StgValue><ssdm name="ctx_load_5"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:52 %empty_40 = trunc i64 %ctx_load_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:53 %p_cast3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:55 %ctx_load_6 = load i4 %ctx_addr_10

]]></Node>
<StgValue><ssdm name="ctx_load_6"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:56 %empty_41 = trunc i64 %ctx_load_6

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:57 %p_cast4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:58 %br_ln158 = br void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i3 %add_ln158, void %.split, i3 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln158 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln158 = icmp_eq  i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln158 = br i1 %icmp_ln158, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="3">
<![CDATA[
.split:3 %trunc_ln159 = trunc i3 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:4 %shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln159, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:5 %sub_ln159 = sub i5 24, i5 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln159"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
.split:6 %zext_ln159 = zext i5 %sub_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:11 %lshr_ln160 = lshr i32 %p_cast, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln160"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
.split:12 %trunc_ln160 = trunc i32 %lshr_ln160

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:13 %xor_ln160 = xor i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="3">
<![CDATA[
.split:14 %zext_ln160 = zext i3 %xor_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %hash_addr_1 = getelementptr i8 %hash, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:16 %store_ln160 = store i8 %trunc_ln160, i5 %hash_addr_1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %lshr_ln161 = lshr i32 %empty_39, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln161"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32">
<![CDATA[
.split:18 %trunc_ln161 = trunc i32 %lshr_ln161

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.split:19 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_6

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="4">
<![CDATA[
.split:20 %zext_ln161 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %hash_addr_2 = getelementptr i8 %hash, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="hash_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:22 %store_ln161 = store i8 %trunc_ln161, i5 %hash_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %i_6_cast19 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast19"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %lshr_ln159 = lshr i32 %empty_38, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln159"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32">
<![CDATA[
.split:8 %trunc_ln159_1 = trunc i32 %lshr_ln159

]]></Node>
<StgValue><ssdm name="trunc_ln159_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %hash_addr = getelementptr i8 %hash, i64 0, i64 %i_6_cast19

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:10 %store_ln159 = store i8 %trunc_ln159_1, i5 %hash_addr

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:23 %lshr_ln162 = lshr i32 %p_cast2, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln162"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32">
<![CDATA[
.split:24 %trunc_ln162 = trunc i32 %lshr_ln162

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="3">
<![CDATA[
.split:25 %sext_ln162 = sext i3 %xor_ln160

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="4">
<![CDATA[
.split:26 %zext_ln162 = zext i4 %sext_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %hash_addr_3 = getelementptr i8 %hash, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="hash_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:28 %store_ln162 = store i8 %trunc_ln162, i5 %hash_addr_3

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="3">
<![CDATA[
.split:1 %i_6_cast13 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast13"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:29 %lshr_ln163 = lshr i32 %empty_40, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln163"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
.split:30 %trunc_ln163 = trunc i32 %lshr_ln163

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:31 %or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_6

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="5">
<![CDATA[
.split:32 %zext_ln163 = zext i5 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %hash_addr_4 = getelementptr i8 %hash, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="hash_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:34 %store_ln163 = store i8 %trunc_ln163, i5 %hash_addr_4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:35 %lshr_ln164 = lshr i32 %p_cast3, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln164"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32">
<![CDATA[
.split:36 %trunc_ln164 = trunc i32 %lshr_ln164

]]></Node>
<StgValue><ssdm name="trunc_ln164"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:37 %add_ln164 = add i5 %i_6_cast13, i5 20

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="5">
<![CDATA[
.split:38 %zext_ln164 = zext i5 %add_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %hash_addr_5 = getelementptr i8 %hash, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="hash_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:40 %store_ln164 = store i8 %trunc_ln164, i5 %hash_addr_5

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:41 %lshr_ln165 = lshr i32 %empty_41, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln165"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
.split:42 %trunc_ln165 = trunc i32 %lshr_ln165

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="4">
<![CDATA[
.split:43 %sext_ln165 = sext i4 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="5">
<![CDATA[
.split:44 %zext_ln165 = zext i5 %sext_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %hash_addr_6 = getelementptr i8 %hash, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="hash_addr_6"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:46 %store_ln165 = store i8 %trunc_ln165, i5 %hash_addr_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:47 %lshr_ln166 = lshr i32 %p_cast4, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="lshr_ln166"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32">
<![CDATA[
.split:48 %trunc_ln166 = trunc i32 %lshr_ln166

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="3">
<![CDATA[
.split:49 %sext_ln166 = sext i3 %xor_ln160

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
.split:50 %zext_ln166 = zext i5 %sext_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %hash_addr_7 = getelementptr i8 %hash, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="hash_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split:52 %store_ln166 = store i8 %trunc_ln166, i5 %hash_addr_7

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.split:53 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
:0 %ret_ln169 = ret

]]></Node>
<StgValue><ssdm name="ret_ln169"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
