Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/duncan/Data/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_QCS_AXI_func_impl xil_defaultlib.tb_QCS_AXI xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'S_AXI_AWPROT' is not connected on this instance [/home/duncan/QCS/QCS.srcs/sim_1/new/tb_QCS_AXI.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.QCS_AXI_v1_0_S00_AXI_default
Compiling module xil_defaultlib.tb_QCS_AXI
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QCS_AXI_func_impl
