module ALU (Ain, Bin, ALUop, out);
    input [7:0] Ain, Bin;
    input [1:0] ALUop;
    output [7:0] out;
    reg [7:0] out;

    always @(*) begin
        case(ALUop)
            2'b00: out = Ain + Bin;
            2'b01: out = Ain - Bin;
            2'b10: out = Ain & Bin;
            2'b11: out = ~Bin;
            default: out = 8'b0;
        endcase
    end
endmodule
