
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a04  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b70  08007bb4  08007bb4  00008bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009724  08009724  0000b088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009724  08009724  0000a724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800972c  0800972c  0000b088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800972c  0800972c  0000a72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009730  08009730  0000a730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08009734  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b088  2**0
                  CONTENTS
 10 .bss          00025da0  20000088  20000088  0000b088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025e28  20025e28  0000b088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001321c  00000000  00000000  0000b0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000301d  00000000  00000000  0001e2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001350  00000000  00000000  000212f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000efd  00000000  00000000  00022648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000267f9  00000000  00000000  00023545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000175fc  00000000  00000000  00049d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e11be  00000000  00000000  0006133a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001424f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b5c  00000000  00000000  0014253c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a3  00000000  00000000  00148098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007b9c 	.word	0x08007b9c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	08007b9c 	.word	0x08007b9c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80005d0:	f006 fbd8 	bl	8006d84 <initialise_monitor_handles>
    LTCD__Init();
 80005d4:	f000 fe9c 	bl	8001310 <LTCD__Init>
    LTCD_Layer_Init(0);
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fe59 	bl	8001290 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 80005de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005e2:	2000      	movs	r0, #0
 80005e4:	f000 ff64 	bl	80014b0 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005e8:	f001 f83a 	bl	8001660 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005ec:	4b02      	ldr	r3, [pc, #8]	@ (80005f8 <ApplicationInit+0x2c>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	200000a4 	.word	0x200000a4

080005fc <ApplicationFirstScreen>:
void ApplicationFirstScreen(){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	firstScreen();
 8000600:	f000 f858 	bl	80006b4 <firstScreen>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <ApplicationEndScreen>:

void ApplicationEndScreen(char winner)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
    endScreen(winner);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	4618      	mov	r0, r3
 8000616:	f000 f8d5 	bl	80007c4 <endScreen>
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <LCD_Touch_Polling_Demo>:
// 	visualDemo();
// }

#if COMPILE_TOUCH_FUNCTIONS == 1
void LCD_Touch_Polling_Demo(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 
    ApplicationFirstScreen();
 800062a:	f7ff ffe7 	bl	80005fc <ApplicationFirstScreen>

    while (1)
    {

        if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed)
 800062e:	4820      	ldr	r0, [pc, #128]	@ (80006b0 <LCD_Touch_Polling_Demo+0x8c>)
 8000630:	f001 f821 	bl	8001676 <returnTouchStateAndLocation>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d136      	bne.n	80006a8 <LCD_Touch_Polling_Demo+0x84>
        {
            char winner = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	71fb      	strb	r3, [r7, #7]

      
            if (StaticTouchData.x <= 120)
 800063e:	4b1c      	ldr	r3, [pc, #112]	@ (80006b0 <LCD_Touch_Polling_Demo+0x8c>)
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	2b78      	cmp	r3, #120	@ 0x78
 8000644:	d813      	bhi.n	800066e <LCD_Touch_Polling_Demo+0x4a>
            {
            
                PlayOnePlayer();
 8000646:	f000 fbf7 	bl	8000e38 <PlayOnePlayer>
                
                if      (checkWin('X')) winner = 'X';
 800064a:	2058      	movs	r0, #88	@ 0x58
 800064c:	f000 fb6e 	bl	8000d2c <checkWin>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d002      	beq.n	800065c <LCD_Touch_Polling_Demo+0x38>
 8000656:	2358      	movs	r3, #88	@ 0x58
 8000658:	71fb      	strb	r3, [r7, #7]
 800065a:	e01b      	b.n	8000694 <LCD_Touch_Polling_Demo+0x70>
                else if (checkWin('O')) winner = 'O';
 800065c:	204f      	movs	r0, #79	@ 0x4f
 800065e:	f000 fb65 	bl	8000d2c <checkWin>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d015      	beq.n	8000694 <LCD_Touch_Polling_Demo+0x70>
 8000668:	234f      	movs	r3, #79	@ 0x4f
 800066a:	71fb      	strb	r3, [r7, #7]
 800066c:	e012      	b.n	8000694 <LCD_Touch_Polling_Demo+0x70>
            }
            else
            {
          
                PlayTwoPlayer();
 800066e:	f000 fcc3 	bl	8000ff8 <PlayTwoPlayer>
                if      (checkWin('X')) winner = 'X';
 8000672:	2058      	movs	r0, #88	@ 0x58
 8000674:	f000 fb5a 	bl	8000d2c <checkWin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d002      	beq.n	8000684 <LCD_Touch_Polling_Demo+0x60>
 800067e:	2358      	movs	r3, #88	@ 0x58
 8000680:	71fb      	strb	r3, [r7, #7]
 8000682:	e007      	b.n	8000694 <LCD_Touch_Polling_Demo+0x70>
                else if (checkWin('O')) winner = 'O';
 8000684:	204f      	movs	r0, #79	@ 0x4f
 8000686:	f000 fb51 	bl	8000d2c <checkWin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <LCD_Touch_Polling_Demo+0x70>
 8000690:	234f      	movs	r3, #79	@ 0x4f
 8000692:	71fb      	strb	r3, [r7, #7]
            }

     
            ApplicationEndScreen(winner);
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ffb6 	bl	8000608 <ApplicationEndScreen>

         
            HAL_Delay(10000);
 800069c:	f242 7010 	movw	r0, #10000	@ 0x2710
 80006a0:	f002 fdc2 	bl	8003228 <HAL_Delay>


            ApplicationFirstScreen();
 80006a4:	f7ff ffaa 	bl	80005fc <ApplicationFirstScreen>
        }

        HAL_Delay(50);
 80006a8:	2032      	movs	r0, #50	@ 0x32
 80006aa:	f002 fdbd 	bl	8003228 <HAL_Delay>
        if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed)
 80006ae:	e7be      	b.n	800062e <LCD_Touch_Polling_Demo+0xa>
 80006b0:	200000a4 	.word	0x200000a4

080006b4 <firstScreen>:





void firstScreen(void) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	touchData.orientation = STMPE811_Orientation_Portrait_2;
 80006b8:	4b40      	ldr	r3, [pc, #256]	@ (80007bc <firstScreen+0x108>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	719a      	strb	r2, [r3, #6]
    LCD_Clear(0,LCD_COLOR_BLUE);
 80006be:	211f      	movs	r1, #31
 80006c0:	2000      	movs	r0, #0
 80006c2:	f000 fef5 	bl	80014b0 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80006c6:	2000      	movs	r0, #0
 80006c8:	f000 ff14 	bl	80014f4 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80006cc:	483c      	ldr	r0, [pc, #240]	@ (80007c0 <firstScreen+0x10c>)
 80006ce:	f000 ff21 	bl	8001514 <LCD_SetFont>
	LCD_DisplayChar(60,140,'C');
 80006d2:	2243      	movs	r2, #67	@ 0x43
 80006d4:	218c      	movs	r1, #140	@ 0x8c
 80006d6:	203c      	movs	r0, #60	@ 0x3c
 80006d8:	f000 ff9a 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(75,140,'o');
 80006dc:	226f      	movs	r2, #111	@ 0x6f
 80006de:	218c      	movs	r1, #140	@ 0x8c
 80006e0:	204b      	movs	r0, #75	@ 0x4b
 80006e2:	f000 ff95 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(90,140,'n');
 80006e6:	226e      	movs	r2, #110	@ 0x6e
 80006e8:	218c      	movs	r1, #140	@ 0x8c
 80006ea:	205a      	movs	r0, #90	@ 0x5a
 80006ec:	f000 ff90 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(105,140,'n');
 80006f0:	226e      	movs	r2, #110	@ 0x6e
 80006f2:	218c      	movs	r1, #140	@ 0x8c
 80006f4:	2069      	movs	r0, #105	@ 0x69
 80006f6:	f000 ff8b 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(120,140,'e');
 80006fa:	2265      	movs	r2, #101	@ 0x65
 80006fc:	218c      	movs	r1, #140	@ 0x8c
 80006fe:	2078      	movs	r0, #120	@ 0x78
 8000700:	f000 ff86 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(135,140,'c');
 8000704:	2263      	movs	r2, #99	@ 0x63
 8000706:	218c      	movs	r1, #140	@ 0x8c
 8000708:	2087      	movs	r0, #135	@ 0x87
 800070a:	f000 ff81 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(150,140,'t');
 800070e:	2274      	movs	r2, #116	@ 0x74
 8000710:	218c      	movs	r1, #140	@ 0x8c
 8000712:	2096      	movs	r0, #150	@ 0x96
 8000714:	f000 ff7c 	bl	8001610 <LCD_DisplayChar>
	LCD_DisplayChar(180,140,'4');
 8000718:	2234      	movs	r2, #52	@ 0x34
 800071a:	218c      	movs	r1, #140	@ 0x8c
 800071c:	20b4      	movs	r0, #180	@ 0xb4
 800071e:	f000 ff77 	bl	8001610 <LCD_DisplayChar>

    LCD_DisplayChar(10,190,'1');
 8000722:	2231      	movs	r2, #49	@ 0x31
 8000724:	21be      	movs	r1, #190	@ 0xbe
 8000726:	200a      	movs	r0, #10
 8000728:	f000 ff72 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(20,190,'P');
 800072c:	2250      	movs	r2, #80	@ 0x50
 800072e:	21be      	movs	r1, #190	@ 0xbe
 8000730:	2014      	movs	r0, #20
 8000732:	f000 ff6d 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(30,190,'L');
 8000736:	224c      	movs	r2, #76	@ 0x4c
 8000738:	21be      	movs	r1, #190	@ 0xbe
 800073a:	201e      	movs	r0, #30
 800073c:	f000 ff68 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(40,190,'A');
 8000740:	2241      	movs	r2, #65	@ 0x41
 8000742:	21be      	movs	r1, #190	@ 0xbe
 8000744:	2028      	movs	r0, #40	@ 0x28
 8000746:	f000 ff63 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(55,190,'Y');
 800074a:	2259      	movs	r2, #89	@ 0x59
 800074c:	21be      	movs	r1, #190	@ 0xbe
 800074e:	2037      	movs	r0, #55	@ 0x37
 8000750:	f000 ff5e 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(70,190,'E');
 8000754:	2245      	movs	r2, #69	@ 0x45
 8000756:	21be      	movs	r1, #190	@ 0xbe
 8000758:	2046      	movs	r0, #70	@ 0x46
 800075a:	f000 ff59 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(85,190,'R');
 800075e:	2252      	movs	r2, #82	@ 0x52
 8000760:	21be      	movs	r1, #190	@ 0xbe
 8000762:	2055      	movs	r0, #85	@ 0x55
 8000764:	f000 ff54 	bl	8001610 <LCD_DisplayChar>
    

    LCD_DisplayChar(115,190,'2');
 8000768:	2232      	movs	r2, #50	@ 0x32
 800076a:	21be      	movs	r1, #190	@ 0xbe
 800076c:	2073      	movs	r0, #115	@ 0x73
 800076e:	f000 ff4f 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(135,190,'P');
 8000772:	2250      	movs	r2, #80	@ 0x50
 8000774:	21be      	movs	r1, #190	@ 0xbe
 8000776:	2087      	movs	r0, #135	@ 0x87
 8000778:	f000 ff4a 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(145,190,'L');
 800077c:	224c      	movs	r2, #76	@ 0x4c
 800077e:	21be      	movs	r1, #190	@ 0xbe
 8000780:	2091      	movs	r0, #145	@ 0x91
 8000782:	f000 ff45 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(155,190,'A');
 8000786:	2241      	movs	r2, #65	@ 0x41
 8000788:	21be      	movs	r1, #190	@ 0xbe
 800078a:	209b      	movs	r0, #155	@ 0x9b
 800078c:	f000 ff40 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(170,190,'Y');
 8000790:	2259      	movs	r2, #89	@ 0x59
 8000792:	21be      	movs	r1, #190	@ 0xbe
 8000794:	20aa      	movs	r0, #170	@ 0xaa
 8000796:	f000 ff3b 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(185,190,'E');
 800079a:	2245      	movs	r2, #69	@ 0x45
 800079c:	21be      	movs	r1, #190	@ 0xbe
 800079e:	20b9      	movs	r0, #185	@ 0xb9
 80007a0:	f000 ff36 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(200,190,'R');
 80007a4:	2252      	movs	r2, #82	@ 0x52
 80007a6:	21be      	movs	r1, #190	@ 0xbe
 80007a8:	20c8      	movs	r0, #200	@ 0xc8
 80007aa:	f000 ff31 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(215,190,'S');
 80007ae:	2253      	movs	r2, #83	@ 0x53
 80007b0:	21be      	movs	r1, #190	@ 0xbe
 80007b2:	20d7      	movs	r0, #215	@ 0xd7
 80007b4:	f000 ff2c 	bl	8001610 <LCD_DisplayChar>
    
}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	200000e4 	.word	0x200000e4
 80007c0:	20000004 	.word	0x20000004

080007c4 <endScreen>:

void endScreen(char winner) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b0a2      	sub	sp, #136	@ 0x88
 80007c8:	af02      	add	r7, sp, #8
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
    touchData.orientation = STMPE811_Orientation_Portrait_2;
 80007ce:	4b9b      	ldr	r3, [pc, #620]	@ (8000a3c <endScreen+0x278>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	719a      	strb	r2, [r3, #6]

    while (1) {
  
        LCD_Clear(0, LCD_COLOR_BLUE);
 80007d4:	211f      	movs	r1, #31
 80007d6:	2000      	movs	r0, #0
 80007d8:	f000 fe6a 	bl	80014b0 <LCD_Clear>

     
        LCD_SetTextColor(LCD_COLOR_BLACK);
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 fe89 	bl	80014f4 <LCD_SetTextColor>
        LCD_SetFont(&Font16x24);
 80007e2:	4897      	ldr	r0, [pc, #604]	@ (8000a40 <endScreen+0x27c>)
 80007e4:	f000 fe96 	bl	8001514 <LCD_SetFont>
        {
            const char *title = "GAME OVER";
 80007e8:	4b96      	ldr	r3, [pc, #600]	@ (8000a44 <endScreen+0x280>)
 80007ea:	66bb      	str	r3, [r7, #104]	@ 0x68
            uint16_t w  = Font16x24.Width + 2;
 80007ec:	4b94      	ldr	r3, [pc, #592]	@ (8000a40 <endScreen+0x27c>)
 80007ee:	889b      	ldrh	r3, [r3, #4]
 80007f0:	3302      	adds	r3, #2
 80007f2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
            uint16_t x0 = (LCD_PIXEL_WIDTH - strlen(title)*w) / 2;
 80007f6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80007f8:	f7ff fcfa 	bl	80001f0 <strlen>
 80007fc:	4602      	mov	r2, r0
 80007fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8000802:	fb02 f303 	mul.w	r3, r2, r3
 8000806:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800080a:	085b      	lsrs	r3, r3, #1
 800080c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
            uint16_t y0 = 60;
 8000810:	233c      	movs	r3, #60	@ 0x3c
 8000812:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
            for (int i = 0; i < (int)strlen(title); ++i) {
 8000816:	2300      	movs	r3, #0
 8000818:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800081a:	e016      	b.n	800084a <endScreen+0x86>
                LCD_DisplayChar(x0 + i*w, y0, title[i]);
 800081c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800081e:	b29b      	uxth	r3, r3
 8000820:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8000824:	fb12 f303 	smulbb	r3, r2, r3
 8000828:	b29a      	uxth	r2, r3
 800082a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800082e:	4413      	add	r3, r2
 8000830:	b298      	uxth	r0, r3
 8000832:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000834:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000836:	4413      	add	r3, r2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800083e:	4619      	mov	r1, r3
 8000840:	f000 fee6 	bl	8001610 <LCD_DisplayChar>
            for (int i = 0; i < (int)strlen(title); ++i) {
 8000844:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000846:	3301      	adds	r3, #1
 8000848:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800084a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800084c:	f7ff fcd0 	bl	80001f0 <strlen>
 8000850:	4603      	mov	r3, r0
 8000852:	461a      	mov	r2, r3
 8000854:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000856:	4293      	cmp	r3, r2
 8000858:	dbe0      	blt.n	800081c <endScreen+0x58>
            }
        }


        if      (winner == 'X') ++scoreX;
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b58      	cmp	r3, #88	@ 0x58
 800085e:	d106      	bne.n	800086e <endScreen+0xaa>
 8000860:	4b79      	ldr	r3, [pc, #484]	@ (8000a48 <endScreen+0x284>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	3301      	adds	r3, #1
 8000866:	b29a      	uxth	r2, r3
 8000868:	4b77      	ldr	r3, [pc, #476]	@ (8000a48 <endScreen+0x284>)
 800086a:	801a      	strh	r2, [r3, #0]
 800086c:	e008      	b.n	8000880 <endScreen+0xbc>
        else if (winner == 'O') ++scoreO;
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b4f      	cmp	r3, #79	@ 0x4f
 8000872:	d105      	bne.n	8000880 <endScreen+0xbc>
 8000874:	4b75      	ldr	r3, [pc, #468]	@ (8000a4c <endScreen+0x288>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	3301      	adds	r3, #1
 800087a:	b29a      	uxth	r2, r3
 800087c:	4b73      	ldr	r3, [pc, #460]	@ (8000a4c <endScreen+0x288>)
 800087e:	801a      	strh	r2, [r3, #0]


        LCD_SetFont(&Font12x12);
 8000880:	4873      	ldr	r0, [pc, #460]	@ (8000a50 <endScreen+0x28c>)
 8000882:	f000 fe47 	bl	8001514 <LCD_SetFont>
        uint16_t sw = Font12x12.Width + 1;
 8000886:	4b72      	ldr	r3, [pc, #456]	@ (8000a50 <endScreen+0x28c>)
 8000888:	889b      	ldrh	r3, [r3, #4]
 800088a:	3301      	adds	r3, #1
 800088c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        uint16_t sh = Font12x12.Height;
 8000890:	4b6f      	ldr	r3, [pc, #444]	@ (8000a50 <endScreen+0x28c>)
 8000892:	88db      	ldrh	r3, [r3, #6]
 8000894:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        char buf[32];

    
        snprintf(buf, sizeof(buf), "P1:%u   P2:%u", scoreX, scoreO);
 8000898:	4b6b      	ldr	r3, [pc, #428]	@ (8000a48 <endScreen+0x284>)
 800089a:	881b      	ldrh	r3, [r3, #0]
 800089c:	461a      	mov	r2, r3
 800089e:	4b6b      	ldr	r3, [pc, #428]	@ (8000a4c <endScreen+0x288>)
 80008a0:	881b      	ldrh	r3, [r3, #0]
 80008a2:	f107 000c 	add.w	r0, r7, #12
 80008a6:	9300      	str	r3, [sp, #0]
 80008a8:	4613      	mov	r3, r2
 80008aa:	4a6a      	ldr	r2, [pc, #424]	@ (8000a54 <endScreen+0x290>)
 80008ac:	2120      	movs	r1, #32
 80008ae:	f006 fac9 	bl	8006e44 <sniprintf>
        {
            int len = strlen(buf);
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff fc9a 	bl	80001f0 <strlen>
 80008bc:	4603      	mov	r3, r0
 80008be:	65bb      	str	r3, [r7, #88]	@ 0x58
            uint16_t sx = (LCD_PIXEL_WIDTH - len*sw) / 2;
 80008c0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80008c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80008c6:	fb02 f303 	mul.w	r3, r2, r3
 80008ca:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80008ce:	0fda      	lsrs	r2, r3, #31
 80008d0:	4413      	add	r3, r2
 80008d2:	105b      	asrs	r3, r3, #1
 80008d4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            uint16_t sy = 60 + Font16x24.Height + 20;
 80008d8:	4b59      	ldr	r3, [pc, #356]	@ (8000a40 <endScreen+0x27c>)
 80008da:	88db      	ldrh	r3, [r3, #6]
 80008dc:	3350      	adds	r3, #80	@ 0x50
 80008de:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            for (int i = 0; i < len; ++i)
 80008e2:	2300      	movs	r3, #0
 80008e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80008e6:	e017      	b.n	8000918 <endScreen+0x154>
                LCD_DisplayChar(sx + i*sw, sy, buf[i]);
 80008e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80008f0:	fb12 f303 	smulbb	r3, r2, r3
 80008f4:	b29a      	uxth	r2, r3
 80008f6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80008fa:	4413      	add	r3, r2
 80008fc:	b298      	uxth	r0, r3
 80008fe:	f107 020c 	add.w	r2, r7, #12
 8000902:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000904:	4413      	add	r3, r2
 8000906:	781a      	ldrb	r2, [r3, #0]
 8000908:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800090c:	4619      	mov	r1, r3
 800090e:	f000 fe7f 	bl	8001610 <LCD_DisplayChar>
            for (int i = 0; i < len; ++i)
 8000912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000914:	3301      	adds	r3, #1
 8000916:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000918:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800091a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800091c:	429a      	cmp	r2, r3
 800091e:	dbe3      	blt.n	80008e8 <endScreen+0x124>
        }

  
        snprintf(buf, sizeof(buf), "Time: %lus", lastRoundTimeSec);
 8000920:	4b4d      	ldr	r3, [pc, #308]	@ (8000a58 <endScreen+0x294>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f107 000c 	add.w	r0, r7, #12
 8000928:	4a4c      	ldr	r2, [pc, #304]	@ (8000a5c <endScreen+0x298>)
 800092a:	2120      	movs	r1, #32
 800092c:	f006 fa8a 	bl	8006e44 <sniprintf>
        {
            int len = strlen(buf);
 8000930:	f107 030c 	add.w	r3, r7, #12
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff fc5b 	bl	80001f0 <strlen>
 800093a:	4603      	mov	r3, r0
 800093c:	653b      	str	r3, [r7, #80]	@ 0x50
            uint16_t tx = (LCD_PIXEL_WIDTH - len*sw) / 2;
 800093e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8000942:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000944:	fb02 f303 	mul.w	r3, r2, r3
 8000948:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800094c:	0fda      	lsrs	r2, r3, #31
 800094e:	4413      	add	r3, r2
 8000950:	105b      	asrs	r3, r3, #1
 8000952:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
            uint16_t ty = 60 + Font16x24.Height + 20 + sh + 10;
 8000956:	4b3a      	ldr	r3, [pc, #232]	@ (8000a40 <endScreen+0x27c>)
 8000958:	88da      	ldrh	r2, [r3, #6]
 800095a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800095e:	4413      	add	r3, r2
 8000960:	b29b      	uxth	r3, r3
 8000962:	335a      	adds	r3, #90	@ 0x5a
 8000964:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
            for (int i = 0; i < len; ++i)
 8000968:	2300      	movs	r3, #0
 800096a:	677b      	str	r3, [r7, #116]	@ 0x74
 800096c:	e017      	b.n	800099e <endScreen+0x1da>
                LCD_DisplayChar(tx + i*sw, ty, buf[i]);
 800096e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000970:	b29b      	uxth	r3, r3
 8000972:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8000976:	fb12 f303 	smulbb	r3, r2, r3
 800097a:	b29a      	uxth	r2, r3
 800097c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000980:	4413      	add	r3, r2
 8000982:	b298      	uxth	r0, r3
 8000984:	f107 020c 	add.w	r2, r7, #12
 8000988:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800098a:	4413      	add	r3, r2
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000992:	4619      	mov	r1, r3
 8000994:	f000 fe3c 	bl	8001610 <LCD_DisplayChar>
            for (int i = 0; i < len; ++i)
 8000998:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800099a:	3301      	adds	r3, #1
 800099c:	677b      	str	r3, [r7, #116]	@ 0x74
 800099e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80009a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80009a2:	429a      	cmp	r2, r3
 80009a4:	dbe3      	blt.n	800096e <endScreen+0x1aa>
        }

 
        const char *b1 = "RESTART", *b2 = " MENU ";
 80009a6:	4b2e      	ldr	r3, [pc, #184]	@ (8000a60 <endScreen+0x29c>)
 80009a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80009aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000a64 <endScreen+0x2a0>)
 80009ac:	647b      	str	r3, [r7, #68]	@ 0x44
        int l1 = strlen(b1), l2 = strlen(b2);
 80009ae:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80009b0:	f7ff fc1e 	bl	80001f0 <strlen>
 80009b4:	4603      	mov	r3, r0
 80009b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80009b8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80009ba:	f7ff fc19 	bl	80001f0 <strlen>
 80009be:	4603      	mov	r3, r0
 80009c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint16_t yb = LCD_PIXEL_HEIGHT - sh - 20;
 80009c2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80009c6:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 80009ca:	877b      	strh	r3, [r7, #58]	@ 0x3a
        uint16_t x1 = (LCD_PIXEL_WIDTH/4)     - (l1*sw)/2;
 80009cc:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80009d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80009d2:	fb02 f303 	mul.w	r3, r2, r3
 80009d6:	0fda      	lsrs	r2, r3, #31
 80009d8:	4413      	add	r3, r2
 80009da:	105b      	asrs	r3, r3, #1
 80009dc:	425b      	negs	r3, r3
 80009de:	b29b      	uxth	r3, r3
 80009e0:	333c      	adds	r3, #60	@ 0x3c
 80009e2:	873b      	strh	r3, [r7, #56]	@ 0x38
        uint16_t x2 = (3*LCD_PIXEL_WIDTH/4) - (l2*sw)/2;
 80009e4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80009e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80009ea:	fb02 f303 	mul.w	r3, r2, r3
 80009ee:	0fda      	lsrs	r2, r3, #31
 80009f0:	4413      	add	r3, r2
 80009f2:	105b      	asrs	r3, r3, #1
 80009f4:	425b      	negs	r3, r3
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	33b4      	adds	r3, #180	@ 0xb4
 80009fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        for (int i = 0; i < l1; ++i) LCD_DisplayChar(x1 + i*sw, yb, b1[i]);
 80009fc:	2300      	movs	r3, #0
 80009fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8000a00:	e014      	b.n	8000a2c <endScreen+0x268>
 8000a02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8000a0a:	fb12 f303 	smulbb	r3, r2, r3
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000a12:	4413      	add	r3, r2
 8000a14:	b298      	uxth	r0, r3
 8000a16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000a18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a1a:	4413      	add	r3, r2
 8000a1c:	781a      	ldrb	r2, [r3, #0]
 8000a1e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000a20:	4619      	mov	r1, r3
 8000a22:	f000 fdf5 	bl	8001610 <LCD_DisplayChar>
 8000a26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000a28:	3301      	adds	r3, #1
 8000a2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8000a2c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dbe6      	blt.n	8000a02 <endScreen+0x23e>
        for (int i = 0; i < l2; ++i) LCD_DisplayChar(x2 + i*sw, yb, b2[i]);
 8000a34:	2300      	movs	r3, #0
 8000a36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000a38:	e02b      	b.n	8000a92 <endScreen+0x2ce>
 8000a3a:	bf00      	nop
 8000a3c:	200000e4 	.word	0x200000e4
 8000a40:	20000004 	.word	0x20000004
 8000a44:	08007bb4 	.word	0x08007bb4
 8000a48:	200000ac 	.word	0x200000ac
 8000a4c:	200000ae 	.word	0x200000ae
 8000a50:	2000000c 	.word	0x2000000c
 8000a54:	08007bc0 	.word	0x08007bc0
 8000a58:	200000b0 	.word	0x200000b0
 8000a5c:	08007bd0 	.word	0x08007bd0
 8000a60:	08007bdc 	.word	0x08007bdc
 8000a64:	08007be4 	.word	0x08007be4
 8000a68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8000a70:	fb12 f303 	smulbb	r3, r2, r3
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000a78:	4413      	add	r3, r2
 8000a7a:	b298      	uxth	r0, r3
 8000a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000a80:	4413      	add	r3, r2
 8000a82:	781a      	ldrb	r2, [r3, #0]
 8000a84:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000a86:	4619      	mov	r1, r3
 8000a88:	f000 fdc2 	bl	8001610 <LCD_DisplayChar>
 8000a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a8e:	3301      	adds	r3, #1
 8000a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000a92:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a96:	429a      	cmp	r2, r3
 8000a98:	dbe6      	blt.n	8000a68 <endScreen+0x2a4>

       
        STMPE811_TouchData td;
        do {
            HAL_Delay(50);
 8000a9a:	2032      	movs	r0, #50	@ 0x32
 8000a9c:	f002 fbc4 	bl	8003228 <HAL_Delay>
        } while (returnTouchStateAndLocation(&td) != STMPE811_State_Pressed);
 8000aa0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f000 fde6 	bl	8001676 <returnTouchStateAndLocation>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1f4      	bne.n	8000a9a <endScreen+0x2d6>
        DetermineTouchPosition(&td);
 8000ab0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 fdea 	bl	800168e <DetermineTouchPosition>

        
        if (td.x < (LCD_PIXEL_WIDTH / 2)) {
 8000aba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000abc:	2b77      	cmp	r3, #119	@ 0x77
 8000abe:	d81d      	bhi.n	8000afc <endScreen+0x338>
            
            if (lastMode == 1) {
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <endScreen+0x344>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d102      	bne.n	8000ace <endScreen+0x30a>
                PlayOnePlayer();
 8000ac8:	f000 f9b6 	bl	8000e38 <PlayOnePlayer>
 8000acc:	e001      	b.n	8000ad2 <endScreen+0x30e>
            } else  {
                PlayTwoPlayer();
 8000ace:	f000 fa93 	bl	8000ff8 <PlayTwoPlayer>
            }
          
            if      (checkWin('X')) winner = 'X';
 8000ad2:	2058      	movs	r0, #88	@ 0x58
 8000ad4:	f000 f92a 	bl	8000d2c <checkWin>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d002      	beq.n	8000ae4 <endScreen+0x320>
 8000ade:	2358      	movs	r3, #88	@ 0x58
 8000ae0:	71fb      	strb	r3, [r7, #7]
 8000ae2:	e677      	b.n	80007d4 <endScreen+0x10>
            else if (checkWin('O')) winner = 'O';
 8000ae4:	204f      	movs	r0, #79	@ 0x4f
 8000ae6:	f000 f921 	bl	8000d2c <checkWin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d002      	beq.n	8000af6 <endScreen+0x332>
 8000af0:	234f      	movs	r3, #79	@ 0x4f
 8000af2:	71fb      	strb	r3, [r7, #7]
 8000af4:	e66e      	b.n	80007d4 <endScreen+0x10>
            else                    winner = 0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	71fb      	strb	r3, [r7, #7]
    while (1) {
 8000afa:	e66b      	b.n	80007d4 <endScreen+0x10>
         
            continue;
        } else {
          
            firstScreen();
 8000afc:	f7ff fdda 	bl	80006b4 <firstScreen>
            return;
 8000b00:	bf00      	nop
        }
    }
}
 8000b02:	3780      	adds	r7, #128	@ 0x80
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200000b4 	.word	0x200000b4

08000b0c <initBoard>:
//         }
//     }
// }


void initBoard(void) {
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
    for (int r = 0; r < ROWS; r++) {
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	e015      	b.n	8000b44 <initBoard+0x38>
        for (int c = 0; c < COLS; c++) {
 8000b18:	2300      	movs	r3, #0
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	e00c      	b.n	8000b38 <initBoard+0x2c>
            board[r][c] = ' ';
 8000b1e:	490e      	ldr	r1, [pc, #56]	@ (8000b58 <initBoard+0x4c>)
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	4613      	mov	r3, r2
 8000b24:	00db      	lsls	r3, r3, #3
 8000b26:	1a9b      	subs	r3, r3, r2
 8000b28:	18ca      	adds	r2, r1, r3
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	2220      	movs	r2, #32
 8000b30:	701a      	strb	r2, [r3, #0]
        for (int c = 0; c < COLS; c++) {
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	3301      	adds	r3, #1
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	2b06      	cmp	r3, #6
 8000b3c:	ddef      	ble.n	8000b1e <initBoard+0x12>
    for (int r = 0; r < ROWS; r++) {
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3301      	adds	r3, #1
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b05      	cmp	r3, #5
 8000b48:	dde6      	ble.n	8000b18 <initBoard+0xc>
        }
    }
}
 8000b4a:	bf00      	nop
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	200000b8 	.word	0x200000b8

08000b5c <GameScreen_Init>:


void GameScreen_Init(void) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0

    LCD_Clear(0, BOARD_BG_COLOR);
 8000b62:	211f      	movs	r1, #31
 8000b64:	2000      	movs	r0, #0
 8000b66:	f000 fca3 	bl	80014b0 <LCD_Clear>
    for (int r = 0; r < ROWS; r++) {
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	e021      	b.n	8000bb4 <GameScreen_Init+0x58>
        for (int c = 0; c < COLS; c++) {
 8000b70:	2300      	movs	r3, #0
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	e018      	b.n	8000ba8 <GameScreen_Init+0x4c>
            uint16_t x = ORIGIN_X + c * CELL_SPACING_X;
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	015b      	lsls	r3, r3, #5
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	3314      	adds	r3, #20
 8000b80:	80fb      	strh	r3, [r7, #6]
            uint16_t y = ORIGIN_Y + r * CELL_SPACING_Y;
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	461a      	mov	r2, r3
 8000b88:	0092      	lsls	r2, r2, #2
 8000b8a:	4413      	add	r3, r2
 8000b8c:	00db      	lsls	r3, r3, #3
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	333c      	adds	r3, #60	@ 0x3c
 8000b92:	80bb      	strh	r3, [r7, #4]
            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, EMPTY_HOLE_COLOR);
 8000b94:	88b9      	ldrh	r1, [r7, #4]
 8000b96:	88f8      	ldrh	r0, [r7, #6]
 8000b98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b9c:	220d      	movs	r2, #13
 8000b9e:	f000 fc33 	bl	8001408 <LCD_Draw_Circle_Fill>
        for (int c = 0; c < COLS; c++) {
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	2b06      	cmp	r3, #6
 8000bac:	dde3      	ble.n	8000b76 <GameScreen_Init+0x1a>
    for (int r = 0; r < ROWS; r++) {
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	2b05      	cmp	r3, #5
 8000bb8:	ddda      	ble.n	8000b70 <GameScreen_Init+0x14>
        }
    }
}
 8000bba:	bf00      	nop
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <PollTouchColumn>:
        }
    }
}


static int PollTouchColumn(char currentPlayer) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
    while (1) {
        if (returnTouchStateAndLocation(&touchData) == STMPE811_State_Pressed) {
 8000bce:	4834      	ldr	r0, [pc, #208]	@ (8000ca0 <PollTouchColumn+0xdc>)
 8000bd0:	f000 fd51 	bl	8001676 <returnTouchStateAndLocation>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d159      	bne.n	8000c8e <PollTouchColumn+0xca>
            //DetermineTouchPosition(&touchData);
            int tx = touchData.x;
 8000bda:	4b31      	ldr	r3, [pc, #196]	@ (8000ca0 <PollTouchColumn+0xdc>)
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	617b      	str	r3, [r7, #20]


            if (tx >= ORIGIN_X - CELL_SPACING_X/2 &&
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d953      	bls.n	8000c8e <PollTouchColumn+0xca>
                tx <= ORIGIN_X + (COLS-1)*CELL_SPACING_X + CELL_SPACING_X/2) {
 8000be6:	697b      	ldr	r3, [r7, #20]
            if (tx >= ORIGIN_X - CELL_SPACING_X/2 &&
 8000be8:	2be4      	cmp	r3, #228	@ 0xe4
 8000bea:	d850      	bhi.n	8000c8e <PollTouchColumn+0xca>

                int col = (tx - (ORIGIN_X - CELL_SPACING_X/2)) / CELL_SPACING_X;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	095b      	lsrs	r3, r3, #5
 8000bf2:	613b      	str	r3, [r7, #16]
                if (col >= 0 && col < COLS) {
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db49      	blt.n	8000c8e <PollTouchColumn+0xca>
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	2b06      	cmp	r3, #6
 8000bfe:	dc46      	bgt.n	8000c8e <PollTouchColumn+0xca>

                    int rowIndex = -1;
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c04:	61fb      	str	r3, [r7, #28]
                    for (int r = ROWS - 1; r >= 0; r--) {
 8000c06:	2305      	movs	r3, #5
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	e01a      	b.n	8000c42 <PollTouchColumn+0x7e>
                        if (board[r][col] == ' ') {
 8000c0c:	4925      	ldr	r1, [pc, #148]	@ (8000ca4 <PollTouchColumn+0xe0>)
 8000c0e:	69ba      	ldr	r2, [r7, #24]
 8000c10:	4613      	mov	r3, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	1a9b      	subs	r3, r3, r2
 8000c16:	18ca      	adds	r2, r1, r3
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b20      	cmp	r3, #32
 8000c20:	d10c      	bne.n	8000c3c <PollTouchColumn+0x78>
                            rowIndex = r;
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	61fb      	str	r3, [r7, #28]
                            board[r][col] = currentPlayer;
 8000c26:	491f      	ldr	r1, [pc, #124]	@ (8000ca4 <PollTouchColumn+0xe0>)
 8000c28:	69ba      	ldr	r2, [r7, #24]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	18ca      	adds	r2, r1, r3
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	4413      	add	r3, r2
 8000c36:	79fa      	ldrb	r2, [r7, #7]
 8000c38:	701a      	strb	r2, [r3, #0]
                            break;
 8000c3a:	e005      	b.n	8000c48 <PollTouchColumn+0x84>
                    for (int r = ROWS - 1; r >= 0; r--) {
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	61bb      	str	r3, [r7, #24]
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	dae1      	bge.n	8000c0c <PollTouchColumn+0x48>
                        }
                    }
                    if (rowIndex != -1) {
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c4e:	d01e      	beq.n	8000c8e <PollTouchColumn+0xca>

                        uint16_t color = (currentPlayer == 'X')
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	2b58      	cmp	r3, #88	@ 0x58
 8000c54:	d102      	bne.n	8000c5c <PollTouchColumn+0x98>
 8000c56:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c5a:	e000      	b.n	8000c5e <PollTouchColumn+0x9a>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	81fb      	strh	r3, [r7, #14]
                            ? LCD_COLOR_RED
                            : LCD_COLOR_BLACK;

                        uint16_t x = ORIGIN_X + col * CELL_SPACING_X;
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	015b      	lsls	r3, r3, #5
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	3314      	adds	r3, #20
 8000c6a:	81bb      	strh	r3, [r7, #12]
                        uint16_t y = ORIGIN_Y + rowIndex * CELL_SPACING_Y;
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	0092      	lsls	r2, r2, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	333c      	adds	r3, #60	@ 0x3c
 8000c7c:	817b      	strh	r3, [r7, #10]

                        LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, color);
 8000c7e:	89fb      	ldrh	r3, [r7, #14]
 8000c80:	8979      	ldrh	r1, [r7, #10]
 8000c82:	89b8      	ldrh	r0, [r7, #12]
 8000c84:	220d      	movs	r2, #13
 8000c86:	f000 fbbf 	bl	8001408 <LCD_Draw_Circle_Fill>
                        return col;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	e003      	b.n	8000c96 <PollTouchColumn+0xd2>
                    }
                }
            }
        }
        HAL_Delay(200);
 8000c8e:	20c8      	movs	r0, #200	@ 0xc8
 8000c90:	f002 faca 	bl	8003228 <HAL_Delay>
        if (returnTouchStateAndLocation(&touchData) == STMPE811_State_Pressed) {
 8000c94:	e79b      	b.n	8000bce <PollTouchColumn+0xa>
    }
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3720      	adds	r7, #32
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200000e4 	.word	0x200000e4
 8000ca4:	200000b8 	.word	0x200000b8

08000ca8 <checkDirection>:
        }
    }
    return -1;
}

int checkDirection(int startR, int startC, int dR, int dC, char piece) {
 8000ca8:	b480      	push	{r7}
 8000caa:	b089      	sub	sp, #36	@ 0x24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
 8000cb4:	603b      	str	r3, [r7, #0]
    for (int i = 1; i < 4; i++) {
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	61fb      	str	r3, [r7, #28]
 8000cba:	e02b      	b.n	8000d14 <checkDirection+0x6c>
        int rr = startR + dR * i;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	69fa      	ldr	r2, [r7, #28]
 8000cc0:	fb02 f303 	mul.w	r3, r2, r3
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	61bb      	str	r3, [r7, #24]
        int cc = startC + dC * i;
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	69fa      	ldr	r2, [r7, #28]
 8000cce:	fb02 f303 	mul.w	r3, r2, r3
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	617b      	str	r3, [r7, #20]
        if (rr < 0 || rr >= ROWS || cc < 0 || cc >= COLS || board[rr][cc] != piece)
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db15      	blt.n	8000d0a <checkDirection+0x62>
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	2b05      	cmp	r3, #5
 8000ce2:	dc12      	bgt.n	8000d0a <checkDirection+0x62>
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db0f      	blt.n	8000d0a <checkDirection+0x62>
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	2b06      	cmp	r3, #6
 8000cee:	dc0c      	bgt.n	8000d0a <checkDirection+0x62>
 8000cf0:	490d      	ldr	r1, [pc, #52]	@ (8000d28 <checkDirection+0x80>)
 8000cf2:	69ba      	ldr	r2, [r7, #24]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	00db      	lsls	r3, r3, #3
 8000cf8:	1a9b      	subs	r3, r3, r2
 8000cfa:	18ca      	adds	r2, r1, r3
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	4413      	add	r3, r2
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d001      	beq.n	8000d0e <checkDirection+0x66>
            return 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e006      	b.n	8000d1c <checkDirection+0x74>
    for (int i = 1; i < 4; i++) {
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3301      	adds	r3, #1
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	2b03      	cmp	r3, #3
 8000d18:	ddd0      	ble.n	8000cbc <checkDirection+0x14>
    }
    return 1;
 8000d1a:	2301      	movs	r3, #1
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3724      	adds	r7, #36	@ 0x24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	200000b8 	.word	0x200000b8

08000d2c <checkWin>:

int checkWin(char piece) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
    for (int r = 0; r < ROWS; r++) {
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	e047      	b.n	8000dcc <checkWin+0xa0>
        for (int c = 0; c < COLS; c++) {
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	e03e      	b.n	8000dc0 <checkWin+0x94>
            if (board[r][c] != piece) continue;
 8000d42:	4926      	ldr	r1, [pc, #152]	@ (8000ddc <checkWin+0xb0>)
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	4613      	mov	r3, r2
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	18ca      	adds	r2, r1, r3
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	4413      	add	r3, r2
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	79fa      	ldrb	r2, [r7, #7]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d12e      	bne.n	8000db8 <checkWin+0x8c>
            if (checkDirection(r, c, 0, 1, piece)  ||
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	2301      	movs	r3, #1
 8000d60:	2200      	movs	r2, #0
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ff9f 	bl	8000ca8 <checkDirection>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d121      	bne.n	8000db4 <checkWin+0x88>
                checkDirection(r, c, 1, 0, piece)  ||
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2300      	movs	r3, #0
 8000d76:	2201      	movs	r2, #1
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f7ff ff94 	bl	8000ca8 <checkDirection>
 8000d80:	4603      	mov	r3, r0
            if (checkDirection(r, c, 0, 1, piece)  ||
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d116      	bne.n	8000db4 <checkWin+0x88>
                checkDirection(r, c, 1, 1, piece)  ||
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	9300      	str	r3, [sp, #0]
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	68b9      	ldr	r1, [r7, #8]
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	f7ff ff89 	bl	8000ca8 <checkDirection>
 8000d96:	4603      	mov	r3, r0
                checkDirection(r, c, 1, 0, piece)  ||
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d10b      	bne.n	8000db4 <checkWin+0x88>
                checkDirection(r, c, -1, 1, piece)) {
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2301      	movs	r3, #1
 8000da2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000da6:	68b9      	ldr	r1, [r7, #8]
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f7ff ff7d 	bl	8000ca8 <checkDirection>
 8000dae:	4603      	mov	r3, r0
                checkDirection(r, c, 1, 1, piece)  ||
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d002      	beq.n	8000dba <checkWin+0x8e>
                return 1;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e00d      	b.n	8000dd4 <checkWin+0xa8>
            if (board[r][c] != piece) continue;
 8000db8:	bf00      	nop
        for (int c = 0; c < COLS; c++) {
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	ddbd      	ble.n	8000d42 <checkWin+0x16>
    for (int r = 0; r < ROWS; r++) {
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2b05      	cmp	r3, #5
 8000dd0:	ddb4      	ble.n	8000d3c <checkWin+0x10>
            }
        }
    }
    return 0;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200000b8 	.word	0x200000b8

08000de0 <isBoardFull>:

int isBoardFull(void) {
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
    for (int r = 0; r < ROWS; r++) {
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	e018      	b.n	8000e1e <isBoardFull+0x3e>
        for (int c = 0; c < COLS; c++) {
 8000dec:	2300      	movs	r3, #0
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	e00f      	b.n	8000e12 <isBoardFull+0x32>
            if (board[r][c] == ' ') return 0;
 8000df2:	4910      	ldr	r1, [pc, #64]	@ (8000e34 <isBoardFull+0x54>)
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	4613      	mov	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	1a9b      	subs	r3, r3, r2
 8000dfc:	18ca      	adds	r2, r1, r3
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b20      	cmp	r3, #32
 8000e06:	d101      	bne.n	8000e0c <isBoardFull+0x2c>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	e00c      	b.n	8000e26 <isBoardFull+0x46>
        for (int c = 0; c < COLS; c++) {
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	603b      	str	r3, [r7, #0]
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	2b06      	cmp	r3, #6
 8000e16:	ddec      	ble.n	8000df2 <isBoardFull+0x12>
    for (int r = 0; r < ROWS; r++) {
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b05      	cmp	r3, #5
 8000e22:	dde3      	ble.n	8000dec <isBoardFull+0xc>
        }
    }
    return 1;
 8000e24:	2301      	movs	r3, #1
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	200000b8 	.word	0x200000b8

08000e38 <PlayOnePlayer>:

enum {
    HUMAN = 'X', BOT = 'O'
};

void PlayOnePlayer(void) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
    lastMode = 1;
 8000e3e:	4b67      	ldr	r3, [pc, #412]	@ (8000fdc <PlayOnePlayer+0x1a4>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
    uint32_t startTick = HAL_GetTick();
 8000e44:	f002 f9e4 	bl	8003210 <HAL_GetTick>
 8000e48:	60f8      	str	r0, [r7, #12]
    initBoard();
 8000e4a:	f7ff fe5f 	bl	8000b0c <initBoard>
    GameScreen_Init();
 8000e4e:	f7ff fe85 	bl	8000b5c <GameScreen_Init>

    LCD_SetTextColor(LCD_COLOR_WHITE);
 8000e52:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000e56:	f000 fb4d 	bl	80014f4 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 8000e5a:	4861      	ldr	r0, [pc, #388]	@ (8000fe0 <PlayOnePlayer+0x1a8>)
 8000e5c:	f000 fb5a 	bl	8001514 <LCD_SetFont>
    LCD_DisplayChar(20,20,'S');
 8000e60:	2253      	movs	r2, #83	@ 0x53
 8000e62:	2114      	movs	r1, #20
 8000e64:	2014      	movs	r0, #20
 8000e66:	f000 fbd3 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(35,20,'I');
 8000e6a:	2249      	movs	r2, #73	@ 0x49
 8000e6c:	2114      	movs	r1, #20
 8000e6e:	2023      	movs	r0, #35	@ 0x23
 8000e70:	f000 fbce 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(50,20,'N');
 8000e74:	224e      	movs	r2, #78	@ 0x4e
 8000e76:	2114      	movs	r1, #20
 8000e78:	2032      	movs	r0, #50	@ 0x32
 8000e7a:	f000 fbc9 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(65,20,'G');
 8000e7e:	2247      	movs	r2, #71	@ 0x47
 8000e80:	2114      	movs	r1, #20
 8000e82:	2041      	movs	r0, #65	@ 0x41
 8000e84:	f000 fbc4 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(80,20,'L');
 8000e88:	224c      	movs	r2, #76	@ 0x4c
 8000e8a:	2114      	movs	r1, #20
 8000e8c:	2050      	movs	r0, #80	@ 0x50
 8000e8e:	f000 fbbf 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(95,20,'E');
 8000e92:	2245      	movs	r2, #69	@ 0x45
 8000e94:	2114      	movs	r1, #20
 8000e96:	205f      	movs	r0, #95	@ 0x5f
 8000e98:	f000 fbba 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(125,20,'P');
 8000e9c:	2250      	movs	r2, #80	@ 0x50
 8000e9e:	2114      	movs	r1, #20
 8000ea0:	207d      	movs	r0, #125	@ 0x7d
 8000ea2:	f000 fbb5 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(140,20,'L');
 8000ea6:	224c      	movs	r2, #76	@ 0x4c
 8000ea8:	2114      	movs	r1, #20
 8000eaa:	208c      	movs	r0, #140	@ 0x8c
 8000eac:	f000 fbb0 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(155,20,'A');
 8000eb0:	2241      	movs	r2, #65	@ 0x41
 8000eb2:	2114      	movs	r1, #20
 8000eb4:	209b      	movs	r0, #155	@ 0x9b
 8000eb6:	f000 fbab 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(170,20,'Y');
 8000eba:	2259      	movs	r2, #89	@ 0x59
 8000ebc:	2114      	movs	r1, #20
 8000ebe:	20aa      	movs	r0, #170	@ 0xaa
 8000ec0:	f000 fba6 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(185,20,'E');
 8000ec4:	2245      	movs	r2, #69	@ 0x45
 8000ec6:	2114      	movs	r1, #20
 8000ec8:	20b9      	movs	r0, #185	@ 0xb9
 8000eca:	f000 fba1 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(200,20,'R');
 8000ece:	2252      	movs	r2, #82	@ 0x52
 8000ed0:	2114      	movs	r1, #20
 8000ed2:	20c8      	movs	r0, #200	@ 0xc8
 8000ed4:	f000 fb9c 	bl	8001610 <LCD_DisplayChar>

    char current = HUMAN;
 8000ed8:	2358      	movs	r3, #88	@ 0x58
 8000eda:	75fb      	strb	r3, [r7, #23]
    while (1) {
        int col;
        if (current == HUMAN) {
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	2b58      	cmp	r3, #88	@ 0x58
 8000ee0:	d107      	bne.n	8000ef2 <PlayOnePlayer+0xba>
            col = PollTouchColumn(HUMAN);
 8000ee2:	2058      	movs	r0, #88	@ 0x58
 8000ee4:	f7ff fe6e 	bl	8000bc4 <PollTouchColumn>
 8000ee8:	60b8      	str	r0, [r7, #8]
            HAL_Delay(200);
 8000eea:	20c8      	movs	r0, #200	@ 0xc8
 8000eec:	f002 f99c 	bl	8003228 <HAL_Delay>
 8000ef0:	e050      	b.n	8000f94 <PlayOnePlayer+0x15c>
        } else {

        	HAL_Delay(2000);
 8000ef2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ef6:	f002 f997 	bl	8003228 <HAL_Delay>
            
            uint32_t rnd;
            do {
                HAL_RNG_GenerateRandomNumber(&hrng, &rnd);
 8000efa:	463b      	mov	r3, r7
 8000efc:	4619      	mov	r1, r3
 8000efe:	4839      	ldr	r0, [pc, #228]	@ (8000fe4 <PlayOnePlayer+0x1ac>)
 8000f00:	f004 ff22 	bl	8005d48 <HAL_RNG_GenerateRandomNumber>
                col = rnd % COLS;
 8000f04:	6839      	ldr	r1, [r7, #0]
 8000f06:	4b38      	ldr	r3, [pc, #224]	@ (8000fe8 <PlayOnePlayer+0x1b0>)
 8000f08:	fba3 2301 	umull	r2, r3, r3, r1
 8000f0c:	1aca      	subs	r2, r1, r3
 8000f0e:	0852      	lsrs	r2, r2, #1
 8000f10:	4413      	add	r3, r2
 8000f12:	089a      	lsrs	r2, r3, #2
 8000f14:	4613      	mov	r3, r2
 8000f16:	00db      	lsls	r3, r3, #3
 8000f18:	1a9b      	subs	r3, r3, r2
 8000f1a:	1aca      	subs	r2, r1, r3
 8000f1c:	60ba      	str	r2, [r7, #8]
            } while (board[0][col] != ' ');
 8000f1e:	4a33      	ldr	r2, [pc, #204]	@ (8000fec <PlayOnePlayer+0x1b4>)
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4413      	add	r3, r2
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b20      	cmp	r3, #32
 8000f28:	d1e7      	bne.n	8000efa <PlayOnePlayer+0xc2>
          
            for (int r = ROWS - 1; r >= 0; r--) {
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	e02e      	b.n	8000f8e <PlayOnePlayer+0x156>
                if (board[r][col] == ' ') {
 8000f30:	492e      	ldr	r1, [pc, #184]	@ (8000fec <PlayOnePlayer+0x1b4>)
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4613      	mov	r3, r2
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	1a9b      	subs	r3, r3, r2
 8000f3a:	18ca      	adds	r2, r1, r3
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4413      	add	r3, r2
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b20      	cmp	r3, #32
 8000f44:	d120      	bne.n	8000f88 <PlayOnePlayer+0x150>
                    board[r][col] = BOT;
 8000f46:	4929      	ldr	r1, [pc, #164]	@ (8000fec <PlayOnePlayer+0x1b4>)
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	00db      	lsls	r3, r3, #3
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	18ca      	adds	r2, r1, r3
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	4413      	add	r3, r2
 8000f56:	224f      	movs	r2, #79	@ 0x4f
 8000f58:	701a      	strb	r2, [r3, #0]
                    uint16_t x = ORIGIN_X + col * CELL_SPACING_X;
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	015b      	lsls	r3, r3, #5
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	3314      	adds	r3, #20
 8000f64:	80fb      	strh	r3, [r7, #6]
                    uint16_t y = ORIGIN_Y + r * CELL_SPACING_Y;
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	0092      	lsls	r2, r2, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	333c      	adds	r3, #60	@ 0x3c
 8000f76:	80bb      	strh	r3, [r7, #4]
                    LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, PLAYER2_COLOR);
 8000f78:	88b9      	ldrh	r1, [r7, #4]
 8000f7a:	88f8      	ldrh	r0, [r7, #6]
 8000f7c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000f80:	220d      	movs	r2, #13
 8000f82:	f000 fa41 	bl	8001408 <LCD_Draw_Circle_Fill>
                    break;
 8000f86:	e005      	b.n	8000f94 <PlayOnePlayer+0x15c>
            for (int r = ROWS - 1; r >= 0; r--) {
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dacd      	bge.n	8000f30 <PlayOnePlayer+0xf8>
                }
            }
        }
        if (checkWin(current) || isBoardFull()) break;
 8000f94:	7dfb      	ldrb	r3, [r7, #23]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fec8 	bl	8000d2c <checkWin>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d10c      	bne.n	8000fbc <PlayOnePlayer+0x184>
 8000fa2:	f7ff ff1d 	bl	8000de0 <isBoardFull>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d107      	bne.n	8000fbc <PlayOnePlayer+0x184>
        current = (current == HUMAN) ? BOT : HUMAN;
 8000fac:	7dfb      	ldrb	r3, [r7, #23]
 8000fae:	2b58      	cmp	r3, #88	@ 0x58
 8000fb0:	d101      	bne.n	8000fb6 <PlayOnePlayer+0x17e>
 8000fb2:	234f      	movs	r3, #79	@ 0x4f
 8000fb4:	e000      	b.n	8000fb8 <PlayOnePlayer+0x180>
 8000fb6:	2358      	movs	r3, #88	@ 0x58
 8000fb8:	75fb      	strb	r3, [r7, #23]
    while (1) {
 8000fba:	e78f      	b.n	8000edc <PlayOnePlayer+0xa4>
    }
    lastRoundTimeSec = (HAL_GetTick() - startTick) / 1000;
 8000fbc:	f002 f928 	bl	8003210 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <PlayOnePlayer+0x1b8>)
 8000fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fcc:	099b      	lsrs	r3, r3, #6
 8000fce:	4a09      	ldr	r2, [pc, #36]	@ (8000ff4 <PlayOnePlayer+0x1bc>)
 8000fd0:	6013      	str	r3, [r2, #0]
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200000b4 	.word	0x200000b4
 8000fe0:	20000004 	.word	0x20000004
 8000fe4:	20025b20 	.word	0x20025b20
 8000fe8:	24924925 	.word	0x24924925
 8000fec:	200000b8 	.word	0x200000b8
 8000ff0:	10624dd3 	.word	0x10624dd3
 8000ff4:	200000b0 	.word	0x200000b0

08000ff8 <PlayTwoPlayer>:



void PlayTwoPlayer(void) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
    lastMode = 2;
 8000ffe:	4b3c      	ldr	r3, [pc, #240]	@ (80010f0 <PlayTwoPlayer+0xf8>)
 8001000:	2202      	movs	r2, #2
 8001002:	601a      	str	r2, [r3, #0]
    uint32_t startTick = HAL_GetTick();
 8001004:	f002 f904 	bl	8003210 <HAL_GetTick>
 8001008:	6038      	str	r0, [r7, #0]
    initBoard();
 800100a:	f7ff fd7f 	bl	8000b0c <initBoard>
    GameScreen_Init();
 800100e:	f7ff fda5 	bl	8000b5c <GameScreen_Init>

    LCD_SetTextColor(LCD_COLOR_WHITE);
 8001012:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001016:	f000 fa6d 	bl	80014f4 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 800101a:	4836      	ldr	r0, [pc, #216]	@ (80010f4 <PlayTwoPlayer+0xfc>)
 800101c:	f000 fa7a 	bl	8001514 <LCD_SetFont>
    LCD_DisplayChar(20,20,'2');
 8001020:	2232      	movs	r2, #50	@ 0x32
 8001022:	2114      	movs	r1, #20
 8001024:	2014      	movs	r0, #20
 8001026:	f000 faf3 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(35,20,'-');
 800102a:	222d      	movs	r2, #45	@ 0x2d
 800102c:	2114      	movs	r1, #20
 800102e:	2023      	movs	r0, #35	@ 0x23
 8001030:	f000 faee 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(50,20,'P');
 8001034:	2250      	movs	r2, #80	@ 0x50
 8001036:	2114      	movs	r1, #20
 8001038:	2032      	movs	r0, #50	@ 0x32
 800103a:	f000 fae9 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(65,20,'L');
 800103e:	224c      	movs	r2, #76	@ 0x4c
 8001040:	2114      	movs	r1, #20
 8001042:	2041      	movs	r0, #65	@ 0x41
 8001044:	f000 fae4 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(80,20,'A');
 8001048:	2241      	movs	r2, #65	@ 0x41
 800104a:	2114      	movs	r1, #20
 800104c:	2050      	movs	r0, #80	@ 0x50
 800104e:	f000 fadf 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(95,20,'Y');
 8001052:	2259      	movs	r2, #89	@ 0x59
 8001054:	2114      	movs	r1, #20
 8001056:	205f      	movs	r0, #95	@ 0x5f
 8001058:	f000 fada 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(110,20,'E');
 800105c:	2245      	movs	r2, #69	@ 0x45
 800105e:	2114      	movs	r1, #20
 8001060:	206e      	movs	r0, #110	@ 0x6e
 8001062:	f000 fad5 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(125,20,'R');
 8001066:	2252      	movs	r2, #82	@ 0x52
 8001068:	2114      	movs	r1, #20
 800106a:	207d      	movs	r0, #125	@ 0x7d
 800106c:	f000 fad0 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(155,20,'M');
 8001070:	224d      	movs	r2, #77	@ 0x4d
 8001072:	2114      	movs	r1, #20
 8001074:	209b      	movs	r0, #155	@ 0x9b
 8001076:	f000 facb 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(170,20,'O');
 800107a:	224f      	movs	r2, #79	@ 0x4f
 800107c:	2114      	movs	r1, #20
 800107e:	20aa      	movs	r0, #170	@ 0xaa
 8001080:	f000 fac6 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(185,20,'D');
 8001084:	2244      	movs	r2, #68	@ 0x44
 8001086:	2114      	movs	r1, #20
 8001088:	20b9      	movs	r0, #185	@ 0xb9
 800108a:	f000 fac1 	bl	8001610 <LCD_DisplayChar>
    LCD_DisplayChar(200,20,'E');
 800108e:	2245      	movs	r2, #69	@ 0x45
 8001090:	2114      	movs	r1, #20
 8001092:	20c8      	movs	r0, #200	@ 0xc8
 8001094:	f000 fabc 	bl	8001610 <LCD_DisplayChar>

    char current = HUMAN;
 8001098:	2358      	movs	r3, #88	@ 0x58
 800109a:	71fb      	strb	r3, [r7, #7]
    while (1) {
      
        PollTouchColumn(current);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fd90 	bl	8000bc4 <PollTouchColumn>
        HAL_Delay(200);
 80010a4:	20c8      	movs	r0, #200	@ 0xc8
 80010a6:	f002 f8bf 	bl	8003228 <HAL_Delay>
        if (checkWin(current) || isBoardFull()) break;
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fe3d 	bl	8000d2c <checkWin>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d10c      	bne.n	80010d2 <PlayTwoPlayer+0xda>
 80010b8:	f7ff fe92 	bl	8000de0 <isBoardFull>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d107      	bne.n	80010d2 <PlayTwoPlayer+0xda>
        current = (current == HUMAN) ? BOT : HUMAN;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b58      	cmp	r3, #88	@ 0x58
 80010c6:	d101      	bne.n	80010cc <PlayTwoPlayer+0xd4>
 80010c8:	234f      	movs	r3, #79	@ 0x4f
 80010ca:	e000      	b.n	80010ce <PlayTwoPlayer+0xd6>
 80010cc:	2358      	movs	r3, #88	@ 0x58
 80010ce:	71fb      	strb	r3, [r7, #7]
        PollTouchColumn(current);
 80010d0:	e7e4      	b.n	800109c <PlayTwoPlayer+0xa4>
    }
    lastRoundTimeSec = (HAL_GetTick() - startTick) / 1000;
 80010d2:	f002 f89d 	bl	8003210 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	4a06      	ldr	r2, [pc, #24]	@ (80010f8 <PlayTwoPlayer+0x100>)
 80010de:	fba2 2303 	umull	r2, r3, r2, r3
 80010e2:	099b      	lsrs	r3, r3, #6
 80010e4:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <PlayTwoPlayer+0x104>)
 80010e6:	6013      	str	r3, [r2, #0]

}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	200000b4 	.word	0x200000b4
 80010f4:	20000004 	.word	0x20000004
 80010f8:	10624dd3 	.word	0x10624dd3
 80010fc:	200000b0 	.word	0x200000b0

08001100 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08c      	sub	sp, #48	@ 0x30
 8001104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	61bb      	str	r3, [r7, #24]
 800110a:	4b5a      	ldr	r3, [pc, #360]	@ (8001274 <LCD_GPIO_Init+0x174>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110e:	4a59      	ldr	r2, [pc, #356]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001110:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001114:	6453      	str	r3, [r2, #68]	@ 0x44
 8001116:	4b57      	ldr	r3, [pc, #348]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800111e:	61bb      	str	r3, [r7, #24]
 8001120:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	4b53      	ldr	r3, [pc, #332]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a52      	ldr	r2, [pc, #328]	@ (8001274 <LCD_GPIO_Init+0x174>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b50      	ldr	r3, [pc, #320]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	4b4c      	ldr	r3, [pc, #304]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	4a4b      	ldr	r2, [pc, #300]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	6313      	str	r3, [r2, #48]	@ 0x30
 800114e:	4b49      	ldr	r3, [pc, #292]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	4b45      	ldr	r3, [pc, #276]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a44      	ldr	r2, [pc, #272]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b42      	ldr	r3, [pc, #264]	@ (8001274 <LCD_GPIO_Init+0x174>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	4b3e      	ldr	r3, [pc, #248]	@ (8001274 <LCD_GPIO_Init+0x174>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	4a3d      	ldr	r2, [pc, #244]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	6313      	str	r3, [r2, #48]	@ 0x30
 8001186:	4b3b      	ldr	r3, [pc, #236]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <LCD_GPIO_Init+0x174>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	4a36      	ldr	r2, [pc, #216]	@ (8001274 <LCD_GPIO_Init+0x174>)
 800119c:	f043 0320 	orr.w	r3, r3, #32
 80011a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a2:	4b34      	ldr	r3, [pc, #208]	@ (8001274 <LCD_GPIO_Init+0x174>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	f003 0320 	and.w	r3, r3, #32
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	603b      	str	r3, [r7, #0]
 80011b2:	4b30      	ldr	r3, [pc, #192]	@ (8001274 <LCD_GPIO_Init+0x174>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001274 <LCD_GPIO_Init+0x174>)
 80011b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011be:	4b2d      	ldr	r3, [pc, #180]	@ (8001274 <LCD_GPIO_Init+0x174>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80011ca:	f641 0358 	movw	r3, #6232	@ 0x1858
 80011ce:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80011d8:	2302      	movs	r3, #2
 80011da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80011dc:	230e      	movs	r3, #14
 80011de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	4619      	mov	r1, r3
 80011e6:	4824      	ldr	r0, [pc, #144]	@ (8001278 <LCD_GPIO_Init+0x178>)
 80011e8:	f002 f928 	bl	800343c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80011ec:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80011f0:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	4619      	mov	r1, r3
 80011f8:	4820      	ldr	r0, [pc, #128]	@ (800127c <LCD_GPIO_Init+0x17c>)
 80011fa:	f002 f91f 	bl	800343c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80011fe:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	4619      	mov	r1, r3
 800120a:	481d      	ldr	r0, [pc, #116]	@ (8001280 <LCD_GPIO_Init+0x180>)
 800120c:	f002 f916 	bl	800343c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001210:	2348      	movs	r3, #72	@ 0x48
 8001212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	4619      	mov	r1, r3
 800121a:	481a      	ldr	r0, [pc, #104]	@ (8001284 <LCD_GPIO_Init+0x184>)
 800121c:	f002 f90e 	bl	800343c <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001224:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001226:	f107 031c 	add.w	r3, r7, #28
 800122a:	4619      	mov	r1, r3
 800122c:	4816      	ldr	r0, [pc, #88]	@ (8001288 <LCD_GPIO_Init+0x188>)
 800122e:	f002 f905 	bl	800343c <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8001232:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001236:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4619      	mov	r1, r3
 800123e:	4813      	ldr	r0, [pc, #76]	@ (800128c <LCD_GPIO_Init+0x18c>)
 8001240:	f002 f8fc 	bl	800343c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001244:	2303      	movs	r3, #3
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001248:	2309      	movs	r3, #9
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800124c:	f107 031c 	add.w	r3, r7, #28
 8001250:	4619      	mov	r1, r3
 8001252:	480a      	ldr	r0, [pc, #40]	@ (800127c <LCD_GPIO_Init+0x17c>)
 8001254:	f002 f8f2 	bl	800343c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001258:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800125c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	4809      	ldr	r0, [pc, #36]	@ (800128c <LCD_GPIO_Init+0x18c>)
 8001266:	f002 f8e9 	bl	800343c <HAL_GPIO_Init>
}
 800126a:	bf00      	nop
 800126c:	3730      	adds	r7, #48	@ 0x30
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40020000 	.word	0x40020000
 800127c:	40020400 	.word	0x40020400
 8001280:	40020800 	.word	0x40020800
 8001284:	40020c00 	.word	0x40020c00
 8001288:	40021400 	.word	0x40021400
 800128c:	40021800 	.word	0x40021800

08001290 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b090      	sub	sp, #64	@ 0x40
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800129e:	23f0      	movs	r3, #240	@ 0xf0
 80012a0:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80012a6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012aa:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80012ac:	2302      	movs	r3, #2
 80012ae:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80012b0:	23ff      	movs	r3, #255	@ 0xff
 80012b2:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80012b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80012be:	2305      	movs	r3, #5
 80012c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <LTCD_Layer_Init+0x78>)
 80012ca:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 80012cc:	23f0      	movs	r3, #240	@ 0xf0
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 80012d0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 80012e8:	79fa      	ldrb	r2, [r7, #7]
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4619      	mov	r1, r3
 80012f0:	4806      	ldr	r0, [pc, #24]	@ (800130c <LTCD_Layer_Init+0x7c>)
 80012f2:	f003 fce5 	bl	8004cc0 <HAL_LTDC_ConfigLayer>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80012fc:	f000 f9aa 	bl	8001654 <LCD_Error_Handler>
	}
}
 8001300:	bf00      	nop
 8001302:	3740      	adds	r7, #64	@ 0x40
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200001c8 	.word	0x200001c8
 800130c:	200000ec 	.word	0x200000ec

08001310 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8001314:	4b2a      	ldr	r3, [pc, #168]	@ (80013c0 <LTCD__Init+0xb0>)
 8001316:	4a2b      	ldr	r2, [pc, #172]	@ (80013c4 <LTCD__Init+0xb4>)
 8001318:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 800131a:	4b29      	ldr	r3, [pc, #164]	@ (80013c0 <LTCD__Init+0xb0>)
 800131c:	2209      	movs	r2, #9
 800131e:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001320:	4b27      	ldr	r3, [pc, #156]	@ (80013c0 <LTCD__Init+0xb0>)
 8001322:	2201      	movs	r2, #1
 8001324:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8001326:	4b26      	ldr	r3, [pc, #152]	@ (80013c0 <LTCD__Init+0xb0>)
 8001328:	221d      	movs	r2, #29
 800132a:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 800132c:	4b24      	ldr	r3, [pc, #144]	@ (80013c0 <LTCD__Init+0xb0>)
 800132e:	2203      	movs	r2, #3
 8001330:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8001332:	4b23      	ldr	r3, [pc, #140]	@ (80013c0 <LTCD__Init+0xb0>)
 8001334:	f240 120d 	movw	r2, #269	@ 0x10d
 8001338:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 800133a:	4b21      	ldr	r3, [pc, #132]	@ (80013c0 <LTCD__Init+0xb0>)
 800133c:	f240 1243 	movw	r2, #323	@ 0x143
 8001340:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8001342:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <LTCD__Init+0xb0>)
 8001344:	f240 1217 	movw	r2, #279	@ 0x117
 8001348:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 800134a:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <LTCD__Init+0xb0>)
 800134c:	f240 1247 	movw	r2, #327	@ 0x147
 8001350:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <LTCD__Init+0xb0>)
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800135a:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <LTCD__Init+0xb0>)
 800135c:	2200      	movs	r2, #0
 800135e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001362:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <LTCD__Init+0xb0>)
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800136a:	4b17      	ldr	r3, [pc, #92]	@ (80013c8 <LTCD__Init+0xb8>)
 800136c:	2208      	movs	r2, #8
 800136e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001370:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <LTCD__Init+0xb8>)
 8001372:	22c0      	movs	r2, #192	@ 0xc0
 8001374:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001376:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <LTCD__Init+0xb8>)
 8001378:	2204      	movs	r2, #4
 800137a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <LTCD__Init+0xb8>)
 800137e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001382:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001384:	4810      	ldr	r0, [pc, #64]	@ (80013c8 <LTCD__Init+0xb8>)
 8001386:	f004 faf5 	bl	8005974 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800138a:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <LTCD__Init+0xb0>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001390:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <LTCD__Init+0xb0>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <LTCD__Init+0xb0>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <LTCD__Init+0xb0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80013a2:	f7ff fead 	bl	8001100 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80013a6:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <LTCD__Init+0xb0>)
 80013a8:	f003 fbba 	bl	8004b20 <HAL_LTDC_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80013b2:	f000 f94f 	bl	8001654 <LCD_Error_Handler>
	 }

	ili9341_Init();
 80013b6:	f000 f975 	bl	80016a4 <ili9341_Init>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200000ec 	.word	0x200000ec
 80013c4:	40016800 	.word	0x40016800
 80013c8:	20000194 	.word	0x20000194

080013cc <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
 80013d6:	460b      	mov	r3, r1
 80013d8:	80bb      	strh	r3, [r7, #4]
 80013da:	4613      	mov	r3, r2
 80013dc:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 80013de:	88ba      	ldrh	r2, [r7, #4]
 80013e0:	4613      	mov	r3, r2
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	1a9b      	subs	r3, r3, r2
 80013e6:	011b      	lsls	r3, r3, #4
 80013e8:	461a      	mov	r2, r3
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	4413      	add	r3, r2
 80013ee:	4905      	ldr	r1, [pc, #20]	@ (8001404 <LCD_Draw_Pixel+0x38>)
 80013f0:	887a      	ldrh	r2, [r7, #2]
 80013f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	200001c8 	.word	0x200001c8

08001408 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	4604      	mov	r4, r0
 8001410:	4608      	mov	r0, r1
 8001412:	4611      	mov	r1, r2
 8001414:	461a      	mov	r2, r3
 8001416:	4623      	mov	r3, r4
 8001418:	80fb      	strh	r3, [r7, #6]
 800141a:	4603      	mov	r3, r0
 800141c:	80bb      	strh	r3, [r7, #4]
 800141e:	460b      	mov	r3, r1
 8001420:	807b      	strh	r3, [r7, #2]
 8001422:	4613      	mov	r3, r2
 8001424:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8001426:	887b      	ldrh	r3, [r7, #2]
 8001428:	425b      	negs	r3, r3
 800142a:	b29b      	uxth	r3, r3
 800142c:	81fb      	strh	r3, [r7, #14]
 800142e:	e034      	b.n	800149a <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	425b      	negs	r3, r3
 8001434:	b29b      	uxth	r3, r3
 8001436:	81bb      	strh	r3, [r7, #12]
 8001438:	e024      	b.n	8001484 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 800143a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800143e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001442:	fb03 f202 	mul.w	r2, r3, r2
 8001446:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800144a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800144e:	fb01 f303 	mul.w	r3, r1, r3
 8001452:	441a      	add	r2, r3
 8001454:	887b      	ldrh	r3, [r7, #2]
 8001456:	8879      	ldrh	r1, [r7, #2]
 8001458:	fb01 f303 	mul.w	r3, r1, r3
 800145c:	429a      	cmp	r2, r3
 800145e:	dc0b      	bgt.n	8001478 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001460:	89ba      	ldrh	r2, [r7, #12]
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	4413      	add	r3, r2
 8001466:	b298      	uxth	r0, r3
 8001468:	89fa      	ldrh	r2, [r7, #14]
 800146a:	88bb      	ldrh	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	b29b      	uxth	r3, r3
 8001470:	883a      	ldrh	r2, [r7, #0]
 8001472:	4619      	mov	r1, r3
 8001474:	f7ff ffaa 	bl	80013cc <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8001478:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800147c:	b29b      	uxth	r3, r3
 800147e:	3301      	adds	r3, #1
 8001480:	b29b      	uxth	r3, r3
 8001482:	81bb      	strh	r3, [r7, #12]
 8001484:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001488:	887b      	ldrh	r3, [r7, #2]
 800148a:	429a      	cmp	r2, r3
 800148c:	ddd5      	ble.n	800143a <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 800148e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001492:	b29b      	uxth	r3, r3
 8001494:	3301      	adds	r3, #1
 8001496:	b29b      	uxth	r3, r3
 8001498:	81fb      	strh	r3, [r7, #14]
 800149a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800149e:	887b      	ldrh	r3, [r7, #2]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	ddc5      	ble.n	8001430 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 80014a4:	bf00      	nop
 80014a6:	bf00      	nop
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd90      	pop	{r4, r7, pc}
	...

080014b0 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	460a      	mov	r2, r1
 80014ba:	71fb      	strb	r3, [r7, #7]
 80014bc:	4613      	mov	r3, r2
 80014be:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10e      	bne.n	80014e4 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	e007      	b.n	80014dc <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 80014cc:	4908      	ldr	r1, [pc, #32]	@ (80014f0 <LCD_Clear+0x40>)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	88ba      	ldrh	r2, [r7, #4]
 80014d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	3301      	adds	r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80014e2:	d3f3      	bcc.n	80014cc <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80014e4:	bf00      	nop
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	200001c8 	.word	0x200001c8

080014f4 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80014fe:	4a04      	ldr	r2, [pc, #16]	@ (8001510 <LCD_SetTextColor+0x1c>)
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	8013      	strh	r3, [r2, #0]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	20000000 	.word	0x20000000

08001514 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 800151c:	4a04      	ldr	r2, [pc, #16]	@ (8001530 <LCD_SetFont+0x1c>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	200001c4 	.word	0x200001c4

08001534 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	603a      	str	r2, [r7, #0]
 800153e:	80fb      	strh	r3, [r7, #6]
 8001540:	460b      	mov	r3, r1
 8001542:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e04c      	b.n	80015ec <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	e03f      	b.n	80015d8 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	683a      	ldr	r2, [r7, #0]
 800155e:	4413      	add	r3, r2
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	4619      	mov	r1, r3
 8001564:	4b27      	ldr	r3, [pc, #156]	@ (8001604 <LCD_Draw_Char+0xd0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	889b      	ldrh	r3, [r3, #4]
 800156a:	4a27      	ldr	r2, [pc, #156]	@ (8001608 <LCD_Draw_Char+0xd4>)
 800156c:	fba2 2303 	umull	r2, r3, r2, r3
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	b29b      	uxth	r3, r3
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	2280      	movs	r2, #128	@ 0x80
 8001578:	409a      	lsls	r2, r3
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	fa42 f303 	asr.w	r3, r2, r3
 8001580:	400b      	ands	r3, r1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d104      	bne.n	8001590 <LCD_Draw_Char+0x5c>
 8001586:	4b1f      	ldr	r3, [pc, #124]	@ (8001604 <LCD_Draw_Char+0xd0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	889b      	ldrh	r3, [r3, #4]
 800158c:	2b0c      	cmp	r3, #12
 800158e:	d920      	bls.n	80015d2 <LCD_Draw_Char+0x9e>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	4413      	add	r3, r2
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	fa42 f303 	asr.w	r3, r2, r3
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d104      	bne.n	80015b4 <LCD_Draw_Char+0x80>
 80015aa:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <LCD_Draw_Char+0xd0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	889b      	ldrh	r3, [r3, #4]
 80015b0:	2b0c      	cmp	r3, #12
 80015b2:	d80e      	bhi.n	80015d2 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	4413      	add	r3, r2
 80015bc:	b298      	uxth	r0, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	88bb      	ldrh	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	4a10      	ldr	r2, [pc, #64]	@ (800160c <LCD_Draw_Char+0xd8>)
 80015ca:	8812      	ldrh	r2, [r2, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff fefd 	bl	80013cc <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	3301      	adds	r3, #1
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <LCD_Draw_Char+0xd0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	889b      	ldrh	r3, [r3, #4]
 80015de:	461a      	mov	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d3b8      	bcc.n	8001558 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <LCD_Draw_Char+0xd0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	88db      	ldrh	r3, [r3, #6]
 80015f2:	461a      	mov	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d3ab      	bcc.n	8001552 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 80015fa:	bf00      	nop
 80015fc:	bf00      	nop
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	200001c4 	.word	0x200001c4
 8001608:	aaaaaaab 	.word	0xaaaaaaab
 800160c:	20000000 	.word	0x20000000

08001610 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
 800161a:	460b      	mov	r3, r1
 800161c:	80bb      	strh	r3, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001622:	78fb      	ldrb	r3, [r7, #3]
 8001624:	3b20      	subs	r3, #32
 8001626:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <LCD_DisplayChar+0x40>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	78fb      	ldrb	r3, [r7, #3]
 8001630:	4907      	ldr	r1, [pc, #28]	@ (8001650 <LCD_DisplayChar+0x40>)
 8001632:	6809      	ldr	r1, [r1, #0]
 8001634:	88c9      	ldrh	r1, [r1, #6]
 8001636:	fb01 f303 	mul.w	r3, r1, r3
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	441a      	add	r2, r3
 800163e:	88b9      	ldrh	r1, [r7, #4]
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff76 	bl	8001534 <LCD_Draw_Char>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200001c4 	.word	0x200001c4

08001654 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001658:	b672      	cpsid	i
}
 800165a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <LCD_Error_Handler+0x8>

08001660 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001664:	f001 f93b 	bl	80028de <STMPE811_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b02      	cmp	r3, #2
 800166c:	d001      	beq.n	8001672 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 800166e:	bf00      	nop
 8001670:	e7fd      	b.n	800166e <InitializeLCDTouch+0xe>
  }
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}

08001676 <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f001 f9e5 	bl	8002a4e <STMPE811_ReadTouch>
 8001684:	4603      	mov	r3, r0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <DetermineTouchPosition>:

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f001 faa5 	bl	8002be6 <STMPE811_DetermineTouchPosition>
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80016a8:	f000 f9fe 	bl	8001aa8 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 80016ac:	20ca      	movs	r0, #202	@ 0xca
 80016ae:	f000 f943 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 80016b2:	20c3      	movs	r0, #195	@ 0xc3
 80016b4:	f000 f94d 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 80016b8:	2008      	movs	r0, #8
 80016ba:	f000 f94a 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 80016be:	2050      	movs	r0, #80	@ 0x50
 80016c0:	f000 f947 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 80016c4:	20cf      	movs	r0, #207	@ 0xcf
 80016c6:	f000 f937 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 80016ca:	2000      	movs	r0, #0
 80016cc:	f000 f941 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 80016d0:	20c1      	movs	r0, #193	@ 0xc1
 80016d2:	f000 f93e 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 80016d6:	2030      	movs	r0, #48	@ 0x30
 80016d8:	f000 f93b 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 80016dc:	20ed      	movs	r0, #237	@ 0xed
 80016de:	f000 f92b 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 80016e2:	2064      	movs	r0, #100	@ 0x64
 80016e4:	f000 f935 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 80016e8:	2003      	movs	r0, #3
 80016ea:	f000 f932 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 80016ee:	2012      	movs	r0, #18
 80016f0:	f000 f92f 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 80016f4:	2081      	movs	r0, #129	@ 0x81
 80016f6:	f000 f92c 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80016fa:	20e8      	movs	r0, #232	@ 0xe8
 80016fc:	f000 f91c 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001700:	2085      	movs	r0, #133	@ 0x85
 8001702:	f000 f926 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001706:	2000      	movs	r0, #0
 8001708:	f000 f923 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800170c:	2078      	movs	r0, #120	@ 0x78
 800170e:	f000 f920 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001712:	20cb      	movs	r0, #203	@ 0xcb
 8001714:	f000 f910 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001718:	2039      	movs	r0, #57	@ 0x39
 800171a:	f000 f91a 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 800171e:	202c      	movs	r0, #44	@ 0x2c
 8001720:	f000 f917 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f914 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 800172a:	2034      	movs	r0, #52	@ 0x34
 800172c:	f000 f911 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001730:	2002      	movs	r0, #2
 8001732:	f000 f90e 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001736:	20f7      	movs	r0, #247	@ 0xf7
 8001738:	f000 f8fe 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 800173c:	2020      	movs	r0, #32
 800173e:	f000 f908 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001742:	20ea      	movs	r0, #234	@ 0xea
 8001744:	f000 f8f8 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001748:	2000      	movs	r0, #0
 800174a:	f000 f902 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800174e:	2000      	movs	r0, #0
 8001750:	f000 f8ff 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001754:	20b1      	movs	r0, #177	@ 0xb1
 8001756:	f000 f8ef 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800175a:	2000      	movs	r0, #0
 800175c:	f000 f8f9 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001760:	201b      	movs	r0, #27
 8001762:	f000 f8f6 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001766:	20b6      	movs	r0, #182	@ 0xb6
 8001768:	f000 f8e6 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 800176c:	200a      	movs	r0, #10
 800176e:	f000 f8f0 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001772:	20a2      	movs	r0, #162	@ 0xa2
 8001774:	f000 f8ed 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001778:	20c0      	movs	r0, #192	@ 0xc0
 800177a:	f000 f8dd 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800177e:	2010      	movs	r0, #16
 8001780:	f000 f8e7 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001784:	20c1      	movs	r0, #193	@ 0xc1
 8001786:	f000 f8d7 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800178a:	2010      	movs	r0, #16
 800178c:	f000 f8e1 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001790:	20c5      	movs	r0, #197	@ 0xc5
 8001792:	f000 f8d1 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001796:	2045      	movs	r0, #69	@ 0x45
 8001798:	f000 f8db 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 800179c:	2015      	movs	r0, #21
 800179e:	f000 f8d8 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 80017a2:	20c7      	movs	r0, #199	@ 0xc7
 80017a4:	f000 f8c8 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 80017a8:	2090      	movs	r0, #144	@ 0x90
 80017aa:	f000 f8d2 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 80017ae:	2036      	movs	r0, #54	@ 0x36
 80017b0:	f000 f8c2 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 80017b4:	20c8      	movs	r0, #200	@ 0xc8
 80017b6:	f000 f8cc 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 80017ba:	20f2      	movs	r0, #242	@ 0xf2
 80017bc:	f000 f8bc 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 f8c6 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 80017c6:	20b0      	movs	r0, #176	@ 0xb0
 80017c8:	f000 f8b6 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 80017cc:	20c2      	movs	r0, #194	@ 0xc2
 80017ce:	f000 f8c0 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80017d2:	20b6      	movs	r0, #182	@ 0xb6
 80017d4:	f000 f8b0 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80017d8:	200a      	movs	r0, #10
 80017da:	f000 f8ba 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 80017de:	20a7      	movs	r0, #167	@ 0xa7
 80017e0:	f000 f8b7 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 80017e4:	2027      	movs	r0, #39	@ 0x27
 80017e6:	f000 f8b4 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80017ea:	2004      	movs	r0, #4
 80017ec:	f000 f8b1 	bl	8001952 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 80017f0:	202a      	movs	r0, #42	@ 0x2a
 80017f2:	f000 f8a1 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f8ab 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f000 f8a8 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001802:	2000      	movs	r0, #0
 8001804:	f000 f8a5 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001808:	20ef      	movs	r0, #239	@ 0xef
 800180a:	f000 f8a2 	bl	8001952 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 800180e:	202b      	movs	r0, #43	@ 0x2b
 8001810:	f000 f892 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f000 f89c 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f899 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001820:	2001      	movs	r0, #1
 8001822:	f000 f896 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001826:	203f      	movs	r0, #63	@ 0x3f
 8001828:	f000 f893 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 800182c:	20f6      	movs	r0, #246	@ 0xf6
 800182e:	f000 f883 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001832:	2001      	movs	r0, #1
 8001834:	f000 f88d 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f000 f88a 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 800183e:	2006      	movs	r0, #6
 8001840:	f000 f887 	bl	8001952 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001844:	202c      	movs	r0, #44	@ 0x2c
 8001846:	f000 f877 	bl	8001938 <ili9341_Write_Reg>
  LCD_Delay(200);
 800184a:	20c8      	movs	r0, #200	@ 0xc8
 800184c:	f000 f9e8 	bl	8001c20 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001850:	2026      	movs	r0, #38	@ 0x26
 8001852:	f000 f871 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001856:	2001      	movs	r0, #1
 8001858:	f000 f87b 	bl	8001952 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 800185c:	20e0      	movs	r0, #224	@ 0xe0
 800185e:	f000 f86b 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001862:	200f      	movs	r0, #15
 8001864:	f000 f875 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001868:	2029      	movs	r0, #41	@ 0x29
 800186a:	f000 f872 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 800186e:	2024      	movs	r0, #36	@ 0x24
 8001870:	f000 f86f 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001874:	200c      	movs	r0, #12
 8001876:	f000 f86c 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800187a:	200e      	movs	r0, #14
 800187c:	f000 f869 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001880:	2009      	movs	r0, #9
 8001882:	f000 f866 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001886:	204e      	movs	r0, #78	@ 0x4e
 8001888:	f000 f863 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800188c:	2078      	movs	r0, #120	@ 0x78
 800188e:	f000 f860 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001892:	203c      	movs	r0, #60	@ 0x3c
 8001894:	f000 f85d 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001898:	2009      	movs	r0, #9
 800189a:	f000 f85a 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 800189e:	2013      	movs	r0, #19
 80018a0:	f000 f857 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80018a4:	2005      	movs	r0, #5
 80018a6:	f000 f854 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80018aa:	2017      	movs	r0, #23
 80018ac:	f000 f851 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80018b0:	2011      	movs	r0, #17
 80018b2:	f000 f84e 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80018b6:	2000      	movs	r0, #0
 80018b8:	f000 f84b 	bl	8001952 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80018bc:	20e1      	movs	r0, #225	@ 0xe1
 80018be:	f000 f83b 	bl	8001938 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f000 f845 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80018c8:	2016      	movs	r0, #22
 80018ca:	f000 f842 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80018ce:	201b      	movs	r0, #27
 80018d0:	f000 f83f 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80018d4:	2004      	movs	r0, #4
 80018d6:	f000 f83c 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80018da:	2011      	movs	r0, #17
 80018dc:	f000 f839 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80018e0:	2007      	movs	r0, #7
 80018e2:	f000 f836 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80018e6:	2031      	movs	r0, #49	@ 0x31
 80018e8:	f000 f833 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80018ec:	2033      	movs	r0, #51	@ 0x33
 80018ee:	f000 f830 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80018f2:	2042      	movs	r0, #66	@ 0x42
 80018f4:	f000 f82d 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80018f8:	2005      	movs	r0, #5
 80018fa:	f000 f82a 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80018fe:	200c      	movs	r0, #12
 8001900:	f000 f827 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001904:	200a      	movs	r0, #10
 8001906:	f000 f824 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800190a:	2028      	movs	r0, #40	@ 0x28
 800190c:	f000 f821 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001910:	202f      	movs	r0, #47	@ 0x2f
 8001912:	f000 f81e 	bl	8001952 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001916:	200f      	movs	r0, #15
 8001918:	f000 f81b 	bl	8001952 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 800191c:	2011      	movs	r0, #17
 800191e:	f000 f80b 	bl	8001938 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001922:	20c8      	movs	r0, #200	@ 0xc8
 8001924:	f000 f97c 	bl	8001c20 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001928:	2029      	movs	r0, #41	@ 0x29
 800192a:	f000 f805 	bl	8001938 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 800192e:	202c      	movs	r0, #44	@ 0x2c
 8001930:	f000 f802 	bl	8001938 <ili9341_Write_Reg>
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	4618      	mov	r0, r3
 8001946:	f000 f949 	bl	8001bdc <LCD_IO_WriteReg>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	4603      	mov	r3, r0
 800195a:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f91a 	bl	8001b98 <LCD_IO_WriteData>
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001970:	4819      	ldr	r0, [pc, #100]	@ (80019d8 <SPI_Init+0x6c>)
 8001972:	f004 fc34 	bl	80061de <HAL_SPI_GetState>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d12b      	bne.n	80019d4 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <SPI_Init+0x6c>)
 800197e:	4a17      	ldr	r2, [pc, #92]	@ (80019dc <SPI_Init+0x70>)
 8001980:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <SPI_Init+0x6c>)
 8001984:	2218      	movs	r2, #24
 8001986:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <SPI_Init+0x6c>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800198e:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <SPI_Init+0x6c>)
 8001990:	2200      	movs	r2, #0
 8001992:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001994:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <SPI_Init+0x6c>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <SPI_Init+0x6c>)
 800199c:	2200      	movs	r2, #0
 800199e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80019a0:	4b0d      	ldr	r3, [pc, #52]	@ (80019d8 <SPI_Init+0x6c>)
 80019a2:	2207      	movs	r2, #7
 80019a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <SPI_Init+0x6c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <SPI_Init+0x6c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <SPI_Init+0x6c>)
 80019b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019b8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <SPI_Init+0x6c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <SPI_Init+0x6c>)
 80019c2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019c6:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80019c8:	4803      	ldr	r0, [pc, #12]	@ (80019d8 <SPI_Init+0x6c>)
 80019ca:	f000 f833 	bl	8001a34 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80019ce:	4802      	ldr	r0, [pc, #8]	@ (80019d8 <SPI_Init+0x6c>)
 80019d0:	f004 fa10 	bl	8005df4 <HAL_SPI_Init>
  }
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200259c8 	.word	0x200259c8
 80019dc:	40015000 	.word	0x40015000

080019e0 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <SPI_Write+0x34>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	1db9      	adds	r1, r7, #6
 80019f4:	2201      	movs	r2, #1
 80019f6:	4808      	ldr	r0, [pc, #32]	@ (8001a18 <SPI_Write+0x38>)
 80019f8:	f004 faad 	bl	8005f56 <HAL_SPI_Transmit>
 80019fc:	4603      	mov	r3, r0
 80019fe:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001a06:	f000 f809 	bl	8001a1c <SPI_Error>
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000014 	.word	0x20000014
 8001a18:	200259c8 	.word	0x200259c8

08001a1c <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001a20:	4803      	ldr	r0, [pc, #12]	@ (8001a30 <SPI_Error+0x14>)
 8001a22:	f004 fa70 	bl	8005f06 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001a26:	f7ff ffa1 	bl	800196c <SPI_Init>
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200259c8 	.word	0x200259c8

08001a34 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	@ 0x28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a44:	4a16      	ldr	r2, [pc, #88]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a62:	f043 0320 	orr.w	r3, r3, #32
 8001a66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a68:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa0 <SPI_MspInit+0x6c>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	f003 0320 	and.w	r3, r3, #32
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001a74:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001a82:	2301      	movs	r3, #1
 8001a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001a86:	2305      	movs	r3, #5
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4804      	ldr	r0, [pc, #16]	@ (8001aa4 <SPI_MspInit+0x70>)
 8001a92:	f001 fcd3 	bl	800343c <HAL_GPIO_Init>
}
 8001a96:	bf00      	nop
 8001a98:	3728      	adds	r7, #40	@ 0x28
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40021400 	.word	0x40021400

08001aa8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001aae:	4b36      	ldr	r3, [pc, #216]	@ (8001b88 <LCD_IO_Init+0xe0>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d164      	bne.n	8001b80 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001ab6:	4b34      	ldr	r3, [pc, #208]	@ (8001b88 <LCD_IO_Init+0xe0>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b32      	ldr	r3, [pc, #200]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	4a31      	ldr	r2, [pc, #196]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001ac6:	f043 0308 	orr.w	r3, r3, #8
 8001aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001acc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	f003 0308 	and.w	r3, r3, #8
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001ad8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001adc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	4619      	mov	r1, r3
 8001af0:	4827      	ldr	r0, [pc, #156]	@ (8001b90 <LCD_IO_Init+0xe8>)
 8001af2:	f001 fca3 	bl	800343c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
 8001afa:	4b24      	ldr	r3, [pc, #144]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	4a23      	ldr	r2, [pc, #140]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001b00:	f043 0308 	orr.w	r3, r3, #8
 8001b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b06:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b16:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b20:	2302      	movs	r3, #2
 8001b22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4819      	ldr	r0, [pc, #100]	@ (8001b90 <LCD_IO_Init+0xe8>)
 8001b2c:	f001 fc86 	bl	800343c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001b30:	2300      	movs	r3, #0
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b38:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001b3a:	f043 0304 	orr.w	r3, r3, #4
 8001b3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b40:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <LCD_IO_Init+0xe4>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	603b      	str	r3, [r7, #0]
 8001b4a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001b4c:	2304      	movs	r3, #4
 8001b4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b50:	2301      	movs	r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4619      	mov	r1, r3
 8001b62:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <LCD_IO_Init+0xec>)
 8001b64:	f001 fc6a 	bl	800343c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2104      	movs	r1, #4
 8001b6c:	4809      	ldr	r0, [pc, #36]	@ (8001b94 <LCD_IO_Init+0xec>)
 8001b6e:	f001 ff1d 	bl	80039ac <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001b72:	2201      	movs	r2, #1
 8001b74:	2104      	movs	r1, #4
 8001b76:	4807      	ldr	r0, [pc, #28]	@ (8001b94 <LCD_IO_Init+0xec>)
 8001b78:	f001 ff18 	bl	80039ac <HAL_GPIO_WritePin>

    SPI_Init();
 8001b7c:	f7ff fef6 	bl	800196c <SPI_Init>
  }
}
 8001b80:	bf00      	nop
 8001b82:	3720      	adds	r7, #32
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20025a20 	.word	0x20025a20
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020c00 	.word	0x40020c00
 8001b94:	40020800 	.word	0x40020800

08001b98 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba8:	480a      	ldr	r0, [pc, #40]	@ (8001bd4 <LCD_IO_WriteData+0x3c>)
 8001baa:	f001 feff 	bl	80039ac <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	4809      	ldr	r0, [pc, #36]	@ (8001bd8 <LCD_IO_WriteData+0x40>)
 8001bb4:	f001 fefa 	bl	80039ac <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ff10 	bl	80019e0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	4804      	ldr	r0, [pc, #16]	@ (8001bd8 <LCD_IO_WriteData+0x40>)
 8001bc6:	f001 fef1 	bl	80039ac <HAL_GPIO_WritePin>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40020c00 	.word	0x40020c00
 8001bd8:	40020800 	.word	0x40020800

08001bdc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bec:	480a      	ldr	r0, [pc, #40]	@ (8001c18 <LCD_IO_WriteReg+0x3c>)
 8001bee:	f001 fedd 	bl	80039ac <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2104      	movs	r1, #4
 8001bf6:	4809      	ldr	r0, [pc, #36]	@ (8001c1c <LCD_IO_WriteReg+0x40>)
 8001bf8:	f001 fed8 	bl	80039ac <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff feed 	bl	80019e0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c06:	2201      	movs	r2, #1
 8001c08:	2104      	movs	r1, #4
 8001c0a:	4804      	ldr	r0, [pc, #16]	@ (8001c1c <LCD_IO_WriteReg+0x40>)
 8001c0c:	f001 fece 	bl	80039ac <HAL_GPIO_WritePin>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40020c00 	.word	0x40020c00
 8001c1c:	40020800 	.word	0x40020800

08001c20 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f001 fafd 	bl	8003228 <HAL_Delay>
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c3a:	f001 fa83 	bl	8003144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c3e:	f000 f817 	bl	8001c70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c42:	f000 fa07 	bl	8002054 <MX_GPIO_Init>
  MX_LTDC_Init();
 8001c46:	f000 f8bd 	bl	8001dc4 <MX_LTDC_Init>
  MX_RNG_Init();
 8001c4a:	f000 f96d 	bl	8001f28 <MX_RNG_Init>
  MX_TIM2_Init();
 8001c4e:	f000 f9b5 	bl	8001fbc <MX_TIM2_Init>
  MX_SPI5_Init();
 8001c52:	f000 f97d 	bl	8001f50 <MX_SPI5_Init>
  MX_I2C3_Init();
 8001c56:	f000 f875 	bl	8001d44 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 8001c5a:	f7fe fcb7 	bl	80005cc <ApplicationInit>
  ApplicationFirstScreen();
 8001c5e:	f7fe fccd 	bl	80005fc <ApplicationFirstScreen>

  //LCD_Visual_Demo();
  HAL_Delay(5000);
 8001c62:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001c66:	f001 fadf 	bl	8003228 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  LCD_Touch_Polling_Demo();
 8001c6a:	f7fe fcdb 	bl	8000624 <LCD_Touch_Polling_Demo>
 8001c6e:	e7fc      	b.n	8001c6a <main+0x34>

08001c70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b094      	sub	sp, #80	@ 0x50
 8001c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c76:	f107 0320 	add.w	r3, r7, #32
 8001c7a:	2230      	movs	r2, #48	@ 0x30
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f005 f9d8 	bl	8007034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	4a27      	ldr	r2, [pc, #156]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca4:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <SystemClock_Config+0xd0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a21      	ldr	r2, [pc, #132]	@ (8001d40 <SystemClock_Config+0xd0>)
 8001cba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d40 <SystemClock_Config+0xd0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ce4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001ce8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cea:	2302      	movs	r3, #2
 8001cec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cee:	2307      	movs	r3, #7
 8001cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf2:	f107 0320 	add.w	r3, r7, #32
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f003 f9b8 	bl	800506c <HAL_RCC_OscConfig>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001d02:	f000 fb55 	bl	80023b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d06:	230f      	movs	r3, #15
 8001d08:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d12:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	2105      	movs	r1, #5
 8001d24:	4618      	mov	r0, r3
 8001d26:	f003 fc19 	bl	800555c <HAL_RCC_ClockConfig>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001d30:	f000 fb3e 	bl	80023b0 <Error_Handler>
  }
}
 8001d34:	bf00      	nop
 8001d36:	3750      	adds	r7, #80	@ 0x50
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40007000 	.word	0x40007000

08001d44 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001d48:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dbc <MX_I2C3_Init+0x78>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d50:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc0 <MX_I2C3_Init+0x7c>)
 8001d52:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d54:	4b18      	ldr	r3, [pc, #96]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001d5a:	4b17      	ldr	r3, [pc, #92]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d60:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d66:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d68:	4b13      	ldr	r3, [pc, #76]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001d6e:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d74:	4b10      	ldr	r3, [pc, #64]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001d80:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d82:	f001 fe2d 	bl	80039e0 <HAL_I2C_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001d8c:	f000 fb10 	bl	80023b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d90:	2100      	movs	r1, #0
 8001d92:	4809      	ldr	r0, [pc, #36]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001d94:	f002 fe48 	bl	8004a28 <HAL_I2CEx_ConfigAnalogFilter>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001d9e:	f000 fb07 	bl	80023b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001da2:	2100      	movs	r1, #0
 8001da4:	4804      	ldr	r0, [pc, #16]	@ (8001db8 <MX_I2C3_Init+0x74>)
 8001da6:	f002 fe7b 	bl	8004aa0 <HAL_I2CEx_ConfigDigitalFilter>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001db0:	f000 fafe 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20025a24 	.word	0x20025a24
 8001dbc:	40005c00 	.word	0x40005c00
 8001dc0:	000186a0 	.word	0x000186a0

08001dc4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b09a      	sub	sp, #104	@ 0x68
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001dca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001dce:	2234      	movs	r2, #52	@ 0x34
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f005 f92e 	bl	8007034 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001dd8:	463b      	mov	r3, r7
 8001dda:	2234      	movs	r2, #52	@ 0x34
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f005 f928 	bl	8007034 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001de4:	4b4e      	ldr	r3, [pc, #312]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001de6:	4a4f      	ldr	r2, [pc, #316]	@ (8001f24 <MX_LTDC_Init+0x160>)
 8001de8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001dea:	4b4d      	ldr	r3, [pc, #308]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001df0:	4b4b      	ldr	r3, [pc, #300]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001df6:	4b4a      	ldr	r3, [pc, #296]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001dfc:	4b48      	ldr	r3, [pc, #288]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e04:	2207      	movs	r2, #7
 8001e06:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001e08:	4b45      	ldr	r3, [pc, #276]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001e0e:	4b44      	ldr	r3, [pc, #272]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e10:	220e      	movs	r2, #14
 8001e12:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001e14:	4b42      	ldr	r3, [pc, #264]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e16:	2205      	movs	r2, #5
 8001e18:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001e1a:	4b41      	ldr	r3, [pc, #260]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e1c:	f240 228e 	movw	r2, #654	@ 0x28e
 8001e20:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001e22:	4b3f      	ldr	r3, [pc, #252]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e24:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8001e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e2c:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001e30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001e32:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e34:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8001e38:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001e3a:	4b39      	ldr	r3, [pc, #228]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001e4a:	4b35      	ldr	r3, [pc, #212]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001e52:	4833      	ldr	r0, [pc, #204]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001e54:	f002 fe64 	bl	8004b20 <HAL_LTDC_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001e5e:	f000 faa7 	bl	80023b0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001e72:	2300      	movs	r3, #0
 8001e74:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001e7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e82:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001e84:	2305      	movs	r3, #5
 8001e86:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001ea6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001eaa:	2200      	movs	r2, #0
 8001eac:	4619      	mov	r1, r3
 8001eae:	481c      	ldr	r0, [pc, #112]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001eb0:	f002 ff06 	bl	8004cc0 <HAL_LTDC_ConfigLayer>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001eba:	f000 fa79 	bl	80023b0 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ede:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001ee0:	2305      	movs	r3, #5
 8001ee2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001f02:	463b      	mov	r3, r7
 8001f04:	2201      	movs	r2, #1
 8001f06:	4619      	mov	r1, r3
 8001f08:	4805      	ldr	r0, [pc, #20]	@ (8001f20 <MX_LTDC_Init+0x15c>)
 8001f0a:	f002 fed9 	bl	8004cc0 <HAL_LTDC_ConfigLayer>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001f14:	f000 fa4c 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001f18:	bf00      	nop
 8001f1a:	3768      	adds	r7, #104	@ 0x68
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20025a78 	.word	0x20025a78
 8001f24:	40016800 	.word	0x40016800

08001f28 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001f2c:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <MX_RNG_Init+0x20>)
 8001f2e:	4a07      	ldr	r2, [pc, #28]	@ (8001f4c <MX_RNG_Init+0x24>)
 8001f30:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001f32:	4805      	ldr	r0, [pc, #20]	@ (8001f48 <MX_RNG_Init+0x20>)
 8001f34:	f003 fede 	bl	8005cf4 <HAL_RNG_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001f3e:	f000 fa37 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20025b20 	.word	0x20025b20
 8001f4c:	50060800 	.word	0x50060800

08001f50 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f54:	4b17      	ldr	r3, [pc, #92]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f56:	4a18      	ldr	r2, [pc, #96]	@ (8001fb8 <MX_SPI5_Init+0x68>)
 8001f58:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f5a:	4b16      	ldr	r3, [pc, #88]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f60:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f62:	4b14      	ldr	r3, [pc, #80]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f68:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f6e:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f74:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f80:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f82:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f88:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f8e:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f94:	4b07      	ldr	r3, [pc, #28]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f9a:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001f9c:	220a      	movs	r2, #10
 8001f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fa0:	4804      	ldr	r0, [pc, #16]	@ (8001fb4 <MX_SPI5_Init+0x64>)
 8001fa2:	f003 ff27 	bl	8005df4 <HAL_SPI_Init>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001fac:	f000 fa00 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20025b30 	.word	0x20025b30
 8001fb8:	40015000 	.word	0x40015000

08001fbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd0:	463b      	mov	r3, r7
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001fda:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fde:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fec:	4b18      	ldr	r3, [pc, #96]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001fee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ff2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <MX_TIM2_Init+0x94>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002000:	4813      	ldr	r0, [pc, #76]	@ (8002050 <MX_TIM2_Init+0x94>)
 8002002:	f004 f9d7 	bl	80063b4 <HAL_TIM_Base_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800200c:	f000 f9d0 	bl	80023b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002014:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002016:	f107 0308 	add.w	r3, r7, #8
 800201a:	4619      	mov	r1, r3
 800201c:	480c      	ldr	r0, [pc, #48]	@ (8002050 <MX_TIM2_Init+0x94>)
 800201e:	f004 fa18 	bl	8006452 <HAL_TIM_ConfigClockSource>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002028:	f000 f9c2 	bl	80023b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202c:	2300      	movs	r3, #0
 800202e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002030:	2300      	movs	r3, #0
 8002032:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002034:	463b      	mov	r3, r7
 8002036:	4619      	mov	r1, r3
 8002038:	4805      	ldr	r0, [pc, #20]	@ (8002050 <MX_TIM2_Init+0x94>)
 800203a:	f004 fc17 	bl	800686c <HAL_TIMEx_MasterConfigSynchronization>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002044:	f000 f9b4 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002048:	bf00      	nop
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20025b88 	.word	0x20025b88

08002054 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08e      	sub	sp, #56	@ 0x38
 8002058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]
 8002066:	60da      	str	r2, [r3, #12]
 8002068:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
 800206e:	4bb2      	ldr	r3, [pc, #712]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4ab1      	ldr	r2, [pc, #708]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002074:	f043 0304 	orr.w	r3, r3, #4
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
 800207a:	4baf      	ldr	r3, [pc, #700]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	623b      	str	r3, [r7, #32]
 8002084:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
 800208a:	4bab      	ldr	r3, [pc, #684]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4aaa      	ldr	r2, [pc, #680]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002090:	f043 0320 	orr.w	r3, r3, #32
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4ba8      	ldr	r3, [pc, #672]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0320 	and.w	r3, r3, #32
 800209e:	61fb      	str	r3, [r7, #28]
 80020a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
 80020a6:	4ba4      	ldr	r3, [pc, #656]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4aa3      	ldr	r2, [pc, #652]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4ba1      	ldr	r3, [pc, #644]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ba:	61bb      	str	r3, [r7, #24]
 80020bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	4b9d      	ldr	r3, [pc, #628]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	4a9c      	ldr	r2, [pc, #624]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ce:	4b9a      	ldr	r3, [pc, #616]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
 80020de:	4b96      	ldr	r3, [pc, #600]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a95      	ldr	r2, [pc, #596]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020e4:	f043 0302 	orr.w	r3, r3, #2
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b93      	ldr	r3, [pc, #588]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	4b8f      	ldr	r3, [pc, #572]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a8e      	ldr	r2, [pc, #568]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b8c      	ldr	r3, [pc, #560]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	4b88      	ldr	r3, [pc, #544]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	4a87      	ldr	r2, [pc, #540]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 800211c:	f043 0310 	orr.w	r3, r3, #16
 8002120:	6313      	str	r3, [r2, #48]	@ 0x30
 8002122:	4b85      	ldr	r3, [pc, #532]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	4b81      	ldr	r3, [pc, #516]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a80      	ldr	r2, [pc, #512]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002138:	f043 0308 	orr.w	r3, r3, #8
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
 800213e:	4b7e      	ldr	r3, [pc, #504]	@ (8002338 <MX_GPIO_Init+0x2e4>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	607b      	str	r3, [r7, #4]
 8002148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800214a:	2200      	movs	r2, #0
 800214c:	2116      	movs	r1, #22
 800214e:	487b      	ldr	r0, [pc, #492]	@ (800233c <MX_GPIO_Init+0x2e8>)
 8002150:	f001 fc2c 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002154:	2200      	movs	r2, #0
 8002156:	2180      	movs	r1, #128	@ 0x80
 8002158:	4879      	ldr	r0, [pc, #484]	@ (8002340 <MX_GPIO_Init+0x2ec>)
 800215a:	f001 fc27 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002164:	4877      	ldr	r0, [pc, #476]	@ (8002344 <MX_GPIO_Init+0x2f0>)
 8002166:	f001 fc21 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002170:	4875      	ldr	r0, [pc, #468]	@ (8002348 <MX_GPIO_Init+0x2f4>)
 8002172:	f001 fc1b 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002176:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002184:	2303      	movs	r3, #3
 8002186:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002188:	230c      	movs	r3, #12
 800218a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800218c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002190:	4619      	mov	r1, r3
 8002192:	486e      	ldr	r0, [pc, #440]	@ (800234c <MX_GPIO_Init+0x2f8>)
 8002194:	f001 f952 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002198:	2301      	movs	r3, #1
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a4:	2303      	movs	r3, #3
 80021a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021a8:	230c      	movs	r3, #12
 80021aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80021ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021b0:	4619      	mov	r1, r3
 80021b2:	4862      	ldr	r0, [pc, #392]	@ (800233c <MX_GPIO_Init+0x2e8>)
 80021b4:	f001 f942 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80021b8:	2316      	movs	r3, #22
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021bc:	2301      	movs	r3, #1
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021cc:	4619      	mov	r1, r3
 80021ce:	485b      	ldr	r0, [pc, #364]	@ (800233c <MX_GPIO_Init+0x2e8>)
 80021d0:	f001 f934 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80021d4:	f248 0307 	movw	r3, #32775	@ 0x8007
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021da:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80021de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e8:	4619      	mov	r1, r3
 80021ea:	4855      	ldr	r0, [pc, #340]	@ (8002340 <MX_GPIO_Init+0x2ec>)
 80021ec:	f001 f926 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80021f0:	2380      	movs	r3, #128	@ 0x80
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002200:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002204:	4619      	mov	r1, r3
 8002206:	484e      	ldr	r0, [pc, #312]	@ (8002340 <MX_GPIO_Init+0x2ec>)
 8002208:	f001 f918 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800220c:	2320      	movs	r3, #32
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002210:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002214:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800221a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800221e:	4619      	mov	r1, r3
 8002220:	4846      	ldr	r0, [pc, #280]	@ (800233c <MX_GPIO_Init+0x2e8>)
 8002222:	f001 f90b 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002226:	2304      	movs	r3, #4
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222a:	2300      	movs	r3, #0
 800222c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002236:	4619      	mov	r1, r3
 8002238:	4845      	ldr	r0, [pc, #276]	@ (8002350 <MX_GPIO_Init+0x2fc>)
 800223a:	f001 f8ff 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800223e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224c:	2303      	movs	r3, #3
 800224e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002250:	230c      	movs	r3, #12
 8002252:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002258:	4619      	mov	r1, r3
 800225a:	483b      	ldr	r0, [pc, #236]	@ (8002348 <MX_GPIO_Init+0x2f4>)
 800225c:	f001 f8ee 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002260:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226e:	2303      	movs	r3, #3
 8002270:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002272:	230c      	movs	r3, #12
 8002274:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800227a:	4619      	mov	r1, r3
 800227c:	4835      	ldr	r0, [pc, #212]	@ (8002354 <MX_GPIO_Init+0x300>)
 800227e:	f001 f8dd 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002282:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002294:	230c      	movs	r3, #12
 8002296:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800229c:	4619      	mov	r1, r3
 800229e:	482c      	ldr	r0, [pc, #176]	@ (8002350 <MX_GPIO_Init+0x2fc>)
 80022a0:	f001 f8cc 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80022a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022aa:	2300      	movs	r3, #0
 80022ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80022b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022b6:	4619      	mov	r1, r3
 80022b8:	4825      	ldr	r0, [pc, #148]	@ (8002350 <MX_GPIO_Init+0x2fc>)
 80022ba:	f001 f8bf 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80022be:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022cc:	2303      	movs	r3, #3
 80022ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80022d0:	230c      	movs	r3, #12
 80022d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022d8:	4619      	mov	r1, r3
 80022da:	481a      	ldr	r0, [pc, #104]	@ (8002344 <MX_GPIO_Init+0x2f0>)
 80022dc:	f001 f8ae 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80022e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e6:	2300      	movs	r3, #0
 80022e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f2:	4619      	mov	r1, r3
 80022f4:	4813      	ldr	r0, [pc, #76]	@ (8002344 <MX_GPIO_Init+0x2f0>)
 80022f6:	f001 f8a1 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80022fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002300:	2301      	movs	r3, #1
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800230c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002310:	4619      	mov	r1, r3
 8002312:	480c      	ldr	r0, [pc, #48]	@ (8002344 <MX_GPIO_Init+0x2f0>)
 8002314:	f001 f892 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002318:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800232a:	2307      	movs	r3, #7
 800232c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002332:	4619      	mov	r1, r3
 8002334:	e010      	b.n	8002358 <MX_GPIO_Init+0x304>
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	40020800 	.word	0x40020800
 8002340:	40020000 	.word	0x40020000
 8002344:	40020c00 	.word	0x40020c00
 8002348:	40021800 	.word	0x40021800
 800234c:	40021400 	.word	0x40021400
 8002350:	40020400 	.word	0x40020400
 8002354:	40021000 	.word	0x40021000
 8002358:	4812      	ldr	r0, [pc, #72]	@ (80023a4 <MX_GPIO_Init+0x350>)
 800235a:	f001 f86f 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800235e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002364:	2301      	movs	r3, #1
 8002366:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002374:	4619      	mov	r1, r3
 8002376:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <MX_GPIO_Init+0x354>)
 8002378:	f001 f860 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800237c:	2360      	movs	r3, #96	@ 0x60
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2302      	movs	r3, #2
 8002382:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002388:	2303      	movs	r3, #3
 800238a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800238c:	230c      	movs	r3, #12
 800238e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002390:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002394:	4619      	mov	r1, r3
 8002396:	4805      	ldr	r0, [pc, #20]	@ (80023ac <MX_GPIO_Init+0x358>)
 8002398:	f001 f850 	bl	800343c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800239c:	bf00      	nop
 800239e:	3738      	adds	r7, #56	@ 0x38
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40020000 	.word	0x40020000
 80023a8:	40021800 	.word	0x40021800
 80023ac:	40020400 	.word	0x40020400

080023b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80023b4:	b672      	cpsid	i
}
 80023b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <Error_Handler+0x8>

080023bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	4b10      	ldr	r3, [pc, #64]	@ (8002408 <HAL_MspInit+0x4c>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	4a0f      	ldr	r2, [pc, #60]	@ (8002408 <HAL_MspInit+0x4c>)
 80023cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002408 <HAL_MspInit+0x4c>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	603b      	str	r3, [r7, #0]
 80023e2:	4b09      	ldr	r3, [pc, #36]	@ (8002408 <HAL_MspInit+0x4c>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e6:	4a08      	ldr	r2, [pc, #32]	@ (8002408 <HAL_MspInit+0x4c>)
 80023e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_MspInit+0x4c>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	603b      	str	r3, [r7, #0]
 80023f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023fa:	2007      	movs	r0, #7
 80023fc:	f000 ffea 	bl	80033d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40023800 	.word	0x40023800

0800240c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	@ 0x28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a29      	ldr	r2, [pc, #164]	@ (80024d0 <HAL_I2C_MspInit+0xc4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d14b      	bne.n	80024c6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	4b28      	ldr	r3, [pc, #160]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a27      	ldr	r2, [pc, #156]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 8002438:	f043 0304 	orr.w	r3, r3, #4
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b25      	ldr	r3, [pc, #148]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	4b21      	ldr	r3, [pc, #132]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	4a20      	ldr	r2, [pc, #128]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6313      	str	r3, [r2, #48]	@ 0x30
 800245a:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002466:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800246a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800246c:	2312      	movs	r3, #18
 800246e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002478:	2304      	movs	r3, #4
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 0314 	add.w	r3, r7, #20
 8002480:	4619      	mov	r1, r3
 8002482:	4815      	ldr	r0, [pc, #84]	@ (80024d8 <HAL_I2C_MspInit+0xcc>)
 8002484:	f000 ffda 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800248e:	2312      	movs	r3, #18
 8002490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2300      	movs	r3, #0
 8002498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800249a:	2304      	movs	r3, #4
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	4619      	mov	r1, r3
 80024a4:	480d      	ldr	r0, [pc, #52]	@ (80024dc <HAL_I2C_MspInit+0xd0>)
 80024a6:	f000 ffc9 	bl	800343c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	4b09      	ldr	r3, [pc, #36]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	4a08      	ldr	r2, [pc, #32]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 80024b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <HAL_I2C_MspInit+0xc8>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80024c6:	bf00      	nop
 80024c8:	3728      	adds	r7, #40	@ 0x28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40005c00 	.word	0x40005c00
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020800 	.word	0x40020800
 80024dc:	40020000 	.word	0x40020000

080024e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b09a      	sub	sp, #104	@ 0x68
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024fc:	2230      	movs	r2, #48	@ 0x30
 80024fe:	2100      	movs	r1, #0
 8002500:	4618      	mov	r0, r3
 8002502:	f004 fd97 	bl	8007034 <memset>
  if(hltdc->Instance==LTDC)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a81      	ldr	r2, [pc, #516]	@ (8002710 <HAL_LTDC_MspInit+0x230>)
 800250c:	4293      	cmp	r3, r2
 800250e:	f040 80fb 	bne.w	8002708 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002512:	2308      	movs	r3, #8
 8002514:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002516:	23c8      	movs	r3, #200	@ 0xc8
 8002518:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800251a:	2302      	movs	r3, #2
 800251c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 800251e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002522:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002528:	4618      	mov	r0, r3
 800252a:	f003 fa23 	bl	8005974 <HAL_RCCEx_PeriphCLKConfig>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002534:	f7ff ff3c 	bl	80023b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	623b      	str	r3, [r7, #32]
 800253c:	4b75      	ldr	r3, [pc, #468]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800253e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002540:	4a74      	ldr	r2, [pc, #464]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002542:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002546:	6453      	str	r3, [r2, #68]	@ 0x44
 8002548:	4b72      	ldr	r3, [pc, #456]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800254a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002550:	623b      	str	r3, [r7, #32]
 8002552:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002554:	2300      	movs	r3, #0
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	4b6e      	ldr	r3, [pc, #440]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255c:	4a6d      	ldr	r2, [pc, #436]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800255e:	f043 0320 	orr.w	r3, r3, #32
 8002562:	6313      	str	r3, [r2, #48]	@ 0x30
 8002564:	4b6b      	ldr	r3, [pc, #428]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002568:	f003 0320 	and.w	r3, r3, #32
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002570:	2300      	movs	r3, #0
 8002572:	61bb      	str	r3, [r7, #24]
 8002574:	4b67      	ldr	r3, [pc, #412]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002578:	4a66      	ldr	r2, [pc, #408]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002580:	4b64      	ldr	r3, [pc, #400]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	4b60      	ldr	r3, [pc, #384]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002594:	4a5f      	ldr	r2, [pc, #380]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 8002596:	f043 0302 	orr.w	r3, r3, #2
 800259a:	6313      	str	r3, [r2, #48]	@ 0x30
 800259c:	4b5d      	ldr	r3, [pc, #372]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025a8:	2300      	movs	r3, #0
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	4b59      	ldr	r3, [pc, #356]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b0:	4a58      	ldr	r2, [pc, #352]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b8:	4b56      	ldr	r3, [pc, #344]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c4:	2300      	movs	r3, #0
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	4b52      	ldr	r3, [pc, #328]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025cc:	4a51      	ldr	r2, [pc, #324]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	4a4a      	ldr	r2, [pc, #296]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025ea:	f043 0308 	orr.w	r3, r3, #8
 80025ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f0:	4b48      	ldr	r3, [pc, #288]	@ (8002714 <HAL_LTDC_MspInit+0x234>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	f003 0308 	and.w	r3, r3, #8
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80025fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002600:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800260e:	230e      	movs	r3, #14
 8002610:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002612:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002616:	4619      	mov	r1, r3
 8002618:	483f      	ldr	r0, [pc, #252]	@ (8002718 <HAL_LTDC_MspInit+0x238>)
 800261a:	f000 ff0f 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800261e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002622:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002624:	2302      	movs	r3, #2
 8002626:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002628:	2300      	movs	r3, #0
 800262a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262c:	2300      	movs	r3, #0
 800262e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002630:	230e      	movs	r3, #14
 8002632:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002634:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002638:	4619      	mov	r1, r3
 800263a:	4838      	ldr	r0, [pc, #224]	@ (800271c <HAL_LTDC_MspInit+0x23c>)
 800263c:	f000 fefe 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002640:	2303      	movs	r3, #3
 8002642:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264c:	2300      	movs	r3, #0
 800264e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002650:	2309      	movs	r3, #9
 8002652:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002654:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002658:	4619      	mov	r1, r3
 800265a:	4831      	ldr	r0, [pc, #196]	@ (8002720 <HAL_LTDC_MspInit+0x240>)
 800265c:	f000 feee 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002660:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002664:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002666:	2302      	movs	r3, #2
 8002668:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266e:	2300      	movs	r3, #0
 8002670:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002672:	230e      	movs	r3, #14
 8002674:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002676:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800267a:	4619      	mov	r1, r3
 800267c:	4828      	ldr	r0, [pc, #160]	@ (8002720 <HAL_LTDC_MspInit+0x240>)
 800267e:	f000 fedd 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002682:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002686:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002694:	230e      	movs	r3, #14
 8002696:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002698:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800269c:	4619      	mov	r1, r3
 800269e:	4821      	ldr	r0, [pc, #132]	@ (8002724 <HAL_LTDC_MspInit+0x244>)
 80026a0:	f000 fecc 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80026a4:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80026a8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026aa:	2302      	movs	r3, #2
 80026ac:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2300      	movs	r3, #0
 80026b4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026b6:	230e      	movs	r3, #14
 80026b8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026be:	4619      	mov	r1, r3
 80026c0:	4819      	ldr	r0, [pc, #100]	@ (8002728 <HAL_LTDC_MspInit+0x248>)
 80026c2:	f000 febb 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80026c6:	2348      	movs	r3, #72	@ 0x48
 80026c8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ca:	2302      	movs	r3, #2
 80026cc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d2:	2300      	movs	r3, #0
 80026d4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026d6:	230e      	movs	r3, #14
 80026d8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026da:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026de:	4619      	mov	r1, r3
 80026e0:	4812      	ldr	r0, [pc, #72]	@ (800272c <HAL_LTDC_MspInit+0x24c>)
 80026e2:	f000 feab 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80026e6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80026ea:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ec:	2302      	movs	r3, #2
 80026ee:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80026f8:	2309      	movs	r3, #9
 80026fa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002700:	4619      	mov	r1, r3
 8002702:	4808      	ldr	r0, [pc, #32]	@ (8002724 <HAL_LTDC_MspInit+0x244>)
 8002704:	f000 fe9a 	bl	800343c <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002708:	bf00      	nop
 800270a:	3768      	adds	r7, #104	@ 0x68
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40016800 	.word	0x40016800
 8002714:	40023800 	.word	0x40023800
 8002718:	40021400 	.word	0x40021400
 800271c:	40020000 	.word	0x40020000
 8002720:	40020400 	.word	0x40020400
 8002724:	40021800 	.word	0x40021800
 8002728:	40020800 	.word	0x40020800
 800272c:	40020c00 	.word	0x40020c00

08002730 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0b      	ldr	r2, [pc, #44]	@ (800276c <HAL_RNG_MspInit+0x3c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d10d      	bne.n	800275e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <HAL_RNG_MspInit+0x40>)
 8002748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274a:	4a09      	ldr	r2, [pc, #36]	@ (8002770 <HAL_RNG_MspInit+0x40>)
 800274c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002750:	6353      	str	r3, [r2, #52]	@ 0x34
 8002752:	4b07      	ldr	r3, [pc, #28]	@ (8002770 <HAL_RNG_MspInit+0x40>)
 8002754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 800275e:	bf00      	nop
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	50060800 	.word	0x50060800
 8002770:	40023800 	.word	0x40023800

08002774 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	@ 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a19      	ldr	r2, [pc, #100]	@ (80027f8 <HAL_SPI_MspInit+0x84>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d12c      	bne.n	80027f0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 800279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279e:	4a17      	ldr	r2, [pc, #92]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 80027a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027a6:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 80027a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	4a10      	ldr	r2, [pc, #64]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 80027bc:	f043 0320 	orr.w	r3, r3, #32
 80027c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c2:	4b0e      	ldr	r3, [pc, #56]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	f003 0320 	and.w	r3, r3, #32
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80027ce:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027dc:	2300      	movs	r3, #0
 80027de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80027e0:	2305      	movs	r3, #5
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	4619      	mov	r1, r3
 80027ea:	4805      	ldr	r0, [pc, #20]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 80027ec:	f000 fe26 	bl	800343c <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80027f0:	bf00      	nop
 80027f2:	3728      	adds	r7, #40	@ 0x28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40015000 	.word	0x40015000
 80027fc:	40023800 	.word	0x40023800
 8002800:	40021400 	.word	0x40021400

08002804 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a08      	ldr	r2, [pc, #32]	@ (8002834 <HAL_SPI_MspDeInit+0x30>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d10a      	bne.n	800282c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002816:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <HAL_SPI_MspDeInit+0x34>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281a:	4a07      	ldr	r2, [pc, #28]	@ (8002838 <HAL_SPI_MspDeInit+0x34>)
 800281c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002820:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002822:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002826:	4805      	ldr	r0, [pc, #20]	@ (800283c <HAL_SPI_MspDeInit+0x38>)
 8002828:	f000 ffb4 	bl	8003794 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800282c:	bf00      	nop
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40015000 	.word	0x40015000
 8002838:	40023800 	.word	0x40023800
 800283c:	40021400 	.word	0x40021400

08002840 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002850:	d10d      	bne.n	800286e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	4b09      	ldr	r3, [pc, #36]	@ (800287c <HAL_TIM_Base_MspInit+0x3c>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	4a08      	ldr	r2, [pc, #32]	@ (800287c <HAL_TIM_Base_MspInit+0x3c>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6413      	str	r3, [r2, #64]	@ 0x40
 8002862:	4b06      	ldr	r3, [pc, #24]	@ (800287c <HAL_TIM_Base_MspInit+0x3c>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800

08002880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002884:	bf00      	nop
 8002886:	e7fd      	b.n	8002884 <NMI_Handler+0x4>

08002888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <HardFault_Handler+0x4>

08002890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002894:	bf00      	nop
 8002896:	e7fd      	b.n	8002894 <MemManage_Handler+0x4>

08002898 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800289c:	bf00      	nop
 800289e:	e7fd      	b.n	800289c <BusFault_Handler+0x4>

080028a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a4:	bf00      	nop
 80028a6:	e7fd      	b.n	80028a4 <UsageFault_Handler+0x4>

080028a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b6:	b480      	push	{r7}
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d6:	f000 fc87 	bl	80031e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}

080028de <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b082      	sub	sp, #8
 80028e2:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80028e4:	f000 fa44 	bl	8002d70 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80028e8:	f000 fa04 	bl	8002cf4 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80028ec:	2202      	movs	r2, #2
 80028ee:	2103      	movs	r1, #3
 80028f0:	2082      	movs	r0, #130	@ 0x82
 80028f2:	f000 fa91 	bl	8002e18 <I2C3_Write>
    HAL_Delay(5);
 80028f6:	2005      	movs	r0, #5
 80028f8:	f000 fc96 	bl	8003228 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80028fc:	2200      	movs	r2, #0
 80028fe:	2103      	movs	r1, #3
 8002900:	2082      	movs	r0, #130	@ 0x82
 8002902:	f000 fa89 	bl	8002e18 <I2C3_Write>
    HAL_Delay(2);
 8002906:	2002      	movs	r0, #2
 8002908:	f000 fc8e 	bl	8003228 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 800290c:	1cba      	adds	r2, r7, #2
 800290e:	2302      	movs	r3, #2
 8002910:	2100      	movs	r1, #0
 8002912:	2082      	movs	r0, #130	@ 0x82
 8002914:	f000 fad0 	bl	8002eb8 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8002918:	887b      	ldrh	r3, [r7, #2]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 800291e:	887b      	ldrh	r3, [r7, #2]
 8002920:	0a1b      	lsrs	r3, r3, #8
 8002922:	b29a      	uxth	r2, r3
 8002924:	88fb      	ldrh	r3, [r7, #6]
 8002926:	4313      	orrs	r3, r2
 8002928:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	f640 0211 	movw	r2, #2065	@ 0x811
 8002930:	4293      	cmp	r3, r2
 8002932:	d001      	beq.n	8002938 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002934:	2303      	movs	r3, #3
 8002936:	e075      	b.n	8002a24 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002938:	2202      	movs	r2, #2
 800293a:	2103      	movs	r1, #3
 800293c:	2082      	movs	r0, #130	@ 0x82
 800293e:	f000 fa6b 	bl	8002e18 <I2C3_Write>
    HAL_Delay(5);
 8002942:	2005      	movs	r0, #5
 8002944:	f000 fc70 	bl	8003228 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002948:	2200      	movs	r2, #0
 800294a:	2103      	movs	r1, #3
 800294c:	2082      	movs	r0, #130	@ 0x82
 800294e:	f000 fa63 	bl	8002e18 <I2C3_Write>
    HAL_Delay(2);
 8002952:	2002      	movs	r0, #2
 8002954:	f000 fc68 	bl	8003228 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002958:	2004      	movs	r0, #4
 800295a:	f000 f867 	bl	8002a2c <STMPE811_Read>
 800295e:	4603      	mov	r3, r0
 8002960:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002962:	797b      	ldrb	r3, [r7, #5]
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800296a:	797b      	ldrb	r3, [r7, #5]
 800296c:	461a      	mov	r2, r3
 800296e:	2104      	movs	r1, #4
 8002970:	2082      	movs	r0, #130	@ 0x82
 8002972:	f000 fa51 	bl	8002e18 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002976:	2004      	movs	r0, #4
 8002978:	f000 f858 	bl	8002a2c <STMPE811_Read>
 800297c:	4603      	mov	r3, r0
 800297e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002980:	797b      	ldrb	r3, [r7, #5]
 8002982:	f023 0302 	bic.w	r3, r3, #2
 8002986:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002988:	797b      	ldrb	r3, [r7, #5]
 800298a:	461a      	mov	r2, r3
 800298c:	2104      	movs	r1, #4
 800298e:	2082      	movs	r0, #130	@ 0x82
 8002990:	f000 fa42 	bl	8002e18 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002994:	2249      	movs	r2, #73	@ 0x49
 8002996:	2120      	movs	r1, #32
 8002998:	2082      	movs	r0, #130	@ 0x82
 800299a:	f000 fa3d 	bl	8002e18 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 800299e:	2002      	movs	r0, #2
 80029a0:	f000 fc42 	bl	8003228 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 80029a4:	2201      	movs	r2, #1
 80029a6:	2121      	movs	r1, #33	@ 0x21
 80029a8:	2082      	movs	r0, #130	@ 0x82
 80029aa:	f000 fa35 	bl	8002e18 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 80029ae:	2017      	movs	r0, #23
 80029b0:	f000 f83c 	bl	8002a2c <STMPE811_Read>
 80029b4:	4603      	mov	r3, r0
 80029b6:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 80029b8:	797b      	ldrb	r3, [r7, #5]
 80029ba:	f043 031e 	orr.w	r3, r3, #30
 80029be:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 80029c0:	797b      	ldrb	r3, [r7, #5]
 80029c2:	461a      	mov	r2, r3
 80029c4:	2117      	movs	r1, #23
 80029c6:	2082      	movs	r0, #130	@ 0x82
 80029c8:	f000 fa26 	bl	8002e18 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80029cc:	229a      	movs	r2, #154	@ 0x9a
 80029ce:	2141      	movs	r1, #65	@ 0x41
 80029d0:	2082      	movs	r0, #130	@ 0x82
 80029d2:	f000 fa21 	bl	8002e18 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80029d6:	2201      	movs	r2, #1
 80029d8:	214a      	movs	r1, #74	@ 0x4a
 80029da:	2082      	movs	r0, #130	@ 0x82
 80029dc:	f000 fa1c 	bl	8002e18 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80029e0:	2201      	movs	r2, #1
 80029e2:	214b      	movs	r1, #75	@ 0x4b
 80029e4:	2082      	movs	r0, #130	@ 0x82
 80029e6:	f000 fa17 	bl	8002e18 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80029ea:	2200      	movs	r2, #0
 80029ec:	214b      	movs	r1, #75	@ 0x4b
 80029ee:	2082      	movs	r0, #130	@ 0x82
 80029f0:	f000 fa12 	bl	8002e18 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 80029f4:	2201      	movs	r2, #1
 80029f6:	2156      	movs	r1, #86	@ 0x56
 80029f8:	2082      	movs	r0, #130	@ 0x82
 80029fa:	f000 fa0d 	bl	8002e18 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 80029fe:	2201      	movs	r2, #1
 8002a00:	2158      	movs	r1, #88	@ 0x58
 8002a02:	2082      	movs	r0, #130	@ 0x82
 8002a04:	f000 fa08 	bl	8002e18 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002a08:	2203      	movs	r2, #3
 8002a0a:	2140      	movs	r1, #64	@ 0x40
 8002a0c:	2082      	movs	r0, #130	@ 0x82
 8002a0e:	f000 fa03 	bl	8002e18 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002a12:	22ff      	movs	r2, #255	@ 0xff
 8002a14:	210b      	movs	r1, #11
 8002a16:	2082      	movs	r0, #130	@ 0x82
 8002a18:	f000 f9fe 	bl	8002e18 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002a1c:	20c8      	movs	r0, #200	@ 0xc8
 8002a1e:	f000 fc03 	bl	8003228 <HAL_Delay>

    return STMPE811_State_Ok;
 8002a22:	2302      	movs	r3, #2

}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002a36:	f107 020f 	add.w	r2, r7, #15
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	2082      	movs	r0, #130	@ 0x82
 8002a40:	f000 fa14 	bl	8002e6c <I2C3_Read>

    return readData;
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b084      	sub	sp, #16
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	791a      	ldrb	r2, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8002a5e:	2040      	movs	r0, #64	@ 0x40
 8002a60:	f7ff ffe4 	bl	8002a2c <STMPE811_Read>
 8002a64:	4603      	mov	r3, r0
 8002a66:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8002a68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	db0e      	blt.n	8002a8e <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002a76:	2201      	movs	r2, #1
 8002a78:	214b      	movs	r1, #75	@ 0x4b
 8002a7a:	2082      	movs	r0, #130	@ 0x82
 8002a7c:	f000 f9cc 	bl	8002e18 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002a80:	2200      	movs	r2, #0
 8002a82:	214b      	movs	r1, #75	@ 0x4b
 8002a84:	2082      	movs	r0, #130	@ 0x82
 8002a86:	f000 f9c7 	bl	8002e18 <I2C3_Write>

        return STMPE811_State_Released;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e0a7      	b.n	8002bde <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	799b      	ldrb	r3, [r3, #6]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d117      	bne.n	8002ac6 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 fa2e 	bl	8002efc <TM_STMPE811_ReadX>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	885b      	ldrh	r3, [r3, #2]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f000 fa83 	bl	8002fbc <TM_STMPE811_ReadY>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002abc:	3301      	adds	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	805a      	strh	r2, [r3, #2]
 8002ac4:	e048      	b.n	8002b58 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	799b      	ldrb	r3, [r3, #6]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d112      	bne.n	8002af4 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fa12 	bl	8002efc <TM_STMPE811_ReadX>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	461a      	mov	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	885b      	ldrh	r3, [r3, #2]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 fa69 	bl	8002fbc <TM_STMPE811_ReadY>
 8002aea:	4603      	mov	r3, r0
 8002aec:	461a      	mov	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	805a      	strh	r2, [r3, #2]
 8002af2:	e031      	b.n	8002b58 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	799b      	ldrb	r3, [r3, #6]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d115      	bne.n	8002b28 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	885b      	ldrh	r3, [r3, #2]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 f9fb 	bl	8002efc <TM_STMPE811_ReadX>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461a      	mov	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 fa52 	bl	8002fbc <TM_STMPE811_ReadY>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002b1e:	3301      	adds	r3, #1
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	801a      	strh	r2, [r3, #0]
 8002b26:	e017      	b.n	8002b58 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	799b      	ldrb	r3, [r3, #6]
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d113      	bne.n	8002b58 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	881b      	ldrh	r3, [r3, #0]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f9e1 	bl	8002efc <TM_STMPE811_ReadX>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 fa36 	bl	8002fbc <TM_STMPE811_ReadY>
 8002b50:	4603      	mov	r3, r0
 8002b52:	461a      	mov	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002b58:	2201      	movs	r2, #1
 8002b5a:	214b      	movs	r1, #75	@ 0x4b
 8002b5c:	2082      	movs	r0, #130	@ 0x82
 8002b5e:	f000 f95b 	bl	8002e18 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002b62:	2200      	movs	r2, #0
 8002b64:	214b      	movs	r1, #75	@ 0x4b
 8002b66:	2082      	movs	r0, #130	@ 0x82
 8002b68:	f000 f956 	bl	8002e18 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	799b      	ldrb	r3, [r3, #6]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <STMPE811_ReadTouch+0x12e>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	799b      	ldrb	r3, [r3, #6]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d115      	bne.n	8002ba8 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d027      	beq.n	8002bd4 <STMPE811_ReadTouch+0x186>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	2bee      	cmp	r3, #238	@ 0xee
 8002b8a:	d823      	bhi.n	8002bd4 <STMPE811_ReadTouch+0x186>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	885b      	ldrh	r3, [r3, #2]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01f      	beq.n	8002bd4 <STMPE811_ReadTouch+0x186>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	885b      	ldrh	r3, [r3, #2]
 8002b98:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002b9c:	d81a      	bhi.n	8002bd4 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	e01a      	b.n	8002bde <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d012      	beq.n	8002bd6 <STMPE811_ReadTouch+0x188>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002bb8:	d80d      	bhi.n	8002bd6 <STMPE811_ReadTouch+0x188>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	885b      	ldrh	r3, [r3, #2]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d009      	beq.n	8002bd6 <STMPE811_ReadTouch+0x188>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	885b      	ldrh	r3, [r3, #2]
 8002bc6:	2bee      	cmp	r3, #238	@ 0xee
 8002bc8:	d805      	bhi.n	8002bd6 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	e004      	b.n	8002bde <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002bd4:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 8002bdc:	2301      	movs	r3, #1
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <STMPE811_DetermineTouchPosition>:

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	799b      	ldrb	r3, [r3, #6]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d117      	bne.n	8002c26 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 f97e 	bl	8002efc <TM_STMPE811_ReadX>
 8002c00:	4603      	mov	r3, r0
 8002c02:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	885b      	ldrh	r3, [r3, #2]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 f9d3 	bl	8002fbc <TM_STMPE811_ReadY>
 8002c16:	4603      	mov	r3, r0
 8002c18:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	805a      	strh	r2, [r3, #2]
 8002c24:	e048      	b.n	8002cb8 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	799b      	ldrb	r3, [r3, #6]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d112      	bne.n	8002c54 <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f962 	bl	8002efc <TM_STMPE811_ReadX>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	885b      	ldrh	r3, [r3, #2]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 f9b9 	bl	8002fbc <TM_STMPE811_ReadY>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	805a      	strh	r2, [r3, #2]
 8002c52:	e031      	b.n	8002cb8 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	799b      	ldrb	r3, [r3, #6]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d115      	bne.n	8002c88 <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	885b      	ldrh	r3, [r3, #2]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 f94b 	bl	8002efc <TM_STMPE811_ReadX>
 8002c66:	4603      	mov	r3, r0
 8002c68:	461a      	mov	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	881b      	ldrh	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 f9a2 	bl	8002fbc <TM_STMPE811_ReadY>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002c7e:	3301      	adds	r3, #1
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	801a      	strh	r2, [r3, #0]
 8002c86:	e017      	b.n	8002cb8 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	799b      	ldrb	r3, [r3, #6]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d113      	bne.n	8002cb8 <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 f931 	bl	8002efc <TM_STMPE811_ReadX>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 f986 	bl	8002fbc <TM_STMPE811_ReadY>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	214b      	movs	r1, #75	@ 0x4b
 8002cbc:	2082      	movs	r0, #130	@ 0x82
 8002cbe:	f000 f8ab 	bl	8002e18 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	214b      	movs	r1, #75	@ 0x4b
 8002cc6:	2082      	movs	r0, #130	@ 0x82
 8002cc8:	f000 f8a6 	bl	8002e18 <I2C3_Write>
}
 8002ccc:	bf00      	nop
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8002cd8:	4b05      	ldr	r3, [pc, #20]	@ (8002cf0 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20025c24 	.word	0x20025c24

08002cf4 <I2C3_Init>:

static void I2C3_Init()
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	603b      	str	r3, [r7, #0]
 8002cfe:	4b18      	ldr	r3, [pc, #96]	@ (8002d60 <I2C3_Init+0x6c>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d02:	4a17      	ldr	r2, [pc, #92]	@ (8002d60 <I2C3_Init+0x6c>)
 8002d04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d0a:	4b15      	ldr	r3, [pc, #84]	@ (8002d60 <I2C3_Init+0x6c>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8002d16:	4b13      	ldr	r3, [pc, #76]	@ (8002d64 <I2C3_Init+0x70>)
 8002d18:	4a13      	ldr	r2, [pc, #76]	@ (8002d68 <I2C3_Init+0x74>)
 8002d1a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <I2C3_Init+0x70>)
 8002d1e:	4a13      	ldr	r2, [pc, #76]	@ (8002d6c <I2C3_Init+0x78>)
 8002d20:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d22:	4b10      	ldr	r3, [pc, #64]	@ (8002d64 <I2C3_Init+0x70>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002d28:	4b0e      	ldr	r3, [pc, #56]	@ (8002d64 <I2C3_Init+0x70>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d64 <I2C3_Init+0x70>)
 8002d30:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d34:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002d36:	4b0b      	ldr	r3, [pc, #44]	@ (8002d64 <I2C3_Init+0x70>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d3c:	4b09      	ldr	r3, [pc, #36]	@ (8002d64 <I2C3_Init+0x70>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002d42:	4808      	ldr	r0, [pc, #32]	@ (8002d64 <I2C3_Init+0x70>)
 8002d44:	f000 fe4c 	bl	80039e0 <HAL_I2C_Init>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002d52:	bf00      	nop
 8002d54:	e7fd      	b.n	8002d52 <I2C3_Init+0x5e>
    }
    return;
 8002d56:	bf00      	nop
}
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40023800 	.word	0x40023800
 8002d64:	20025bd0 	.word	0x20025bd0
 8002d68:	40005c00 	.word	0x40005c00
 8002d6c:	000186a0 	.word	0x000186a0

08002d70 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
 8002d80:	609a      	str	r2, [r3, #8]
 8002d82:	60da      	str	r2, [r3, #12]
 8002d84:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	4b20      	ldr	r3, [pc, #128]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002d90:	f043 0304 	orr.w	r3, r3, #4
 8002d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d96:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	4b19      	ldr	r3, [pc, #100]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002daa:	4a18      	ldr	r2, [pc, #96]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002db2:	4b16      	ldr	r3, [pc, #88]	@ (8002e0c <I2C3_MspInit+0x9c>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002dbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dc2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dc4:	2312      	movs	r3, #18
 8002dc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002dd0:	2304      	movs	r3, #4
 8002dd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002dd4:	f107 030c 	add.w	r3, r7, #12
 8002dd8:	4619      	mov	r1, r3
 8002dda:	480d      	ldr	r0, [pc, #52]	@ (8002e10 <I2C3_MspInit+0xa0>)
 8002ddc:	f000 fb2e 	bl	800343c <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002de0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002de4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002de6:	2312      	movs	r3, #18
 8002de8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002df2:	2304      	movs	r3, #4
 8002df4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002df6:	f107 030c 	add.w	r3, r7, #12
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4805      	ldr	r0, [pc, #20]	@ (8002e14 <I2C3_MspInit+0xa4>)
 8002dfe:	f000 fb1d 	bl	800343c <HAL_GPIO_Init>
    
}
 8002e02:	bf00      	nop
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40020800 	.word	0x40020800
 8002e14:	40020000 	.word	0x40020000

08002e18 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af04      	add	r7, sp, #16
 8002e1e:	4603      	mov	r3, r0
 8002e20:	80fb      	strh	r3, [r7, #6]
 8002e22:	460b      	mov	r3, r1
 8002e24:	717b      	strb	r3, [r7, #5]
 8002e26:	4613      	mov	r3, r2
 8002e28:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8002e2a:	793b      	ldrb	r3, [r7, #4]
 8002e2c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002e2e:	797b      	ldrb	r3, [r7, #5]
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	88f9      	ldrh	r1, [r7, #6]
 8002e34:	4b0a      	ldr	r3, [pc, #40]	@ (8002e60 <I2C3_Write+0x48>)
 8002e36:	9302      	str	r3, [sp, #8]
 8002e38:	2301      	movs	r3, #1
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	f107 030f 	add.w	r3, r7, #15
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2301      	movs	r3, #1
 8002e44:	4807      	ldr	r0, [pc, #28]	@ (8002e64 <I2C3_Write+0x4c>)
 8002e46:	f000 ff0f 	bl	8003c68 <HAL_I2C_Mem_Write>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <I2C3_Write+0x50>)
 8002e50:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002e52:	f7ff ff3f 	bl	8002cd4 <verifyHAL_I2C_IS_OKAY>
}
 8002e56:	bf00      	nop
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	0003d090 	.word	0x0003d090
 8002e64:	20025bd0 	.word	0x20025bd0
 8002e68:	20025c24 	.word	0x20025c24

08002e6c <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af04      	add	r7, sp, #16
 8002e72:	4603      	mov	r3, r0
 8002e74:	603a      	str	r2, [r7, #0]
 8002e76:	71fb      	strb	r3, [r7, #7]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	b299      	uxth	r1, r3
 8002e80:	79bb      	ldrb	r3, [r7, #6]
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <I2C3_Read+0x40>)
 8002e86:	9302      	str	r3, [sp, #8]
 8002e88:	2301      	movs	r3, #1
 8002e8a:	9301      	str	r3, [sp, #4]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2301      	movs	r3, #1
 8002e92:	4807      	ldr	r0, [pc, #28]	@ (8002eb0 <I2C3_Read+0x44>)
 8002e94:	f000 ffe2 	bl	8003e5c <HAL_I2C_Mem_Read>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <I2C3_Read+0x48>)
 8002e9e:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002ea0:	f7ff ff18 	bl	8002cd4 <verifyHAL_I2C_IS_OKAY>
}
 8002ea4:	bf00      	nop
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	0003d090 	.word	0x0003d090
 8002eb0:	20025bd0 	.word	0x20025bd0
 8002eb4:	20025c24 	.word	0x20025c24

08002eb8 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af04      	add	r7, sp, #16
 8002ebe:	603a      	str	r2, [r7, #0]
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	71fb      	strb	r3, [r7, #7]
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	71bb      	strb	r3, [r7, #6]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	b299      	uxth	r1, r3
 8002ed2:	79bb      	ldrb	r3, [r7, #6]
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <I2C3_MulitByteRead+0x3c>)
 8002ed8:	9302      	str	r3, [sp, #8]
 8002eda:	88bb      	ldrh	r3, [r7, #4]
 8002edc:	9301      	str	r3, [sp, #4]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	4804      	ldr	r0, [pc, #16]	@ (8002ef8 <I2C3_MulitByteRead+0x40>)
 8002ee6:	f000 ffb9 	bl	8003e5c <HAL_I2C_Mem_Read>
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	0003d090 	.word	0x0003d090
 8002ef8:	20025bd0 	.word	0x20025bd0

08002efc <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002f06:	204d      	movs	r0, #77	@ 0x4d
 8002f08:	f7ff fd90 	bl	8002a2c <STMPE811_Read>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002f10:	204e      	movs	r0, #78	@ 0x4e
 8002f12:	f7ff fd8b 	bl	8002a2c <STMPE811_Read>
 8002f16:	4603      	mov	r3, r0
 8002f18:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002f1a:	7a7b      	ldrb	r3, [r7, #9]
 8002f1c:	b21b      	sxth	r3, r3
 8002f1e:	021b      	lsls	r3, r3, #8
 8002f20:	b21a      	sxth	r2, r3
 8002f22:	7a3b      	ldrb	r3, [r7, #8]
 8002f24:	b21b      	sxth	r3, r3
 8002f26:	4313      	orrs	r3, r2
 8002f28:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002f2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f2e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002f32:	4293      	cmp	r3, r2
 8002f34:	dc06      	bgt.n	8002f44 <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 8002f36:	89fb      	ldrh	r3, [r7, #14]
 8002f38:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002f3c:	330c      	adds	r3, #12
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	81fb      	strh	r3, [r7, #14]
 8002f42:	e005      	b.n	8002f50 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 8002f44:	89fb      	ldrh	r3, [r7, #14]
 8002f46:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002f4a:	3308      	adds	r3, #8
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002f50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f54:	4a18      	ldr	r2, [pc, #96]	@ (8002fb8 <TM_STMPE811_ReadX+0xbc>)
 8002f56:	fb82 1203 	smull	r1, r2, r2, r3
 8002f5a:	441a      	add	r2, r3
 8002f5c:	10d2      	asrs	r2, r2, #3
 8002f5e:	17db      	asrs	r3, r3, #31
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002f64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f68:	2bef      	cmp	r3, #239	@ 0xef
 8002f6a:	dd02      	ble.n	8002f72 <TM_STMPE811_ReadX+0x76>
        val = 239;
 8002f6c:	23ef      	movs	r3, #239	@ 0xef
 8002f6e:	81fb      	strh	r3, [r7, #14]
 8002f70:	e005      	b.n	8002f7e <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 8002f72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	da01      	bge.n	8002f7e <TM_STMPE811_ReadX+0x82>
        val = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002f7e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	dd05      	ble.n	8002f94 <TM_STMPE811_ReadX+0x98>
 8002f88:	89fa      	ldrh	r2, [r7, #14]
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	e004      	b.n	8002f9e <TM_STMPE811_ReadX+0xa2>
 8002f94:	89fb      	ldrh	r3, [r7, #14]
 8002f96:	88fa      	ldrh	r2, [r7, #6]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	b21b      	sxth	r3, r3
 8002f9e:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002fa0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	dd01      	ble.n	8002fac <TM_STMPE811_ReadX+0xb0>
        return val;
 8002fa8:	89fb      	ldrh	r3, [r7, #14]
 8002faa:	e000      	b.n	8002fae <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 8002fac:	88fb      	ldrh	r3, [r7, #6]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	88888889 	.word	0x88888889

08002fbc <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002fc6:	204f      	movs	r0, #79	@ 0x4f
 8002fc8:	f7ff fd30 	bl	8002a2c <STMPE811_Read>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002fd0:	2050      	movs	r0, #80	@ 0x50
 8002fd2:	f7ff fd2b 	bl	8002a2c <STMPE811_Read>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002fda:	7a7b      	ldrb	r3, [r7, #9]
 8002fdc:	b21b      	sxth	r3, r3
 8002fde:	021b      	lsls	r3, r3, #8
 8002fe0:	b21a      	sxth	r2, r3
 8002fe2:	7a3b      	ldrb	r3, [r7, #8]
 8002fe4:	b21b      	sxth	r3, r3
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002fea:	89fb      	ldrh	r3, [r7, #14]
 8002fec:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002ff4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ff8:	4a18      	ldr	r2, [pc, #96]	@ (800305c <TM_STMPE811_ReadY+0xa0>)
 8002ffa:	fb82 1203 	smull	r1, r2, r2, r3
 8002ffe:	1052      	asrs	r2, r2, #1
 8003000:	17db      	asrs	r3, r3, #31
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8003006:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800300a:	2b00      	cmp	r3, #0
 800300c:	dc02      	bgt.n	8003014 <TM_STMPE811_ReadY+0x58>
        val = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	81fb      	strh	r3, [r7, #14]
 8003012:	e007      	b.n	8003024 <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 8003014:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003018:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800301c:	db02      	blt.n	8003024 <TM_STMPE811_ReadY+0x68>
        val = 319;
 800301e:	f240 133f 	movw	r3, #319	@ 0x13f
 8003022:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8003024:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003028:	88fb      	ldrh	r3, [r7, #6]
 800302a:	429a      	cmp	r2, r3
 800302c:	dd05      	ble.n	800303a <TM_STMPE811_ReadY+0x7e>
 800302e:	89fa      	ldrh	r2, [r7, #14]
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	b29b      	uxth	r3, r3
 8003036:	b21b      	sxth	r3, r3
 8003038:	e004      	b.n	8003044 <TM_STMPE811_ReadY+0x88>
 800303a:	89fb      	ldrh	r3, [r7, #14]
 800303c:	88fa      	ldrh	r2, [r7, #6]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	b29b      	uxth	r3, r3
 8003042:	b21b      	sxth	r3, r3
 8003044:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8003046:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800304a:	2b04      	cmp	r3, #4
 800304c:	dd01      	ble.n	8003052 <TM_STMPE811_ReadY+0x96>
        return val;
 800304e:	89fb      	ldrh	r3, [r7, #14]
 8003050:	e000      	b.n	8003054 <TM_STMPE811_ReadY+0x98>
    }
    return y;
 8003052:	88fb      	ldrh	r3, [r7, #6]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	2e8ba2e9 	.word	0x2e8ba2e9

08003060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003068:	4a14      	ldr	r2, [pc, #80]	@ (80030bc <_sbrk+0x5c>)
 800306a:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <_sbrk+0x60>)
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003074:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <_sbrk+0x64>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d102      	bne.n	8003082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800307c:	4b11      	ldr	r3, [pc, #68]	@ (80030c4 <_sbrk+0x64>)
 800307e:	4a12      	ldr	r2, [pc, #72]	@ (80030c8 <_sbrk+0x68>)
 8003080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003082:	4b10      	ldr	r3, [pc, #64]	@ (80030c4 <_sbrk+0x64>)
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4413      	add	r3, r2
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	429a      	cmp	r2, r3
 800308e:	d207      	bcs.n	80030a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003090:	f003 ffd8 	bl	8007044 <__errno>
 8003094:	4603      	mov	r3, r0
 8003096:	220c      	movs	r2, #12
 8003098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800309a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800309e:	e009      	b.n	80030b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030a0:	4b08      	ldr	r3, [pc, #32]	@ (80030c4 <_sbrk+0x64>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030a6:	4b07      	ldr	r3, [pc, #28]	@ (80030c4 <_sbrk+0x64>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4413      	add	r3, r2
 80030ae:	4a05      	ldr	r2, [pc, #20]	@ (80030c4 <_sbrk+0x64>)
 80030b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030b2:	68fb      	ldr	r3, [r7, #12]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20030000 	.word	0x20030000
 80030c0:	00000400 	.word	0x00000400
 80030c4:	20025c28 	.word	0x20025c28
 80030c8:	20025e28 	.word	0x20025e28

080030cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030d0:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <SystemInit+0x20>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d6:	4a05      	ldr	r2, [pc, #20]	@ (80030ec <SystemInit+0x20>)
 80030d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e0:	bf00      	nop
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80030f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003128 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80030f4:	f7ff ffea 	bl	80030cc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030f8:	480c      	ldr	r0, [pc, #48]	@ (800312c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030fa:	490d      	ldr	r1, [pc, #52]	@ (8003130 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003134 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003100:	e002      	b.n	8003108 <LoopCopyDataInit>

08003102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003106:	3304      	adds	r3, #4

08003108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800310a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800310c:	d3f9      	bcc.n	8003102 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800310e:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003110:	4c0a      	ldr	r4, [pc, #40]	@ (800313c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003114:	e001      	b.n	800311a <LoopFillZerobss>

08003116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003118:	3204      	adds	r2, #4

0800311a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800311a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800311c:	d3fb      	bcc.n	8003116 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800311e:	f003 ff97 	bl	8007050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003122:	f7fe fd88 	bl	8001c36 <main>
  bx  lr    
 8003126:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003128:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800312c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003130:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8003134:	08009734 	.word	0x08009734
  ldr r2, =_sbss
 8003138:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800313c:	20025e28 	.word	0x20025e28

08003140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003140:	e7fe      	b.n	8003140 <ADC_IRQHandler>
	...

08003144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003148:	4b0e      	ldr	r3, [pc, #56]	@ (8003184 <HAL_Init+0x40>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a0d      	ldr	r2, [pc, #52]	@ (8003184 <HAL_Init+0x40>)
 800314e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003152:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003154:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <HAL_Init+0x40>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <HAL_Init+0x40>)
 800315a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800315e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003160:	4b08      	ldr	r3, [pc, #32]	@ (8003184 <HAL_Init+0x40>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a07      	ldr	r2, [pc, #28]	@ (8003184 <HAL_Init+0x40>)
 8003166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800316a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800316c:	2003      	movs	r0, #3
 800316e:	f000 f931 	bl	80033d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003172:	2000      	movs	r0, #0
 8003174:	f000 f808 	bl	8003188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003178:	f7ff f920 	bl	80023bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40023c00 	.word	0x40023c00

08003188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003190:	4b12      	ldr	r3, [pc, #72]	@ (80031dc <HAL_InitTick+0x54>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <HAL_InitTick+0x58>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800319e:	fbb3 f3f1 	udiv	r3, r3, r1
 80031a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a6:	4618      	mov	r0, r3
 80031a8:	f000 f93b 	bl	8003422 <HAL_SYSTICK_Config>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e00e      	b.n	80031d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b0f      	cmp	r3, #15
 80031ba:	d80a      	bhi.n	80031d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031bc:	2200      	movs	r2, #0
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031c4:	f000 f911 	bl	80033ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031c8:	4a06      	ldr	r2, [pc, #24]	@ (80031e4 <HAL_InitTick+0x5c>)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e000      	b.n	80031d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	20000018 	.word	0x20000018
 80031e0:	20000020 	.word	0x20000020
 80031e4:	2000001c 	.word	0x2000001c

080031e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031ec:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <HAL_IncTick+0x20>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	461a      	mov	r2, r3
 80031f2:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_IncTick+0x24>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4413      	add	r3, r2
 80031f8:	4a04      	ldr	r2, [pc, #16]	@ (800320c <HAL_IncTick+0x24>)
 80031fa:	6013      	str	r3, [r2, #0]
}
 80031fc:	bf00      	nop
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	20000020 	.word	0x20000020
 800320c:	20025c2c 	.word	0x20025c2c

08003210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return uwTick;
 8003214:	4b03      	ldr	r3, [pc, #12]	@ (8003224 <HAL_GetTick+0x14>)
 8003216:	681b      	ldr	r3, [r3, #0]
}
 8003218:	4618      	mov	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	20025c2c 	.word	0x20025c2c

08003228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003230:	f7ff ffee 	bl	8003210 <HAL_GetTick>
 8003234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003240:	d005      	beq.n	800324e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003242:	4b0a      	ldr	r3, [pc, #40]	@ (800326c <HAL_Delay+0x44>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4413      	add	r3, r2
 800324c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800324e:	bf00      	nop
 8003250:	f7ff ffde 	bl	8003210 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	429a      	cmp	r2, r3
 800325e:	d8f7      	bhi.n	8003250 <HAL_Delay+0x28>
  {
  }
}
 8003260:	bf00      	nop
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000020 	.word	0x20000020

08003270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003280:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800328c:	4013      	ands	r3, r2
 800328e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003298:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800329c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032a2:	4a04      	ldr	r2, [pc, #16]	@ (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	60d3      	str	r3, [r2, #12]
}
 80032a8:	bf00      	nop
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032bc:	4b04      	ldr	r3, [pc, #16]	@ (80032d0 <__NVIC_GetPriorityGrouping+0x18>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	0a1b      	lsrs	r3, r3, #8
 80032c2:	f003 0307 	and.w	r3, r3, #7
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	6039      	str	r1, [r7, #0]
 80032de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	db0a      	blt.n	80032fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	490c      	ldr	r1, [pc, #48]	@ (8003320 <__NVIC_SetPriority+0x4c>)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	0112      	lsls	r2, r2, #4
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	440b      	add	r3, r1
 80032f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032fc:	e00a      	b.n	8003314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	4908      	ldr	r1, [pc, #32]	@ (8003324 <__NVIC_SetPriority+0x50>)
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	f003 030f 	and.w	r3, r3, #15
 800330a:	3b04      	subs	r3, #4
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	440b      	add	r3, r1
 8003312:	761a      	strb	r2, [r3, #24]
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000e100 	.word	0xe000e100
 8003324:	e000ed00 	.word	0xe000ed00

08003328 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003328:	b480      	push	{r7}
 800332a:	b089      	sub	sp, #36	@ 0x24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	f1c3 0307 	rsb	r3, r3, #7
 8003342:	2b04      	cmp	r3, #4
 8003344:	bf28      	it	cs
 8003346:	2304      	movcs	r3, #4
 8003348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	3304      	adds	r3, #4
 800334e:	2b06      	cmp	r3, #6
 8003350:	d902      	bls.n	8003358 <NVIC_EncodePriority+0x30>
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	3b03      	subs	r3, #3
 8003356:	e000      	b.n	800335a <NVIC_EncodePriority+0x32>
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800335c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43da      	mvns	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	401a      	ands	r2, r3
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003370:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	fa01 f303 	lsl.w	r3, r1, r3
 800337a:	43d9      	mvns	r1, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003380:	4313      	orrs	r3, r2
         );
}
 8003382:	4618      	mov	r0, r3
 8003384:	3724      	adds	r7, #36	@ 0x24
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
	...

08003390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3b01      	subs	r3, #1
 800339c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033a0:	d301      	bcc.n	80033a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033a2:	2301      	movs	r3, #1
 80033a4:	e00f      	b.n	80033c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033a6:	4a0a      	ldr	r2, [pc, #40]	@ (80033d0 <SysTick_Config+0x40>)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ae:	210f      	movs	r1, #15
 80033b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033b4:	f7ff ff8e 	bl	80032d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <SysTick_Config+0x40>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033be:	4b04      	ldr	r3, [pc, #16]	@ (80033d0 <SysTick_Config+0x40>)
 80033c0:	2207      	movs	r2, #7
 80033c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	e000e010 	.word	0xe000e010

080033d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff ff47 	bl	8003270 <__NVIC_SetPriorityGrouping>
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b086      	sub	sp, #24
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	4603      	mov	r3, r0
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
 80033f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033fc:	f7ff ff5c 	bl	80032b8 <__NVIC_GetPriorityGrouping>
 8003400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	6978      	ldr	r0, [r7, #20]
 8003408:	f7ff ff8e 	bl	8003328 <NVIC_EncodePriority>
 800340c:	4602      	mov	r2, r0
 800340e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff5d 	bl	80032d4 <__NVIC_SetPriority>
}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ffb0 	bl	8003390 <SysTick_Config>
 8003430:	4603      	mov	r3, r0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800343c:	b480      	push	{r7}
 800343e:	b089      	sub	sp, #36	@ 0x24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	e177      	b.n	8003748 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003458:	2201      	movs	r2, #1
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	429a      	cmp	r2, r3
 8003472:	f040 8166 	bne.w	8003742 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d005      	beq.n	800348e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800348a:	2b02      	cmp	r3, #2
 800348c:	d130      	bne.n	80034f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	2203      	movs	r2, #3
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c4:	2201      	movs	r2, #1
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	091b      	lsrs	r3, r3, #4
 80034da:	f003 0201 	and.w	r2, r3, #1
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d017      	beq.n	800352c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	2203      	movs	r2, #3
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d123      	bne.n	8003580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	08da      	lsrs	r2, r3, #3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3208      	adds	r2, #8
 8003540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	220f      	movs	r2, #15
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	08da      	lsrs	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3208      	adds	r2, #8
 800357a:	69b9      	ldr	r1, [r7, #24]
 800357c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	2203      	movs	r2, #3
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0203 	and.w	r2, r3, #3
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80c0 	beq.w	8003742 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	4b66      	ldr	r3, [pc, #408]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ca:	4a65      	ldr	r2, [pc, #404]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035d2:	4b63      	ldr	r3, [pc, #396]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035de:	4a61      	ldr	r2, [pc, #388]	@ (8003764 <HAL_GPIO_Init+0x328>)
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	089b      	lsrs	r3, r3, #2
 80035e4:	3302      	adds	r3, #2
 80035e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	220f      	movs	r2, #15
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4013      	ands	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a58      	ldr	r2, [pc, #352]	@ (8003768 <HAL_GPIO_Init+0x32c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d037      	beq.n	800367a <HAL_GPIO_Init+0x23e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a57      	ldr	r2, [pc, #348]	@ (800376c <HAL_GPIO_Init+0x330>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d031      	beq.n	8003676 <HAL_GPIO_Init+0x23a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a56      	ldr	r2, [pc, #344]	@ (8003770 <HAL_GPIO_Init+0x334>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d02b      	beq.n	8003672 <HAL_GPIO_Init+0x236>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a55      	ldr	r2, [pc, #340]	@ (8003774 <HAL_GPIO_Init+0x338>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d025      	beq.n	800366e <HAL_GPIO_Init+0x232>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a54      	ldr	r2, [pc, #336]	@ (8003778 <HAL_GPIO_Init+0x33c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d01f      	beq.n	800366a <HAL_GPIO_Init+0x22e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a53      	ldr	r2, [pc, #332]	@ (800377c <HAL_GPIO_Init+0x340>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d019      	beq.n	8003666 <HAL_GPIO_Init+0x22a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a52      	ldr	r2, [pc, #328]	@ (8003780 <HAL_GPIO_Init+0x344>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_GPIO_Init+0x226>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a51      	ldr	r2, [pc, #324]	@ (8003784 <HAL_GPIO_Init+0x348>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d00d      	beq.n	800365e <HAL_GPIO_Init+0x222>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a50      	ldr	r2, [pc, #320]	@ (8003788 <HAL_GPIO_Init+0x34c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d007      	beq.n	800365a <HAL_GPIO_Init+0x21e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a4f      	ldr	r2, [pc, #316]	@ (800378c <HAL_GPIO_Init+0x350>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d101      	bne.n	8003656 <HAL_GPIO_Init+0x21a>
 8003652:	2309      	movs	r3, #9
 8003654:	e012      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003656:	230a      	movs	r3, #10
 8003658:	e010      	b.n	800367c <HAL_GPIO_Init+0x240>
 800365a:	2308      	movs	r3, #8
 800365c:	e00e      	b.n	800367c <HAL_GPIO_Init+0x240>
 800365e:	2307      	movs	r3, #7
 8003660:	e00c      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003662:	2306      	movs	r3, #6
 8003664:	e00a      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003666:	2305      	movs	r3, #5
 8003668:	e008      	b.n	800367c <HAL_GPIO_Init+0x240>
 800366a:	2304      	movs	r3, #4
 800366c:	e006      	b.n	800367c <HAL_GPIO_Init+0x240>
 800366e:	2303      	movs	r3, #3
 8003670:	e004      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003672:	2302      	movs	r3, #2
 8003674:	e002      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <HAL_GPIO_Init+0x240>
 800367a:	2300      	movs	r3, #0
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	f002 0203 	and.w	r2, r2, #3
 8003682:	0092      	lsls	r2, r2, #2
 8003684:	4093      	lsls	r3, r2
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4313      	orrs	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800368c:	4935      	ldr	r1, [pc, #212]	@ (8003764 <HAL_GPIO_Init+0x328>)
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	089b      	lsrs	r3, r3, #2
 8003692:	3302      	adds	r3, #2
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800369a:	4b3d      	ldr	r3, [pc, #244]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4013      	ands	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036be:	4a34      	ldr	r2, [pc, #208]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c4:	4b32      	ldr	r3, [pc, #200]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036e8:	4a29      	ldr	r2, [pc, #164]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ee:	4b28      	ldr	r3, [pc, #160]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003712:	4a1f      	ldr	r2, [pc, #124]	@ (8003790 <HAL_GPIO_Init+0x354>)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003718:	4b1d      	ldr	r3, [pc, #116]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	43db      	mvns	r3, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4013      	ands	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d003      	beq.n	800373c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800373c:	4a14      	ldr	r2, [pc, #80]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3301      	adds	r3, #1
 8003746:	61fb      	str	r3, [r7, #28]
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	2b0f      	cmp	r3, #15
 800374c:	f67f ae84 	bls.w	8003458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003750:	bf00      	nop
 8003752:	bf00      	nop
 8003754:	3724      	adds	r7, #36	@ 0x24
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800
 8003764:	40013800 	.word	0x40013800
 8003768:	40020000 	.word	0x40020000
 800376c:	40020400 	.word	0x40020400
 8003770:	40020800 	.word	0x40020800
 8003774:	40020c00 	.word	0x40020c00
 8003778:	40021000 	.word	0x40021000
 800377c:	40021400 	.word	0x40021400
 8003780:	40021800 	.word	0x40021800
 8003784:	40021c00 	.word	0x40021c00
 8003788:	40022000 	.word	0x40022000
 800378c:	40022400 	.word	0x40022400
 8003790:	40013c00 	.word	0x40013c00

08003794 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
 80037ae:	e0d9      	b.n	8003964 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037b0:	2201      	movs	r2, #1
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	4013      	ands	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	f040 80c9 	bne.w	800395e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80037cc:	4a6b      	ldr	r2, [pc, #428]	@ (800397c <HAL_GPIO_DeInit+0x1e8>)
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	089b      	lsrs	r3, r3, #2
 80037d2:	3302      	adds	r3, #2
 80037d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	220f      	movs	r2, #15
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	4013      	ands	r3, r2
 80037ec:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a63      	ldr	r2, [pc, #396]	@ (8003980 <HAL_GPIO_DeInit+0x1ec>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d037      	beq.n	8003866 <HAL_GPIO_DeInit+0xd2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a62      	ldr	r2, [pc, #392]	@ (8003984 <HAL_GPIO_DeInit+0x1f0>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_GPIO_DeInit+0xce>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a61      	ldr	r2, [pc, #388]	@ (8003988 <HAL_GPIO_DeInit+0x1f4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d02b      	beq.n	800385e <HAL_GPIO_DeInit+0xca>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a60      	ldr	r2, [pc, #384]	@ (800398c <HAL_GPIO_DeInit+0x1f8>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d025      	beq.n	800385a <HAL_GPIO_DeInit+0xc6>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a5f      	ldr	r2, [pc, #380]	@ (8003990 <HAL_GPIO_DeInit+0x1fc>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d01f      	beq.n	8003856 <HAL_GPIO_DeInit+0xc2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a5e      	ldr	r2, [pc, #376]	@ (8003994 <HAL_GPIO_DeInit+0x200>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d019      	beq.n	8003852 <HAL_GPIO_DeInit+0xbe>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a5d      	ldr	r2, [pc, #372]	@ (8003998 <HAL_GPIO_DeInit+0x204>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d013      	beq.n	800384e <HAL_GPIO_DeInit+0xba>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a5c      	ldr	r2, [pc, #368]	@ (800399c <HAL_GPIO_DeInit+0x208>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d00d      	beq.n	800384a <HAL_GPIO_DeInit+0xb6>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a5b      	ldr	r2, [pc, #364]	@ (80039a0 <HAL_GPIO_DeInit+0x20c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d007      	beq.n	8003846 <HAL_GPIO_DeInit+0xb2>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a5a      	ldr	r2, [pc, #360]	@ (80039a4 <HAL_GPIO_DeInit+0x210>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d101      	bne.n	8003842 <HAL_GPIO_DeInit+0xae>
 800383e:	2309      	movs	r3, #9
 8003840:	e012      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003842:	230a      	movs	r3, #10
 8003844:	e010      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003846:	2308      	movs	r3, #8
 8003848:	e00e      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 800384a:	2307      	movs	r3, #7
 800384c:	e00c      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 800384e:	2306      	movs	r3, #6
 8003850:	e00a      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003852:	2305      	movs	r3, #5
 8003854:	e008      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003856:	2304      	movs	r3, #4
 8003858:	e006      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 800385a:	2303      	movs	r3, #3
 800385c:	e004      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 800385e:	2302      	movs	r3, #2
 8003860:	e002      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_GPIO_DeInit+0xd4>
 8003866:	2300      	movs	r3, #0
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	f002 0203 	and.w	r2, r2, #3
 800386e:	0092      	lsls	r2, r2, #2
 8003870:	4093      	lsls	r3, r2
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	429a      	cmp	r2, r3
 8003876:	d132      	bne.n	80038de <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003878:	4b4b      	ldr	r3, [pc, #300]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	43db      	mvns	r3, r3
 8003880:	4949      	ldr	r1, [pc, #292]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 8003882:	4013      	ands	r3, r2
 8003884:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003886:	4b48      	ldr	r3, [pc, #288]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	43db      	mvns	r3, r3
 800388e:	4946      	ldr	r1, [pc, #280]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 8003890:	4013      	ands	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003894:	4b44      	ldr	r3, [pc, #272]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 8003896:	68da      	ldr	r2, [r3, #12]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	43db      	mvns	r3, r3
 800389c:	4942      	ldr	r1, [pc, #264]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 800389e:	4013      	ands	r3, r2
 80038a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80038a2:	4b41      	ldr	r3, [pc, #260]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	43db      	mvns	r3, r3
 80038aa:	493f      	ldr	r1, [pc, #252]	@ (80039a8 <HAL_GPIO_DeInit+0x214>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	220f      	movs	r2, #15
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80038c0:	4a2e      	ldr	r2, [pc, #184]	@ (800397c <HAL_GPIO_DeInit+0x1e8>)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	089b      	lsrs	r3, r3, #2
 80038c6:	3302      	adds	r3, #2
 80038c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	43da      	mvns	r2, r3
 80038d0:	482a      	ldr	r0, [pc, #168]	@ (800397c <HAL_GPIO_DeInit+0x1e8>)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	089b      	lsrs	r3, r3, #2
 80038d6:	400a      	ands	r2, r1
 80038d8:	3302      	adds	r3, #2
 80038da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	2103      	movs	r1, #3
 80038e8:	fa01 f303 	lsl.w	r3, r1, r3
 80038ec:	43db      	mvns	r3, r3
 80038ee:	401a      	ands	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	08da      	lsrs	r2, r3, #3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3208      	adds	r2, #8
 80038fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	220f      	movs	r2, #15
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43db      	mvns	r3, r3
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	08d2      	lsrs	r2, r2, #3
 8003914:	4019      	ands	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3208      	adds	r2, #8
 800391a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	2103      	movs	r1, #3
 8003928:	fa01 f303 	lsl.w	r3, r1, r3
 800392c:	43db      	mvns	r3, r3
 800392e:	401a      	ands	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	2101      	movs	r1, #1
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	fa01 f303 	lsl.w	r3, r1, r3
 8003940:	43db      	mvns	r3, r3
 8003942:	401a      	ands	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	2103      	movs	r1, #3
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	43db      	mvns	r3, r3
 8003958:	401a      	ands	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3301      	adds	r3, #1
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	2b0f      	cmp	r3, #15
 8003968:	f67f af22 	bls.w	80037b0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800396c:	bf00      	nop
 800396e:	bf00      	nop
 8003970:	371c      	adds	r7, #28
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40013800 	.word	0x40013800
 8003980:	40020000 	.word	0x40020000
 8003984:	40020400 	.word	0x40020400
 8003988:	40020800 	.word	0x40020800
 800398c:	40020c00 	.word	0x40020c00
 8003990:	40021000 	.word	0x40021000
 8003994:	40021400 	.word	0x40021400
 8003998:	40021800 	.word	0x40021800
 800399c:	40021c00 	.word	0x40021c00
 80039a0:	40022000 	.word	0x40022000
 80039a4:	40022400 	.word	0x40022400
 80039a8:	40013c00 	.word	0x40013c00

080039ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	807b      	strh	r3, [r7, #2]
 80039b8:	4613      	mov	r3, r2
 80039ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039bc:	787b      	ldrb	r3, [r7, #1]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039c2:	887a      	ldrh	r2, [r7, #2]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039c8:	e003      	b.n	80039d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039ca:	887b      	ldrh	r3, [r7, #2]
 80039cc:	041a      	lsls	r2, r3, #16
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	619a      	str	r2, [r3, #24]
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e12b      	b.n	8003c4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d106      	bne.n	8003a0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7fe fd00 	bl	800240c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2224      	movs	r2, #36	@ 0x24
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0201 	bic.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a44:	f001 ff82 	bl	800594c <HAL_RCC_GetPCLK1Freq>
 8003a48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	4a81      	ldr	r2, [pc, #516]	@ (8003c54 <HAL_I2C_Init+0x274>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d807      	bhi.n	8003a64 <HAL_I2C_Init+0x84>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4a80      	ldr	r2, [pc, #512]	@ (8003c58 <HAL_I2C_Init+0x278>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	bf94      	ite	ls
 8003a5c:	2301      	movls	r3, #1
 8003a5e:	2300      	movhi	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	e006      	b.n	8003a72 <HAL_I2C_Init+0x92>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4a7d      	ldr	r2, [pc, #500]	@ (8003c5c <HAL_I2C_Init+0x27c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	bf94      	ite	ls
 8003a6c:	2301      	movls	r3, #1
 8003a6e:	2300      	movhi	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e0e7      	b.n	8003c4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4a78      	ldr	r2, [pc, #480]	@ (8003c60 <HAL_I2C_Init+0x280>)
 8003a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a82:	0c9b      	lsrs	r3, r3, #18
 8003a84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	4a6a      	ldr	r2, [pc, #424]	@ (8003c54 <HAL_I2C_Init+0x274>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d802      	bhi.n	8003ab4 <HAL_I2C_Init+0xd4>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	e009      	b.n	8003ac8 <HAL_I2C_Init+0xe8>
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003aba:	fb02 f303 	mul.w	r3, r2, r3
 8003abe:	4a69      	ldr	r2, [pc, #420]	@ (8003c64 <HAL_I2C_Init+0x284>)
 8003ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac4:	099b      	lsrs	r3, r3, #6
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	430b      	orrs	r3, r1
 8003ace:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ada:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	495c      	ldr	r1, [pc, #368]	@ (8003c54 <HAL_I2C_Init+0x274>)
 8003ae4:	428b      	cmp	r3, r1
 8003ae6:	d819      	bhi.n	8003b1c <HAL_I2C_Init+0x13c>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	1e59      	subs	r1, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003af6:	1c59      	adds	r1, r3, #1
 8003af8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003afc:	400b      	ands	r3, r1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00a      	beq.n	8003b18 <HAL_I2C_Init+0x138>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	1e59      	subs	r1, r3, #1
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b10:	3301      	adds	r3, #1
 8003b12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b16:	e051      	b.n	8003bbc <HAL_I2C_Init+0x1dc>
 8003b18:	2304      	movs	r3, #4
 8003b1a:	e04f      	b.n	8003bbc <HAL_I2C_Init+0x1dc>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d111      	bne.n	8003b48 <HAL_I2C_Init+0x168>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	1e58      	subs	r0, r3, #1
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6859      	ldr	r1, [r3, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	440b      	add	r3, r1
 8003b32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b36:	3301      	adds	r3, #1
 8003b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	bf0c      	ite	eq
 8003b40:	2301      	moveq	r3, #1
 8003b42:	2300      	movne	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	e012      	b.n	8003b6e <HAL_I2C_Init+0x18e>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	1e58      	subs	r0, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6859      	ldr	r1, [r3, #4]
 8003b50:	460b      	mov	r3, r1
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	440b      	add	r3, r1
 8003b56:	0099      	lsls	r1, r3, #2
 8003b58:	440b      	add	r3, r1
 8003b5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	bf0c      	ite	eq
 8003b68:	2301      	moveq	r3, #1
 8003b6a:	2300      	movne	r3, #0
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HAL_I2C_Init+0x196>
 8003b72:	2301      	movs	r3, #1
 8003b74:	e022      	b.n	8003bbc <HAL_I2C_Init+0x1dc>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10e      	bne.n	8003b9c <HAL_I2C_Init+0x1bc>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1e58      	subs	r0, r3, #1
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6859      	ldr	r1, [r3, #4]
 8003b86:	460b      	mov	r3, r1
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	440b      	add	r3, r1
 8003b8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b90:	3301      	adds	r3, #1
 8003b92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b9a:	e00f      	b.n	8003bbc <HAL_I2C_Init+0x1dc>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1e58      	subs	r0, r3, #1
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6859      	ldr	r1, [r3, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	440b      	add	r3, r1
 8003baa:	0099      	lsls	r1, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	6809      	ldr	r1, [r1, #0]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69da      	ldr	r2, [r3, #28]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003bea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	6911      	ldr	r1, [r2, #16]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68d2      	ldr	r2, [r2, #12]
 8003bf6:	4311      	orrs	r1, r2
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695a      	ldr	r2, [r3, #20]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f042 0201 	orr.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	000186a0 	.word	0x000186a0
 8003c58:	001e847f 	.word	0x001e847f
 8003c5c:	003d08ff 	.word	0x003d08ff
 8003c60:	431bde83 	.word	0x431bde83
 8003c64:	10624dd3 	.word	0x10624dd3

08003c68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	4608      	mov	r0, r1
 8003c72:	4611      	mov	r1, r2
 8003c74:	461a      	mov	r2, r3
 8003c76:	4603      	mov	r3, r0
 8003c78:	817b      	strh	r3, [r7, #10]
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	813b      	strh	r3, [r7, #8]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c82:	f7ff fac5 	bl	8003210 <HAL_GetTick>
 8003c86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b20      	cmp	r3, #32
 8003c92:	f040 80d9 	bne.w	8003e48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	2319      	movs	r3, #25
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	496d      	ldr	r1, [pc, #436]	@ (8003e54 <HAL_I2C_Mem_Write+0x1ec>)
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 fc8b 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cac:	2302      	movs	r3, #2
 8003cae:	e0cc      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d101      	bne.n	8003cbe <HAL_I2C_Mem_Write+0x56>
 8003cba:	2302      	movs	r3, #2
 8003cbc:	e0c5      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d007      	beq.n	8003ce4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0201 	orr.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cf2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2221      	movs	r2, #33	@ 0x21
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2240      	movs	r2, #64	@ 0x40
 8003d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a3a      	ldr	r2, [r7, #32]
 8003d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4a4d      	ldr	r2, [pc, #308]	@ (8003e58 <HAL_I2C_Mem_Write+0x1f0>)
 8003d24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d26:	88f8      	ldrh	r0, [r7, #6]
 8003d28:	893a      	ldrh	r2, [r7, #8]
 8003d2a:	8979      	ldrh	r1, [r7, #10]
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	9301      	str	r3, [sp, #4]
 8003d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	4603      	mov	r3, r0
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fac2 	bl	80042c0 <I2C_RequestMemoryWrite>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d052      	beq.n	8003de8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e081      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d46:	697a      	ldr	r2, [r7, #20]
 8003d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 fd50 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00d      	beq.n	8003d72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	d107      	bne.n	8003d6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e06b      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	781a      	ldrb	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	d11b      	bne.n	8003de8 <HAL_I2C_Mem_Write+0x180>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d017      	beq.n	8003de8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbc:	781a      	ldrb	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1aa      	bne.n	8003d46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fd43 	bl	8004880 <I2C_WaitOnBTFFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00d      	beq.n	8003e1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d107      	bne.n	8003e18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e016      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e44:	2300      	movs	r3, #0
 8003e46:	e000      	b.n	8003e4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e48:	2302      	movs	r3, #2
  }
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	00100002 	.word	0x00100002
 8003e58:	ffff0000 	.word	0xffff0000

08003e5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08c      	sub	sp, #48	@ 0x30
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	4608      	mov	r0, r1
 8003e66:	4611      	mov	r1, r2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	817b      	strh	r3, [r7, #10]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	813b      	strh	r3, [r7, #8]
 8003e72:	4613      	mov	r3, r2
 8003e74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e76:	f7ff f9cb 	bl	8003210 <HAL_GetTick>
 8003e7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b20      	cmp	r3, #32
 8003e86:	f040 8214 	bne.w	80042b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	2319      	movs	r3, #25
 8003e90:	2201      	movs	r2, #1
 8003e92:	497b      	ldr	r1, [pc, #492]	@ (8004080 <HAL_I2C_Mem_Read+0x224>)
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fb91 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	e207      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d101      	bne.n	8003eb2 <HAL_I2C_Mem_Read+0x56>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e200      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d007      	beq.n	8003ed8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0201 	orr.w	r2, r2, #1
 8003ed6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ee6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2222      	movs	r2, #34	@ 0x22
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2240      	movs	r2, #64	@ 0x40
 8003ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003f08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4a5b      	ldr	r2, [pc, #364]	@ (8004084 <HAL_I2C_Mem_Read+0x228>)
 8003f18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f1a:	88f8      	ldrh	r0, [r7, #6]
 8003f1c:	893a      	ldrh	r2, [r7, #8]
 8003f1e:	8979      	ldrh	r1, [r7, #10]
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	9301      	str	r3, [sp, #4]
 8003f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	4603      	mov	r3, r0
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fa5e 	bl	80043ec <I2C_RequestMemoryRead>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e1bc      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d113      	bne.n	8003f6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f42:	2300      	movs	r3, #0
 8003f44:	623b      	str	r3, [r7, #32]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	623b      	str	r3, [r7, #32]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	623b      	str	r3, [r7, #32]
 8003f56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	e190      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d11b      	bne.n	8003faa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	61fb      	str	r3, [r7, #28]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	61fb      	str	r3, [r7, #28]
 8003f96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	e170      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d11b      	bne.n	8003fea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61bb      	str	r3, [r7, #24]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	61bb      	str	r3, [r7, #24]
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	e150      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fea:	2300      	movs	r3, #0
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	617b      	str	r3, [r7, #20]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	617b      	str	r3, [r7, #20]
 8003ffe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004000:	e144      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004006:	2b03      	cmp	r3, #3
 8004008:	f200 80f1 	bhi.w	80041ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004010:	2b01      	cmp	r3, #1
 8004012:	d123      	bne.n	800405c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004016:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fc79 	bl	8004910 <I2C_WaitOnRXNEFlagUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e145      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800405a:	e117      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004060:	2b02      	cmp	r3, #2
 8004062:	d14e      	bne.n	8004102 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800406a:	2200      	movs	r2, #0
 800406c:	4906      	ldr	r1, [pc, #24]	@ (8004088 <HAL_I2C_Mem_Read+0x22c>)
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 faa4 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d008      	beq.n	800408c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e11a      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
 800407e:	bf00      	nop
 8004080:	00100002 	.word	0x00100002
 8004084:	ffff0000 	.word	0xffff0000
 8004088:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800409a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	1c5a      	adds	r2, r3, #1
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b8:	3b01      	subs	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b01      	subs	r3, #1
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	b2d2      	uxtb	r2, r2
 80040da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ea:	3b01      	subs	r3, #1
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004100:	e0c4      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004108:	2200      	movs	r2, #0
 800410a:	496c      	ldr	r1, [pc, #432]	@ (80042bc <HAL_I2C_Mem_Read+0x460>)
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 fa55 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e0cb      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691a      	ldr	r2, [r3, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	b2d2      	uxtb	r2, r2
 8004138:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004154:	b29b      	uxth	r3, r3
 8004156:	3b01      	subs	r3, #1
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004164:	2200      	movs	r2, #0
 8004166:	4955      	ldr	r1, [pc, #340]	@ (80042bc <HAL_I2C_Mem_Read+0x460>)
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fa27 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e09d      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004186:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	691a      	ldr	r2, [r3, #16]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	b2d2      	uxtb	r2, r2
 8004194:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419a:	1c5a      	adds	r2, r3, #1
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041ec:	e04e      	b.n	800428c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f000 fb8c 	bl	8004910 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e058      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b04      	cmp	r3, #4
 8004240:	d124      	bne.n	800428c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004246:	2b03      	cmp	r3, #3
 8004248:	d107      	bne.n	800425a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004258:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	691a      	ldr	r2, [r3, #16]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004276:	3b01      	subs	r3, #1
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004290:	2b00      	cmp	r3, #0
 8004292:	f47f aeb6 	bne.w	8004002 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2220      	movs	r2, #32
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	e000      	b.n	80042b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80042b2:	2302      	movs	r3, #2
  }
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3728      	adds	r7, #40	@ 0x28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	00010004 	.word	0x00010004

080042c0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b088      	sub	sp, #32
 80042c4:	af02      	add	r7, sp, #8
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	4608      	mov	r0, r1
 80042ca:	4611      	mov	r1, r2
 80042cc:	461a      	mov	r2, r3
 80042ce:	4603      	mov	r3, r0
 80042d0:	817b      	strh	r3, [r7, #10]
 80042d2:	460b      	mov	r3, r1
 80042d4:	813b      	strh	r3, [r7, #8]
 80042d6:	4613      	mov	r3, r2
 80042d8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 f960 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00d      	beq.n	800431e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800430c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004310:	d103      	bne.n	800431a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004318:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e05f      	b.n	80043de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800431e:	897b      	ldrh	r3, [r7, #10]
 8004320:	b2db      	uxtb	r3, r3
 8004322:	461a      	mov	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800432c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800432e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004330:	6a3a      	ldr	r2, [r7, #32]
 8004332:	492d      	ldr	r1, [pc, #180]	@ (80043e8 <I2C_RequestMemoryWrite+0x128>)
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f9bb 	bl	80046b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e04c      	b.n	80043de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004344:	2300      	movs	r3, #0
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800435a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800435c:	6a39      	ldr	r1, [r7, #32]
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 fa46 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00d      	beq.n	8004386 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	2b04      	cmp	r3, #4
 8004370:	d107      	bne.n	8004382 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004380:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e02b      	b.n	80043de <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004386:	88fb      	ldrh	r3, [r7, #6]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d105      	bne.n	8004398 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800438c:	893b      	ldrh	r3, [r7, #8]
 800438e:	b2da      	uxtb	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	611a      	str	r2, [r3, #16]
 8004396:	e021      	b.n	80043dc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004398:	893b      	ldrh	r3, [r7, #8]
 800439a:	0a1b      	lsrs	r3, r3, #8
 800439c:	b29b      	uxth	r3, r3
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a8:	6a39      	ldr	r1, [r7, #32]
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f000 fa20 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00d      	beq.n	80043d2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d107      	bne.n	80043ce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e005      	b.n	80043de <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043d2:	893b      	ldrh	r3, [r7, #8]
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	00010002 	.word	0x00010002

080043ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	4608      	mov	r0, r1
 80043f6:	4611      	mov	r1, r2
 80043f8:	461a      	mov	r2, r3
 80043fa:	4603      	mov	r3, r0
 80043fc:	817b      	strh	r3, [r7, #10]
 80043fe:	460b      	mov	r3, r1
 8004400:	813b      	strh	r3, [r7, #8]
 8004402:	4613      	mov	r3, r2
 8004404:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004414:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004424:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	2200      	movs	r2, #0
 800442e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f8c2 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00d      	beq.n	800445a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004448:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800444c:	d103      	bne.n	8004456 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004454:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e0aa      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800445a:	897b      	ldrh	r3, [r7, #10]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	461a      	mov	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004468:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800446a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446c:	6a3a      	ldr	r2, [r7, #32]
 800446e:	4952      	ldr	r1, [pc, #328]	@ (80045b8 <I2C_RequestMemoryRead+0x1cc>)
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 f91d 	bl	80046b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e097      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	617b      	str	r3, [r7, #20]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004498:	6a39      	ldr	r1, [r7, #32]
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f9a8 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00d      	beq.n	80044c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d107      	bne.n	80044be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e076      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d105      	bne.n	80044d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044c8:	893b      	ldrh	r3, [r7, #8]
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	611a      	str	r2, [r3, #16]
 80044d2:	e021      	b.n	8004518 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044d4:	893b      	ldrh	r3, [r7, #8]
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	b29b      	uxth	r3, r3
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e4:	6a39      	ldr	r1, [r7, #32]
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f000 f982 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00d      	beq.n	800450e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d107      	bne.n	800450a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004508:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e050      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800450e:	893b      	ldrh	r3, [r7, #8]
 8004510:	b2da      	uxtb	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451a:	6a39      	ldr	r1, [r7, #32]
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 f967 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00d      	beq.n	8004544 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	2b04      	cmp	r3, #4
 800452e:	d107      	bne.n	8004540 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800453e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e035      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004552:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	2200      	movs	r2, #0
 800455c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f82b 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00d      	beq.n	8004588 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800457a:	d103      	bne.n	8004584 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004582:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e013      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004588:	897b      	ldrh	r3, [r7, #10]
 800458a:	b2db      	uxtb	r3, r3
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	b2da      	uxtb	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	6a3a      	ldr	r2, [r7, #32]
 800459c:	4906      	ldr	r1, [pc, #24]	@ (80045b8 <I2C_RequestMemoryRead+0x1cc>)
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 f886 	bl	80046b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	00010002 	.word	0x00010002

080045bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	603b      	str	r3, [r7, #0]
 80045c8:	4613      	mov	r3, r2
 80045ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045cc:	e048      	b.n	8004660 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045d4:	d044      	beq.n	8004660 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d6:	f7fe fe1b 	bl	8003210 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d302      	bcc.n	80045ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d139      	bne.n	8004660 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	0c1b      	lsrs	r3, r3, #16
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d10d      	bne.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	43da      	mvns	r2, r3
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4013      	ands	r3, r2
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	bf0c      	ite	eq
 8004608:	2301      	moveq	r3, #1
 800460a:	2300      	movne	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	461a      	mov	r2, r3
 8004610:	e00c      	b.n	800462c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	43da      	mvns	r2, r3
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	4013      	ands	r3, r2
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	bf0c      	ite	eq
 8004624:	2301      	moveq	r3, #1
 8004626:	2300      	movne	r3, #0
 8004628:	b2db      	uxtb	r3, r3
 800462a:	461a      	mov	r2, r3
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	429a      	cmp	r2, r3
 8004630:	d116      	bne.n	8004660 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	f043 0220 	orr.w	r2, r3, #32
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e023      	b.n	80046a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	0c1b      	lsrs	r3, r3, #16
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b01      	cmp	r3, #1
 8004668:	d10d      	bne.n	8004686 <I2C_WaitOnFlagUntilTimeout+0xca>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	43da      	mvns	r2, r3
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	4013      	ands	r3, r2
 8004676:	b29b      	uxth	r3, r3
 8004678:	2b00      	cmp	r3, #0
 800467a:	bf0c      	ite	eq
 800467c:	2301      	moveq	r3, #1
 800467e:	2300      	movne	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	461a      	mov	r2, r3
 8004684:	e00c      	b.n	80046a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	43da      	mvns	r2, r3
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	4013      	ands	r3, r2
 8004692:	b29b      	uxth	r3, r3
 8004694:	2b00      	cmp	r3, #0
 8004696:	bf0c      	ite	eq
 8004698:	2301      	moveq	r3, #1
 800469a:	2300      	movne	r3, #0
 800469c:	b2db      	uxtb	r3, r3
 800469e:	461a      	mov	r2, r3
 80046a0:	79fb      	ldrb	r3, [r7, #7]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d093      	beq.n	80045ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046be:	e071      	b.n	80047a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ce:	d123      	bne.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004704:	f043 0204 	orr.w	r2, r3, #4
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e067      	b.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800471e:	d041      	beq.n	80047a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004720:	f7fe fd76 	bl	8003210 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	429a      	cmp	r2, r3
 800472e:	d302      	bcc.n	8004736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d136      	bne.n	80047a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	0c1b      	lsrs	r3, r3, #16
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b01      	cmp	r3, #1
 800473e:	d10c      	bne.n	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	43da      	mvns	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	4013      	ands	r3, r2
 800474c:	b29b      	uxth	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	bf14      	ite	ne
 8004752:	2301      	movne	r3, #1
 8004754:	2300      	moveq	r3, #0
 8004756:	b2db      	uxtb	r3, r3
 8004758:	e00b      	b.n	8004772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	43da      	mvns	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	4013      	ands	r3, r2
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	bf14      	ite	ne
 800476c:	2301      	movne	r3, #1
 800476e:	2300      	moveq	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d016      	beq.n	80047a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2220      	movs	r2, #32
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004790:	f043 0220 	orr.w	r2, r3, #32
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e021      	b.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	0c1b      	lsrs	r3, r3, #16
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d10c      	bne.n	80047c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	43da      	mvns	r2, r3
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	4013      	ands	r3, r2
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e00b      	b.n	80047e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	43da      	mvns	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4013      	ands	r3, r2
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	bf14      	ite	ne
 80047da:	2301      	movne	r3, #1
 80047dc:	2300      	moveq	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f47f af6d 	bne.w	80046c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047fc:	e034      	b.n	8004868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 f8e3 	bl	80049ca <I2C_IsAcknowledgeFailed>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d001      	beq.n	800480e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e034      	b.n	8004878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004814:	d028      	beq.n	8004868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004816:	f7fe fcfb 	bl	8003210 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	429a      	cmp	r2, r3
 8004824:	d302      	bcc.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d11d      	bne.n	8004868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b80      	cmp	r3, #128	@ 0x80
 8004838:	d016      	beq.n	8004868 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2220      	movs	r2, #32
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004854:	f043 0220 	orr.w	r2, r3, #32
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e007      	b.n	8004878 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004872:	2b80      	cmp	r3, #128	@ 0x80
 8004874:	d1c3      	bne.n	80047fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800488c:	e034      	b.n	80048f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f000 f89b 	bl	80049ca <I2C_IsAcknowledgeFailed>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e034      	b.n	8004908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048a4:	d028      	beq.n	80048f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a6:	f7fe fcb3 	bl	8003210 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d302      	bcc.n	80048bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d11d      	bne.n	80048f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d016      	beq.n	80048f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e4:	f043 0220 	orr.w	r2, r3, #32
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e007      	b.n	8004908 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	2b04      	cmp	r3, #4
 8004904:	d1c3      	bne.n	800488e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800491c:	e049      	b.n	80049b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b10      	cmp	r3, #16
 800492a:	d119      	bne.n	8004960 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f06f 0210 	mvn.w	r2, #16
 8004934:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e030      	b.n	80049c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004960:	f7fe fc56 	bl	8003210 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	429a      	cmp	r2, r3
 800496e:	d302      	bcc.n	8004976 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d11d      	bne.n	80049b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004980:	2b40      	cmp	r3, #64	@ 0x40
 8004982:	d016      	beq.n	80049b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2220      	movs	r2, #32
 800498e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499e:	f043 0220 	orr.w	r2, r3, #32
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e007      	b.n	80049c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049bc:	2b40      	cmp	r3, #64	@ 0x40
 80049be:	d1ae      	bne.n	800491e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049e0:	d11b      	bne.n	8004a1a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a06:	f043 0204 	orr.w	r2, r3, #4
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b20      	cmp	r3, #32
 8004a3c:	d129      	bne.n	8004a92 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2224      	movs	r2, #36	@ 0x24
 8004a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f022 0201 	bic.w	r2, r2, #1
 8004a54:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 0210 	bic.w	r2, r2, #16
 8004a64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0201 	orr.w	r2, r2, #1
 8004a84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	e000      	b.n	8004a94 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004a92:	2302      	movs	r3, #2
  }
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b20      	cmp	r3, #32
 8004ab8:	d12a      	bne.n	8004b10 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2224      	movs	r2, #36	@ 0x24
 8004abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 0201 	bic.w	r2, r2, #1
 8004ad0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004ada:	89fb      	ldrh	r3, [r7, #14]
 8004adc:	f023 030f 	bic.w	r3, r3, #15
 8004ae0:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	89fb      	ldrh	r3, [r7, #14]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	89fa      	ldrh	r2, [r7, #14]
 8004af2:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 0201 	orr.w	r2, r2, #1
 8004b02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e000      	b.n	8004b12 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004b10:	2302      	movs	r3, #2
  }
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e0bf      	b.n	8004cb2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fd fcca 	bl	80024e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699a      	ldr	r2, [r3, #24]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004b62:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6999      	ldr	r1, [r3, #24]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004b78:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	430a      	orrs	r2, r1
 8004b86:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	6899      	ldr	r1, [r3, #8]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4b4a      	ldr	r3, [pc, #296]	@ (8004cbc <HAL_LTDC_Init+0x19c>)
 8004b94:	400b      	ands	r3, r1
 8004b96:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	041b      	lsls	r3, r3, #16
 8004b9e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6899      	ldr	r1, [r3, #8]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68d9      	ldr	r1, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004cbc <HAL_LTDC_Init+0x19c>)
 8004bc2:	400b      	ands	r3, r1
 8004bc4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	041b      	lsls	r3, r3, #16
 8004bcc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68d9      	ldr	r1, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a1a      	ldr	r2, [r3, #32]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6919      	ldr	r1, [r3, #16]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4b33      	ldr	r3, [pc, #204]	@ (8004cbc <HAL_LTDC_Init+0x19c>)
 8004bf0:	400b      	ands	r3, r1
 8004bf2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	041b      	lsls	r3, r3, #16
 8004bfa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6919      	ldr	r1, [r3, #16]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6959      	ldr	r1, [r3, #20]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	4b27      	ldr	r3, [pc, #156]	@ (8004cbc <HAL_LTDC_Init+0x19c>)
 8004c1e:	400b      	ands	r3, r1
 8004c20:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c26:	041b      	lsls	r3, r3, #16
 8004c28:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6959      	ldr	r1, [r3, #20]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c46:	021b      	lsls	r3, r3, #8
 8004c48:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004c50:	041b      	lsls	r3, r3, #16
 8004c52:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0206 	orr.w	r2, r2, #6
 8004c8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0201 	orr.w	r2, r2, #1
 8004c9e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	f000f800 	.word	0xf000f800

08004cc0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004cc0:	b5b0      	push	{r4, r5, r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d101      	bne.n	8004cda <HAL_LTDC_ConfigLayer+0x1a>
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	e02c      	b.n	8004d34 <HAL_LTDC_ConfigLayer+0x74>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2134      	movs	r1, #52	@ 0x34
 8004cf0:	fb01 f303 	mul.w	r3, r1, r3
 8004cf4:	4413      	add	r3, r2
 8004cf6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4614      	mov	r4, r2
 8004cfe:	461d      	mov	r5, r3
 8004d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d0c:	682b      	ldr	r3, [r5, #0]
 8004d0e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f811 	bl	8004d3c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bdb0      	pop	{r4, r5, r7, pc}

08004d3c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b089      	sub	sp, #36	@ 0x24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	0c1b      	lsrs	r3, r3, #16
 8004d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d58:	4413      	add	r3, r2
 8004d5a:	041b      	lsls	r3, r3, #16
 8004d5c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	01db      	lsls	r3, r3, #7
 8004d68:	4413      	add	r3, r2
 8004d6a:	3384      	adds	r3, #132	@ 0x84
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	4611      	mov	r1, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	01d2      	lsls	r2, r2, #7
 8004d78:	440a      	add	r2, r1
 8004d7a:	3284      	adds	r2, #132	@ 0x84
 8004d7c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004d80:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	0c1b      	lsrs	r3, r3, #16
 8004d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d92:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d94:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	01db      	lsls	r3, r3, #7
 8004da0:	440b      	add	r3, r1
 8004da2:	3384      	adds	r3, #132	@ 0x84
 8004da4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004daa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	68da      	ldr	r2, [r3, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dba:	4413      	add	r3, r2
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	01db      	lsls	r3, r3, #7
 8004dca:	4413      	add	r3, r2
 8004dcc:	3384      	adds	r3, #132	@ 0x84
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	6812      	ldr	r2, [r2, #0]
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	01d2      	lsls	r2, r2, #7
 8004dda:	440a      	add	r2, r1
 8004ddc:	3284      	adds	r2, #132	@ 0x84
 8004dde:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004de2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004df2:	4413      	add	r3, r2
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	01db      	lsls	r3, r3, #7
 8004e00:	440b      	add	r3, r1
 8004e02:	3384      	adds	r3, #132	@ 0x84
 8004e04:	4619      	mov	r1, r3
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	461a      	mov	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	01db      	lsls	r3, r3, #7
 8004e16:	4413      	add	r3, r2
 8004e18:	3384      	adds	r3, #132	@ 0x84
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	6812      	ldr	r2, [r2, #0]
 8004e20:	4611      	mov	r1, r2
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	01d2      	lsls	r2, r2, #7
 8004e26:	440a      	add	r2, r1
 8004e28:	3284      	adds	r2, #132	@ 0x84
 8004e2a:	f023 0307 	bic.w	r3, r3, #7
 8004e2e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	461a      	mov	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	01db      	lsls	r3, r3, #7
 8004e3a:	4413      	add	r3, r2
 8004e3c:	3384      	adds	r3, #132	@ 0x84
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004e4c:	021b      	lsls	r3, r3, #8
 8004e4e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e56:	041b      	lsls	r3, r3, #16
 8004e58:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	061b      	lsls	r3, r3, #24
 8004e60:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	461a      	mov	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	01db      	lsls	r3, r3, #7
 8004e6c:	4413      	add	r3, r2
 8004e6e:	3384      	adds	r3, #132	@ 0x84
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	01db      	lsls	r3, r3, #7
 8004e7c:	4413      	add	r3, r2
 8004e7e:	3384      	adds	r3, #132	@ 0x84
 8004e80:	461a      	mov	r2, r3
 8004e82:	2300      	movs	r3, #0
 8004e84:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	431a      	orrs	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	01db      	lsls	r3, r3, #7
 8004ea0:	440b      	add	r3, r1
 8004ea2:	3384      	adds	r3, #132	@ 0x84
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	01db      	lsls	r3, r3, #7
 8004eb6:	4413      	add	r3, r2
 8004eb8:	3384      	adds	r3, #132	@ 0x84
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	6812      	ldr	r2, [r2, #0]
 8004ec0:	4611      	mov	r1, r2
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	01d2      	lsls	r2, r2, #7
 8004ec6:	440a      	add	r2, r1
 8004ec8:	3284      	adds	r2, #132	@ 0x84
 8004eca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004ece:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	01db      	lsls	r3, r3, #7
 8004eda:	4413      	add	r3, r2
 8004edc:	3384      	adds	r3, #132	@ 0x84
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	01db      	lsls	r3, r3, #7
 8004ef0:	4413      	add	r3, r2
 8004ef2:	3384      	adds	r3, #132	@ 0x84
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	4611      	mov	r1, r2
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	01d2      	lsls	r2, r2, #7
 8004f00:	440a      	add	r2, r1
 8004f02:	3284      	adds	r2, #132	@ 0x84
 8004f04:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004f08:	f023 0307 	bic.w	r3, r3, #7
 8004f0c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	69da      	ldr	r2, [r3, #28]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	68f9      	ldr	r1, [r7, #12]
 8004f18:	6809      	ldr	r1, [r1, #0]
 8004f1a:	4608      	mov	r0, r1
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	01c9      	lsls	r1, r1, #7
 8004f20:	4401      	add	r1, r0
 8004f22:	3184      	adds	r1, #132	@ 0x84
 8004f24:	4313      	orrs	r3, r2
 8004f26:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	01db      	lsls	r3, r3, #7
 8004f32:	4413      	add	r3, r2
 8004f34:	3384      	adds	r3, #132	@ 0x84
 8004f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	01db      	lsls	r3, r3, #7
 8004f42:	4413      	add	r3, r2
 8004f44:	3384      	adds	r3, #132	@ 0x84
 8004f46:	461a      	mov	r2, r3
 8004f48:	2300      	movs	r3, #0
 8004f4a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	01db      	lsls	r3, r3, #7
 8004f56:	4413      	add	r3, r2
 8004f58:	3384      	adds	r3, #132	@ 0x84
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	691b      	ldr	r3, [r3, #16]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d102      	bne.n	8004f70 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004f6a:	2304      	movs	r3, #4
 8004f6c:	61fb      	str	r3, [r7, #28]
 8004f6e:	e01b      	b.n	8004fa8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d102      	bne.n	8004f7e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	61fb      	str	r3, [r7, #28]
 8004f7c:	e014      	b.n	8004fa8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d00b      	beq.n	8004f9e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d007      	beq.n	8004f9e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f92:	2b03      	cmp	r3, #3
 8004f94:	d003      	beq.n	8004f9e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f9a:	2b07      	cmp	r3, #7
 8004f9c:	d102      	bne.n	8004fa4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	61fb      	str	r3, [r7, #28]
 8004fa2:	e001      	b.n	8004fa8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	461a      	mov	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	01db      	lsls	r3, r3, #7
 8004fb2:	4413      	add	r3, r2
 8004fb4:	3384      	adds	r3, #132	@ 0x84
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	01d2      	lsls	r2, r2, #7
 8004fc2:	440a      	add	r2, r1
 8004fc4:	3284      	adds	r2, #132	@ 0x84
 8004fc6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004fca:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd0:	69fa      	ldr	r2, [r7, #28]
 8004fd2:	fb02 f303 	mul.w	r3, r2, r3
 8004fd6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	6859      	ldr	r1, [r3, #4]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	1acb      	subs	r3, r1, r3
 8004fe2:	69f9      	ldr	r1, [r7, #28]
 8004fe4:	fb01 f303 	mul.w	r3, r1, r3
 8004fe8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004fea:	68f9      	ldr	r1, [r7, #12]
 8004fec:	6809      	ldr	r1, [r1, #0]
 8004fee:	4608      	mov	r0, r1
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	01c9      	lsls	r1, r1, #7
 8004ff4:	4401      	add	r1, r0
 8004ff6:	3184      	adds	r1, #132	@ 0x84
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	01db      	lsls	r3, r3, #7
 8005006:	4413      	add	r3, r2
 8005008:	3384      	adds	r3, #132	@ 0x84
 800500a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	6812      	ldr	r2, [r2, #0]
 8005010:	4611      	mov	r1, r2
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	01d2      	lsls	r2, r2, #7
 8005016:	440a      	add	r2, r1
 8005018:	3284      	adds	r2, #132	@ 0x84
 800501a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800501e:	f023 0307 	bic.w	r3, r3, #7
 8005022:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	461a      	mov	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	01db      	lsls	r3, r3, #7
 800502e:	4413      	add	r3, r2
 8005030:	3384      	adds	r3, #132	@ 0x84
 8005032:	461a      	mov	r2, r3
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005038:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	461a      	mov	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	01db      	lsls	r3, r3, #7
 8005044:	4413      	add	r3, r2
 8005046:	3384      	adds	r3, #132	@ 0x84
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	6812      	ldr	r2, [r2, #0]
 800504e:	4611      	mov	r1, r2
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	01d2      	lsls	r2, r2, #7
 8005054:	440a      	add	r2, r1
 8005056:	3284      	adds	r2, #132	@ 0x84
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	6013      	str	r3, [r2, #0]
}
 800505e:	bf00      	nop
 8005060:	3724      	adds	r7, #36	@ 0x24
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e267      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d075      	beq.n	8005176 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800508a:	4b88      	ldr	r3, [pc, #544]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 030c 	and.w	r3, r3, #12
 8005092:	2b04      	cmp	r3, #4
 8005094:	d00c      	beq.n	80050b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005096:	4b85      	ldr	r3, [pc, #532]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d112      	bne.n	80050c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050a2:	4b82      	ldr	r3, [pc, #520]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050ae:	d10b      	bne.n	80050c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050b0:	4b7e      	ldr	r3, [pc, #504]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d05b      	beq.n	8005174 <HAL_RCC_OscConfig+0x108>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d157      	bne.n	8005174 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e242      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d0:	d106      	bne.n	80050e0 <HAL_RCC_OscConfig+0x74>
 80050d2:	4b76      	ldr	r3, [pc, #472]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a75      	ldr	r2, [pc, #468]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050dc:	6013      	str	r3, [r2, #0]
 80050de:	e01d      	b.n	800511c <HAL_RCC_OscConfig+0xb0>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050e8:	d10c      	bne.n	8005104 <HAL_RCC_OscConfig+0x98>
 80050ea:	4b70      	ldr	r3, [pc, #448]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a6f      	ldr	r2, [pc, #444]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	4b6d      	ldr	r3, [pc, #436]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a6c      	ldr	r2, [pc, #432]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80050fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	e00b      	b.n	800511c <HAL_RCC_OscConfig+0xb0>
 8005104:	4b69      	ldr	r3, [pc, #420]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a68      	ldr	r2, [pc, #416]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 800510a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	4b66      	ldr	r3, [pc, #408]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a65      	ldr	r2, [pc, #404]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800511a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d013      	beq.n	800514c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005124:	f7fe f874 	bl	8003210 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800512c:	f7fe f870 	bl	8003210 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b64      	cmp	r3, #100	@ 0x64
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e207      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800513e:	4b5b      	ldr	r3, [pc, #364]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0xc0>
 800514a:	e014      	b.n	8005176 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514c:	f7fe f860 	bl	8003210 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005154:	f7fe f85c 	bl	8003210 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b64      	cmp	r3, #100	@ 0x64
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e1f3      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005166:	4b51      	ldr	r3, [pc, #324]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <HAL_RCC_OscConfig+0xe8>
 8005172:	e000      	b.n	8005176 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d063      	beq.n	800524a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005182:	4b4a      	ldr	r3, [pc, #296]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 030c 	and.w	r3, r3, #12
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00b      	beq.n	80051a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800518e:	4b47      	ldr	r3, [pc, #284]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005196:	2b08      	cmp	r3, #8
 8005198:	d11c      	bne.n	80051d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800519a:	4b44      	ldr	r3, [pc, #272]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d116      	bne.n	80051d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051a6:	4b41      	ldr	r3, [pc, #260]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <HAL_RCC_OscConfig+0x152>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d001      	beq.n	80051be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e1c7      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051be:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	00db      	lsls	r3, r3, #3
 80051cc:	4937      	ldr	r1, [pc, #220]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051d2:	e03a      	b.n	800524a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d020      	beq.n	800521e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051dc:	4b34      	ldr	r3, [pc, #208]	@ (80052b0 <HAL_RCC_OscConfig+0x244>)
 80051de:	2201      	movs	r2, #1
 80051e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e2:	f7fe f815 	bl	8003210 <HAL_GetTick>
 80051e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051e8:	e008      	b.n	80051fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ea:	f7fe f811 	bl	8003210 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e1a8      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051fc:	4b2b      	ldr	r3, [pc, #172]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0f0      	beq.n	80051ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005208:	4b28      	ldr	r3, [pc, #160]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	4925      	ldr	r1, [pc, #148]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005218:	4313      	orrs	r3, r2
 800521a:	600b      	str	r3, [r1, #0]
 800521c:	e015      	b.n	800524a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800521e:	4b24      	ldr	r3, [pc, #144]	@ (80052b0 <HAL_RCC_OscConfig+0x244>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005224:	f7fd fff4 	bl	8003210 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800522c:	f7fd fff0 	bl	8003210 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e187      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800523e:	4b1b      	ldr	r3, [pc, #108]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d036      	beq.n	80052c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d016      	beq.n	800528c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800525e:	4b15      	ldr	r3, [pc, #84]	@ (80052b4 <HAL_RCC_OscConfig+0x248>)
 8005260:	2201      	movs	r2, #1
 8005262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005264:	f7fd ffd4 	bl	8003210 <HAL_GetTick>
 8005268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800526c:	f7fd ffd0 	bl	8003210 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b02      	cmp	r3, #2
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e167      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800527e:	4b0b      	ldr	r3, [pc, #44]	@ (80052ac <HAL_RCC_OscConfig+0x240>)
 8005280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d0f0      	beq.n	800526c <HAL_RCC_OscConfig+0x200>
 800528a:	e01b      	b.n	80052c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800528c:	4b09      	ldr	r3, [pc, #36]	@ (80052b4 <HAL_RCC_OscConfig+0x248>)
 800528e:	2200      	movs	r2, #0
 8005290:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005292:	f7fd ffbd 	bl	8003210 <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005298:	e00e      	b.n	80052b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800529a:	f7fd ffb9 	bl	8003210 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d907      	bls.n	80052b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e150      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
 80052ac:	40023800 	.word	0x40023800
 80052b0:	42470000 	.word	0x42470000
 80052b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b8:	4b88      	ldr	r3, [pc, #544]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80052ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1ea      	bne.n	800529a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f000 8097 	beq.w	8005400 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052d2:	2300      	movs	r3, #0
 80052d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052d6:	4b81      	ldr	r3, [pc, #516]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10f      	bne.n	8005302 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	4b7d      	ldr	r3, [pc, #500]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	4a7c      	ldr	r2, [pc, #496]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80052ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80052f2:	4b7a      	ldr	r3, [pc, #488]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80052f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fa:	60bb      	str	r3, [r7, #8]
 80052fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052fe:	2301      	movs	r3, #1
 8005300:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005302:	4b77      	ldr	r3, [pc, #476]	@ (80054e0 <HAL_RCC_OscConfig+0x474>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530a:	2b00      	cmp	r3, #0
 800530c:	d118      	bne.n	8005340 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800530e:	4b74      	ldr	r3, [pc, #464]	@ (80054e0 <HAL_RCC_OscConfig+0x474>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a73      	ldr	r2, [pc, #460]	@ (80054e0 <HAL_RCC_OscConfig+0x474>)
 8005314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005318:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800531a:	f7fd ff79 	bl	8003210 <HAL_GetTick>
 800531e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005320:	e008      	b.n	8005334 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005322:	f7fd ff75 	bl	8003210 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e10c      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005334:	4b6a      	ldr	r3, [pc, #424]	@ (80054e0 <HAL_RCC_OscConfig+0x474>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800533c:	2b00      	cmp	r3, #0
 800533e:	d0f0      	beq.n	8005322 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d106      	bne.n	8005356 <HAL_RCC_OscConfig+0x2ea>
 8005348:	4b64      	ldr	r3, [pc, #400]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534c:	4a63      	ldr	r2, [pc, #396]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800534e:	f043 0301 	orr.w	r3, r3, #1
 8005352:	6713      	str	r3, [r2, #112]	@ 0x70
 8005354:	e01c      	b.n	8005390 <HAL_RCC_OscConfig+0x324>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b05      	cmp	r3, #5
 800535c:	d10c      	bne.n	8005378 <HAL_RCC_OscConfig+0x30c>
 800535e:	4b5f      	ldr	r3, [pc, #380]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005362:	4a5e      	ldr	r2, [pc, #376]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005364:	f043 0304 	orr.w	r3, r3, #4
 8005368:	6713      	str	r3, [r2, #112]	@ 0x70
 800536a:	4b5c      	ldr	r3, [pc, #368]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800536c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536e:	4a5b      	ldr	r2, [pc, #364]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	6713      	str	r3, [r2, #112]	@ 0x70
 8005376:	e00b      	b.n	8005390 <HAL_RCC_OscConfig+0x324>
 8005378:	4b58      	ldr	r3, [pc, #352]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800537a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537c:	4a57      	ldr	r2, [pc, #348]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800537e:	f023 0301 	bic.w	r3, r3, #1
 8005382:	6713      	str	r3, [r2, #112]	@ 0x70
 8005384:	4b55      	ldr	r3, [pc, #340]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005388:	4a54      	ldr	r2, [pc, #336]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800538a:	f023 0304 	bic.w	r3, r3, #4
 800538e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d015      	beq.n	80053c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005398:	f7fd ff3a 	bl	8003210 <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539e:	e00a      	b.n	80053b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a0:	f7fd ff36 	bl	8003210 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e0cb      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b6:	4b49      	ldr	r3, [pc, #292]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80053b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0ee      	beq.n	80053a0 <HAL_RCC_OscConfig+0x334>
 80053c2:	e014      	b.n	80053ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053c4:	f7fd ff24 	bl	8003210 <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053ca:	e00a      	b.n	80053e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053cc:	f7fd ff20 	bl	8003210 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053da:	4293      	cmp	r3, r2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e0b5      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e2:	4b3e      	ldr	r3, [pc, #248]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80053e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1ee      	bne.n	80053cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053ee:	7dfb      	ldrb	r3, [r7, #23]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d105      	bne.n	8005400 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053f4:	4b39      	ldr	r3, [pc, #228]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80053f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f8:	4a38      	ldr	r2, [pc, #224]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80053fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80a1 	beq.w	800554c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800540a:	4b34      	ldr	r3, [pc, #208]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
 8005412:	2b08      	cmp	r3, #8
 8005414:	d05c      	beq.n	80054d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	2b02      	cmp	r3, #2
 800541c:	d141      	bne.n	80054a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541e:	4b31      	ldr	r3, [pc, #196]	@ (80054e4 <HAL_RCC_OscConfig+0x478>)
 8005420:	2200      	movs	r2, #0
 8005422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005424:	f7fd fef4 	bl	8003210 <HAL_GetTick>
 8005428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800542a:	e008      	b.n	800543e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800542c:	f7fd fef0 	bl	8003210 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b02      	cmp	r3, #2
 8005438:	d901      	bls.n	800543e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e087      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800543e:	4b27      	ldr	r3, [pc, #156]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1f0      	bne.n	800542c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	69da      	ldr	r2, [r3, #28]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005458:	019b      	lsls	r3, r3, #6
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005460:	085b      	lsrs	r3, r3, #1
 8005462:	3b01      	subs	r3, #1
 8005464:	041b      	lsls	r3, r3, #16
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546c:	061b      	lsls	r3, r3, #24
 800546e:	491b      	ldr	r1, [pc, #108]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005470:	4313      	orrs	r3, r2
 8005472:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005474:	4b1b      	ldr	r3, [pc, #108]	@ (80054e4 <HAL_RCC_OscConfig+0x478>)
 8005476:	2201      	movs	r2, #1
 8005478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547a:	f7fd fec9 	bl	8003210 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fd fec5 	bl	8003210 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e05c      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005494:	4b11      	ldr	r3, [pc, #68]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0f0      	beq.n	8005482 <HAL_RCC_OscConfig+0x416>
 80054a0:	e054      	b.n	800554c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a2:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <HAL_RCC_OscConfig+0x478>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a8:	f7fd feb2 	bl	8003210 <HAL_GetTick>
 80054ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ae:	e008      	b.n	80054c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b0:	f7fd feae 	bl	8003210 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e045      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c2:	4b06      	ldr	r3, [pc, #24]	@ (80054dc <HAL_RCC_OscConfig+0x470>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1f0      	bne.n	80054b0 <HAL_RCC_OscConfig+0x444>
 80054ce:	e03d      	b.n	800554c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d107      	bne.n	80054e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e038      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
 80054dc:	40023800 	.word	0x40023800
 80054e0:	40007000 	.word	0x40007000
 80054e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005558 <HAL_RCC_OscConfig+0x4ec>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d028      	beq.n	8005548 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005500:	429a      	cmp	r2, r3
 8005502:	d121      	bne.n	8005548 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800550e:	429a      	cmp	r2, r3
 8005510:	d11a      	bne.n	8005548 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005518:	4013      	ands	r3, r2
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800551e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005520:	4293      	cmp	r3, r2
 8005522:	d111      	bne.n	8005548 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	3b01      	subs	r3, #1
 8005532:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005534:	429a      	cmp	r2, r3
 8005536:	d107      	bne.n	8005548 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005542:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005544:	429a      	cmp	r2, r3
 8005546:	d001      	beq.n	800554c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e000      	b.n	800554e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3718      	adds	r7, #24
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	40023800 	.word	0x40023800

0800555c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e0cc      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005570:	4b68      	ldr	r3, [pc, #416]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 030f 	and.w	r3, r3, #15
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	429a      	cmp	r2, r3
 800557c:	d90c      	bls.n	8005598 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800557e:	4b65      	ldr	r3, [pc, #404]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005586:	4b63      	ldr	r3, [pc, #396]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d001      	beq.n	8005598 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e0b8      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0302 	and.w	r3, r3, #2
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d020      	beq.n	80055e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055b0:	4b59      	ldr	r3, [pc, #356]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	4a58      	ldr	r2, [pc, #352]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d005      	beq.n	80055d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055c8:	4b53      	ldr	r3, [pc, #332]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	4a52      	ldr	r2, [pc, #328]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055d4:	4b50      	ldr	r3, [pc, #320]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	494d      	ldr	r1, [pc, #308]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d044      	beq.n	800567c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d107      	bne.n	800560a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055fa:	4b47      	ldr	r3, [pc, #284]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005602:	2b00      	cmp	r3, #0
 8005604:	d119      	bne.n	800563a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e07f      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2b02      	cmp	r3, #2
 8005610:	d003      	beq.n	800561a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005616:	2b03      	cmp	r3, #3
 8005618:	d107      	bne.n	800562a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800561a:	4b3f      	ldr	r3, [pc, #252]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d109      	bne.n	800563a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e06f      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800562a:	4b3b      	ldr	r3, [pc, #236]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0302 	and.w	r3, r3, #2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e067      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800563a:	4b37      	ldr	r3, [pc, #220]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f023 0203 	bic.w	r2, r3, #3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	4934      	ldr	r1, [pc, #208]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 8005648:	4313      	orrs	r3, r2
 800564a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800564c:	f7fd fde0 	bl	8003210 <HAL_GetTick>
 8005650:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005652:	e00a      	b.n	800566a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005654:	f7fd fddc 	bl	8003210 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005662:	4293      	cmp	r3, r2
 8005664:	d901      	bls.n	800566a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e04f      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800566a:	4b2b      	ldr	r3, [pc, #172]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f003 020c 	and.w	r2, r3, #12
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	429a      	cmp	r2, r3
 800567a:	d1eb      	bne.n	8005654 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800567c:	4b25      	ldr	r3, [pc, #148]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 030f 	and.w	r3, r3, #15
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	429a      	cmp	r2, r3
 8005688:	d20c      	bcs.n	80056a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800568a:	4b22      	ldr	r3, [pc, #136]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005692:	4b20      	ldr	r3, [pc, #128]	@ (8005714 <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	429a      	cmp	r2, r3
 800569e:	d001      	beq.n	80056a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e032      	b.n	800570a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0304 	and.w	r3, r3, #4
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d008      	beq.n	80056c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056b0:	4b19      	ldr	r3, [pc, #100]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	4916      	ldr	r1, [pc, #88]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0308 	and.w	r3, r3, #8
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d009      	beq.n	80056e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056ce:	4b12      	ldr	r3, [pc, #72]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	490e      	ldr	r1, [pc, #56]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056e2:	f000 f821 	bl	8005728 <HAL_RCC_GetSysClockFreq>
 80056e6:	4602      	mov	r2, r0
 80056e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005718 <HAL_RCC_ClockConfig+0x1bc>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	091b      	lsrs	r3, r3, #4
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	490a      	ldr	r1, [pc, #40]	@ (800571c <HAL_RCC_ClockConfig+0x1c0>)
 80056f4:	5ccb      	ldrb	r3, [r1, r3]
 80056f6:	fa22 f303 	lsr.w	r3, r2, r3
 80056fa:	4a09      	ldr	r2, [pc, #36]	@ (8005720 <HAL_RCC_ClockConfig+0x1c4>)
 80056fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80056fe:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <HAL_RCC_ClockConfig+0x1c8>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4618      	mov	r0, r3
 8005704:	f7fd fd40 	bl	8003188 <HAL_InitTick>

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	40023c00 	.word	0x40023c00
 8005718:	40023800 	.word	0x40023800
 800571c:	080096bc 	.word	0x080096bc
 8005720:	20000018 	.word	0x20000018
 8005724:	2000001c 	.word	0x2000001c

08005728 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800572c:	b094      	sub	sp, #80	@ 0x50
 800572e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005734:	2300      	movs	r3, #0
 8005736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005740:	4b79      	ldr	r3, [pc, #484]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f003 030c 	and.w	r3, r3, #12
 8005748:	2b08      	cmp	r3, #8
 800574a:	d00d      	beq.n	8005768 <HAL_RCC_GetSysClockFreq+0x40>
 800574c:	2b08      	cmp	r3, #8
 800574e:	f200 80e1 	bhi.w	8005914 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d002      	beq.n	800575c <HAL_RCC_GetSysClockFreq+0x34>
 8005756:	2b04      	cmp	r3, #4
 8005758:	d003      	beq.n	8005762 <HAL_RCC_GetSysClockFreq+0x3a>
 800575a:	e0db      	b.n	8005914 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800575c:	4b73      	ldr	r3, [pc, #460]	@ (800592c <HAL_RCC_GetSysClockFreq+0x204>)
 800575e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005760:	e0db      	b.n	800591a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005762:	4b73      	ldr	r3, [pc, #460]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x208>)
 8005764:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005766:	e0d8      	b.n	800591a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005768:	4b6f      	ldr	r3, [pc, #444]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005770:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005772:	4b6d      	ldr	r3, [pc, #436]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d063      	beq.n	8005846 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800577e:	4b6a      	ldr	r3, [pc, #424]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	099b      	lsrs	r3, r3, #6
 8005784:	2200      	movs	r2, #0
 8005786:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005788:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800578a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005790:	633b      	str	r3, [r7, #48]	@ 0x30
 8005792:	2300      	movs	r3, #0
 8005794:	637b      	str	r3, [r7, #52]	@ 0x34
 8005796:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800579a:	4622      	mov	r2, r4
 800579c:	462b      	mov	r3, r5
 800579e:	f04f 0000 	mov.w	r0, #0
 80057a2:	f04f 0100 	mov.w	r1, #0
 80057a6:	0159      	lsls	r1, r3, #5
 80057a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057ac:	0150      	lsls	r0, r2, #5
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4621      	mov	r1, r4
 80057b4:	1a51      	subs	r1, r2, r1
 80057b6:	6139      	str	r1, [r7, #16]
 80057b8:	4629      	mov	r1, r5
 80057ba:	eb63 0301 	sbc.w	r3, r3, r1
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	f04f 0300 	mov.w	r3, #0
 80057c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057cc:	4659      	mov	r1, fp
 80057ce:	018b      	lsls	r3, r1, #6
 80057d0:	4651      	mov	r1, sl
 80057d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057d6:	4651      	mov	r1, sl
 80057d8:	018a      	lsls	r2, r1, #6
 80057da:	4651      	mov	r1, sl
 80057dc:	ebb2 0801 	subs.w	r8, r2, r1
 80057e0:	4659      	mov	r1, fp
 80057e2:	eb63 0901 	sbc.w	r9, r3, r1
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	f04f 0300 	mov.w	r3, #0
 80057ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057fa:	4690      	mov	r8, r2
 80057fc:	4699      	mov	r9, r3
 80057fe:	4623      	mov	r3, r4
 8005800:	eb18 0303 	adds.w	r3, r8, r3
 8005804:	60bb      	str	r3, [r7, #8]
 8005806:	462b      	mov	r3, r5
 8005808:	eb49 0303 	adc.w	r3, r9, r3
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	f04f 0200 	mov.w	r2, #0
 8005812:	f04f 0300 	mov.w	r3, #0
 8005816:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800581a:	4629      	mov	r1, r5
 800581c:	024b      	lsls	r3, r1, #9
 800581e:	4621      	mov	r1, r4
 8005820:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005824:	4621      	mov	r1, r4
 8005826:	024a      	lsls	r2, r1, #9
 8005828:	4610      	mov	r0, r2
 800582a:	4619      	mov	r1, r3
 800582c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800582e:	2200      	movs	r2, #0
 8005830:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005832:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005834:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005838:	f7fa fd32 	bl	80002a0 <__aeabi_uldivmod>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4613      	mov	r3, r2
 8005842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005844:	e058      	b.n	80058f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005846:	4b38      	ldr	r3, [pc, #224]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	099b      	lsrs	r3, r3, #6
 800584c:	2200      	movs	r2, #0
 800584e:	4618      	mov	r0, r3
 8005850:	4611      	mov	r1, r2
 8005852:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005856:	623b      	str	r3, [r7, #32]
 8005858:	2300      	movs	r3, #0
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24
 800585c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	f04f 0000 	mov.w	r0, #0
 8005868:	f04f 0100 	mov.w	r1, #0
 800586c:	0159      	lsls	r1, r3, #5
 800586e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005872:	0150      	lsls	r0, r2, #5
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4641      	mov	r1, r8
 800587a:	ebb2 0a01 	subs.w	sl, r2, r1
 800587e:	4649      	mov	r1, r9
 8005880:	eb63 0b01 	sbc.w	fp, r3, r1
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005890:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005894:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005898:	ebb2 040a 	subs.w	r4, r2, sl
 800589c:	eb63 050b 	sbc.w	r5, r3, fp
 80058a0:	f04f 0200 	mov.w	r2, #0
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	00eb      	lsls	r3, r5, #3
 80058aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058ae:	00e2      	lsls	r2, r4, #3
 80058b0:	4614      	mov	r4, r2
 80058b2:	461d      	mov	r5, r3
 80058b4:	4643      	mov	r3, r8
 80058b6:	18e3      	adds	r3, r4, r3
 80058b8:	603b      	str	r3, [r7, #0]
 80058ba:	464b      	mov	r3, r9
 80058bc:	eb45 0303 	adc.w	r3, r5, r3
 80058c0:	607b      	str	r3, [r7, #4]
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058ce:	4629      	mov	r1, r5
 80058d0:	028b      	lsls	r3, r1, #10
 80058d2:	4621      	mov	r1, r4
 80058d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058d8:	4621      	mov	r1, r4
 80058da:	028a      	lsls	r2, r1, #10
 80058dc:	4610      	mov	r0, r2
 80058de:	4619      	mov	r1, r3
 80058e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058e2:	2200      	movs	r2, #0
 80058e4:	61bb      	str	r3, [r7, #24]
 80058e6:	61fa      	str	r2, [r7, #28]
 80058e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058ec:	f7fa fcd8 	bl	80002a0 <__aeabi_uldivmod>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4613      	mov	r3, r2
 80058f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005928 <HAL_RCC_GetSysClockFreq+0x200>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	0c1b      	lsrs	r3, r3, #16
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	3301      	adds	r3, #1
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005908:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800590a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800590c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005910:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005912:	e002      	b.n	800591a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005914:	4b05      	ldr	r3, [pc, #20]	@ (800592c <HAL_RCC_GetSysClockFreq+0x204>)
 8005916:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005918:	bf00      	nop
    }
  }
  return sysclockfreq;
 800591a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800591c:	4618      	mov	r0, r3
 800591e:	3750      	adds	r7, #80	@ 0x50
 8005920:	46bd      	mov	sp, r7
 8005922:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005926:	bf00      	nop
 8005928:	40023800 	.word	0x40023800
 800592c:	00f42400 	.word	0x00f42400
 8005930:	007a1200 	.word	0x007a1200

08005934 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005934:	b480      	push	{r7}
 8005936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005938:	4b03      	ldr	r3, [pc, #12]	@ (8005948 <HAL_RCC_GetHCLKFreq+0x14>)
 800593a:	681b      	ldr	r3, [r3, #0]
}
 800593c:	4618      	mov	r0, r3
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	20000018 	.word	0x20000018

0800594c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005950:	f7ff fff0 	bl	8005934 <HAL_RCC_GetHCLKFreq>
 8005954:	4602      	mov	r2, r0
 8005956:	4b05      	ldr	r3, [pc, #20]	@ (800596c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	0a9b      	lsrs	r3, r3, #10
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	4903      	ldr	r1, [pc, #12]	@ (8005970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005962:	5ccb      	ldrb	r3, [r1, r3]
 8005964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005968:	4618      	mov	r0, r3
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40023800 	.word	0x40023800
 8005970:	080096cc 	.word	0x080096cc

08005974 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10b      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005998:	2b00      	cmp	r3, #0
 800599a:	d105      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d075      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059a8:	4b91      	ldr	r3, [pc, #580]	@ (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059ae:	f7fd fc2f 	bl	8003210 <HAL_GetTick>
 80059b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059b4:	e008      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059b6:	f7fd fc2b 	bl	8003210 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e189      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059c8:	4b8a      	ldr	r3, [pc, #552]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1f0      	bne.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d009      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	019a      	lsls	r2, r3, #6
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	071b      	lsls	r3, r3, #28
 80059ec:	4981      	ldr	r1, [pc, #516]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d01f      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a00:	4b7c      	ldr	r3, [pc, #496]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a06:	0f1b      	lsrs	r3, r3, #28
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	019a      	lsls	r2, r3, #6
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	061b      	lsls	r3, r3, #24
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	071b      	lsls	r3, r3, #28
 8005a20:	4974      	ldr	r1, [pc, #464]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a28:	4b72      	ldr	r3, [pc, #456]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a2e:	f023 021f 	bic.w	r2, r3, #31
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	496e      	ldr	r1, [pc, #440]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00d      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	019a      	lsls	r2, r3, #6
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	061b      	lsls	r3, r3, #24
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	071b      	lsls	r3, r3, #28
 8005a60:	4964      	ldr	r1, [pc, #400]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a68:	4b61      	ldr	r3, [pc, #388]	@ (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a6e:	f7fd fbcf 	bl	8003210 <HAL_GetTick>
 8005a72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a74:	e008      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a76:	f7fd fbcb 	bl	8003210 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e129      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a88:	4b5a      	ldr	r3, [pc, #360]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0f0      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d105      	bne.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d079      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005aac:	4b52      	ldr	r3, [pc, #328]	@ (8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ab2:	f7fd fbad 	bl	8003210 <HAL_GetTick>
 8005ab6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ab8:	e008      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005aba:	f7fd fba9 	bl	8003210 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e107      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005acc:	4b49      	ldr	r3, [pc, #292]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ad8:	d0ef      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0304 	and.w	r3, r3, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d020      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ae6:	4b43      	ldr	r3, [pc, #268]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aec:	0f1b      	lsrs	r3, r3, #28
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	019a      	lsls	r2, r3, #6
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	061b      	lsls	r3, r3, #24
 8005b00:	431a      	orrs	r2, r3
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	071b      	lsls	r3, r3, #28
 8005b06:	493b      	ldr	r1, [pc, #236]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b0e:	4b39      	ldr	r3, [pc, #228]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b14:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	4934      	ldr	r1, [pc, #208]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0308 	and.w	r3, r3, #8
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d01e      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b34:	4b2f      	ldr	r3, [pc, #188]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3a:	0e1b      	lsrs	r3, r3, #24
 8005b3c:	f003 030f 	and.w	r3, r3, #15
 8005b40:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	019a      	lsls	r2, r3, #6
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	061b      	lsls	r3, r3, #24
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	071b      	lsls	r3, r3, #28
 8005b54:	4927      	ldr	r1, [pc, #156]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b5c:	4b25      	ldr	r3, [pc, #148]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6a:	4922      	ldr	r1, [pc, #136]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b72:	4b21      	ldr	r3, [pc, #132]	@ (8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b78:	f7fd fb4a 	bl	8003210 <HAL_GetTick>
 8005b7c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b7e:	e008      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b80:	f7fd fb46 	bl	8003210 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e0a4      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b92:	4b18      	ldr	r3, [pc, #96]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b9e:	d1ef      	bne.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0320 	and.w	r3, r3, #32
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 808b 	beq.w	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	4b10      	ldr	r3, [pc, #64]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bc6:	60fb      	str	r3, [r7, #12]
 8005bc8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005bca:	4b0c      	ldr	r3, [pc, #48]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a0b      	ldr	r2, [pc, #44]	@ (8005bfc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bd6:	f7fd fb1b 	bl	8003210 <HAL_GetTick>
 8005bda:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005bdc:	e010      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bde:	f7fd fb17 	bl	8003210 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d909      	bls.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e075      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005bf0:	42470068 	.word	0x42470068
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	42470070 	.word	0x42470070
 8005bfc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005c00:	4b38      	ldr	r3, [pc, #224]	@ (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0e8      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c0c:	4b36      	ldr	r3, [pc, #216]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c14:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d02f      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d028      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c32:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c34:	4b2d      	ldr	r3, [pc, #180]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c36:	2201      	movs	r2, #1
 8005c38:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c3a:	4b2c      	ldr	r3, [pc, #176]	@ (8005cec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c40:	4a29      	ldr	r2, [pc, #164]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c46:	4b28      	ldr	r3, [pc, #160]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d114      	bne.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c52:	f7fd fadd 	bl	8003210 <HAL_GetTick>
 8005c56:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c58:	e00a      	b.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c5a:	f7fd fad9 	bl	8003210 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e035      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c70:	4b1d      	ldr	r3, [pc, #116]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0ee      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c88:	d10d      	bne.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005c8a:	4b17      	ldr	r3, [pc, #92]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c96:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9e:	4912      	ldr	r1, [pc, #72]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	608b      	str	r3, [r1, #8]
 8005ca4:	e005      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005ca6:	4b10      	ldr	r3, [pc, #64]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	4a0f      	ldr	r2, [pc, #60]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005cb0:	6093      	str	r3, [r2, #8]
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cb4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cbe:	490a      	ldr	r1, [pc, #40]	@ (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d004      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005cd6:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005cd8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40007000 	.word	0x40007000
 8005ce8:	40023800 	.word	0x40023800
 8005cec:	42470e40 	.word	0x42470e40
 8005cf0:	424711e0 	.word	0x424711e0

08005cf4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b082      	sub	sp, #8
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e01c      	b.n	8005d40 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	795b      	ldrb	r3, [r3, #5]
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d105      	bne.n	8005d1c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fc fd0a 	bl	8002730 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f042 0204 	orr.w	r2, r2, #4
 8005d30:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	791b      	ldrb	r3, [r3, #4]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_RNG_GenerateRandomNumber+0x1a>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e044      	b.n	8005dec <HAL_RNG_GenerateRandomNumber+0xa4>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	795b      	ldrb	r3, [r3, #5]
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d133      	bne.n	8005dda <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2202      	movs	r2, #2
 8005d76:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d78:	f7fd fa4a 	bl	8003210 <HAL_GetTick>
 8005d7c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005d7e:	e018      	b.n	8005db2 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005d80:	f7fd fa46 	bl	8003210 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d911      	bls.n	8005db2 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f003 0301 	and.w	r3, r3, #1
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d00a      	beq.n	8005db2 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2202      	movs	r2, #2
 8005da6:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e01c      	b.n	8005dec <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d1df      	bne.n	8005d80 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	715a      	strb	r2, [r3, #5]
 8005dd8:	e004      	b.n	8005de4 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2204      	movs	r2, #4
 8005dde:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	711a      	strb	r2, [r3, #4]

  return status;
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e07b      	b.n	8005efe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d108      	bne.n	8005e20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e16:	d009      	beq.n	8005e2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	61da      	str	r2, [r3, #28]
 8005e1e:	e005      	b.n	8005e2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d106      	bne.n	8005e4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fc fc94 	bl	8002774 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e74:	431a      	orrs	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	f003 0302 	and.w	r3, r3, #2
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eb0:	ea42 0103 	orr.w	r1, r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	0c1b      	lsrs	r3, r3, #16
 8005eca:	f003 0104 	and.w	r1, r3, #4
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	f003 0210 	and.w	r2, r3, #16
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69da      	ldr	r2, [r3, #28]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b082      	sub	sp, #8
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e01a      	b.n	8005f4e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f2e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7fc fc67 	bl	8002804 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b088      	sub	sp, #32
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	60f8      	str	r0, [r7, #12]
 8005f5e:	60b9      	str	r1, [r7, #8]
 8005f60:	603b      	str	r3, [r7, #0]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f66:	f7fd f953 	bl	8003210 <HAL_GetTick>
 8005f6a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005f6c:	88fb      	ldrh	r3, [r7, #6]
 8005f6e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d001      	beq.n	8005f80 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	e12a      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_SPI_Transmit+0x36>
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e122      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d101      	bne.n	8005f9e <HAL_SPI_Transmit+0x48>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e11b      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2203      	movs	r2, #3
 8005faa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	88fa      	ldrh	r2, [r7, #6]
 8005fbe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	88fa      	ldrh	r2, [r7, #6]
 8005fc4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fec:	d10f      	bne.n	800600e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ffc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800600c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d007      	beq.n	800602c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800602a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006034:	d152      	bne.n	80060dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d002      	beq.n	8006044 <HAL_SPI_Transmit+0xee>
 800603e:	8b7b      	ldrh	r3, [r7, #26]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d145      	bne.n	80060d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006048:	881a      	ldrh	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006054:	1c9a      	adds	r2, r3, #2
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006068:	e032      	b.n	80060d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b02      	cmp	r3, #2
 8006076:	d112      	bne.n	800609e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800607c:	881a      	ldrh	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006088:	1c9a      	adds	r2, r3, #2
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006092:	b29b      	uxth	r3, r3
 8006094:	3b01      	subs	r3, #1
 8006096:	b29a      	uxth	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800609c:	e018      	b.n	80060d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800609e:	f7fd f8b7 	bl	8003210 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d803      	bhi.n	80060b6 <HAL_SPI_Transmit+0x160>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060b4:	d102      	bne.n	80060bc <HAL_SPI_Transmit+0x166>
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d109      	bne.n	80060d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e082      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1c7      	bne.n	800606a <HAL_SPI_Transmit+0x114>
 80060da:	e053      	b.n	8006184 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <HAL_SPI_Transmit+0x194>
 80060e4:	8b7b      	ldrh	r3, [r7, #26]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d147      	bne.n	800617a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	330c      	adds	r3, #12
 80060f4:	7812      	ldrb	r2, [r2, #0]
 80060f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fc:	1c5a      	adds	r2, r3, #1
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006106:	b29b      	uxth	r3, r3
 8006108:	3b01      	subs	r3, #1
 800610a:	b29a      	uxth	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006110:	e033      	b.n	800617a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 0302 	and.w	r3, r3, #2
 800611c:	2b02      	cmp	r3, #2
 800611e:	d113      	bne.n	8006148 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	330c      	adds	r3, #12
 800612a:	7812      	ldrb	r2, [r2, #0]
 800612c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006132:	1c5a      	adds	r2, r3, #1
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800613c:	b29b      	uxth	r3, r3
 800613e:	3b01      	subs	r3, #1
 8006140:	b29a      	uxth	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006146:	e018      	b.n	800617a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006148:	f7fd f862 	bl	8003210 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	429a      	cmp	r2, r3
 8006156:	d803      	bhi.n	8006160 <HAL_SPI_Transmit+0x20a>
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800615e:	d102      	bne.n	8006166 <HAL_SPI_Transmit+0x210>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d109      	bne.n	800617a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e02d      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800617e:	b29b      	uxth	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1c6      	bne.n	8006112 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	6839      	ldr	r1, [r7, #0]
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f000 f8bf 	bl	800630c <SPI_EndRxTxTransaction>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d10a      	bne.n	80061b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	617b      	str	r3, [r7, #20]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	617b      	str	r3, [r7, #20]
 80061b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e000      	b.n	80061d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80061d4:	2300      	movs	r3, #0
  }
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3720      	adds	r7, #32
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061ec:	b2db      	uxtb	r3, r3
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800620c:	f7fd f800 	bl	8003210 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	4413      	add	r3, r2
 800621a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800621c:	f7fc fff8 	bl	8003210 <HAL_GetTick>
 8006220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006222:	4b39      	ldr	r3, [pc, #228]	@ (8006308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	015b      	lsls	r3, r3, #5
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	fb02 f303 	mul.w	r3, r2, r3
 8006230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006232:	e054      	b.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800623a:	d050      	beq.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800623c:	f7fc ffe8 	bl	8003210 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	429a      	cmp	r2, r3
 800624a:	d902      	bls.n	8006252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d13d      	bne.n	80062ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800626a:	d111      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006274:	d004      	beq.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800627e:	d107      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800628e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006298:	d10f      	bne.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e017      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3b01      	subs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4013      	ands	r3, r2
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	bf0c      	ite	eq
 80062ee:	2301      	moveq	r3, #1
 80062f0:	2300      	movne	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461a      	mov	r2, r3
 80062f6:	79fb      	ldrb	r3, [r7, #7]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d19b      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20000018 	.word	0x20000018

0800630c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af02      	add	r7, sp, #8
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2201      	movs	r2, #1
 8006320:	2102      	movs	r1, #2
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f7ff ff6a 	bl	80061fc <SPI_WaitFlagStateUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d007      	beq.n	800633e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006332:	f043 0220 	orr.w	r2, r3, #32
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e032      	b.n	80063a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800633e:	4b1b      	ldr	r3, [pc, #108]	@ (80063ac <SPI_EndRxTxTransaction+0xa0>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a1b      	ldr	r2, [pc, #108]	@ (80063b0 <SPI_EndRxTxTransaction+0xa4>)
 8006344:	fba2 2303 	umull	r2, r3, r2, r3
 8006348:	0d5b      	lsrs	r3, r3, #21
 800634a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800635c:	d112      	bne.n	8006384 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	2200      	movs	r2, #0
 8006366:	2180      	movs	r1, #128	@ 0x80
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f7ff ff47 	bl	80061fc <SPI_WaitFlagStateUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d016      	beq.n	80063a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006378:	f043 0220 	orr.w	r2, r3, #32
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e00f      	b.n	80063a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	3b01      	subs	r3, #1
 800638e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800639a:	2b80      	cmp	r3, #128	@ 0x80
 800639c:	d0f2      	beq.n	8006384 <SPI_EndRxTxTransaction+0x78>
 800639e:	e000      	b.n	80063a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80063a0:	bf00      	nop
  }

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20000018 	.word	0x20000018
 80063b0:	165e9f81 	.word	0x165e9f81

080063b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e041      	b.n	800644a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d106      	bne.n	80063e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7fc fa30 	bl	8002840 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	4610      	mov	r0, r2
 80063f4:	f000 f8f4 	bl	80065e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b084      	sub	sp, #16
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
 800645a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800645c:	2300      	movs	r3, #0
 800645e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006466:	2b01      	cmp	r3, #1
 8006468:	d101      	bne.n	800646e <HAL_TIM_ConfigClockSource+0x1c>
 800646a:	2302      	movs	r3, #2
 800646c:	e0b4      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x186>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2202      	movs	r2, #2
 800647a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800648c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006494:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064a6:	d03e      	beq.n	8006526 <HAL_TIM_ConfigClockSource+0xd4>
 80064a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ac:	f200 8087 	bhi.w	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064b4:	f000 8086 	beq.w	80065c4 <HAL_TIM_ConfigClockSource+0x172>
 80064b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064bc:	d87f      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064be:	2b70      	cmp	r3, #112	@ 0x70
 80064c0:	d01a      	beq.n	80064f8 <HAL_TIM_ConfigClockSource+0xa6>
 80064c2:	2b70      	cmp	r3, #112	@ 0x70
 80064c4:	d87b      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064c6:	2b60      	cmp	r3, #96	@ 0x60
 80064c8:	d050      	beq.n	800656c <HAL_TIM_ConfigClockSource+0x11a>
 80064ca:	2b60      	cmp	r3, #96	@ 0x60
 80064cc:	d877      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064ce:	2b50      	cmp	r3, #80	@ 0x50
 80064d0:	d03c      	beq.n	800654c <HAL_TIM_ConfigClockSource+0xfa>
 80064d2:	2b50      	cmp	r3, #80	@ 0x50
 80064d4:	d873      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064d6:	2b40      	cmp	r3, #64	@ 0x40
 80064d8:	d058      	beq.n	800658c <HAL_TIM_ConfigClockSource+0x13a>
 80064da:	2b40      	cmp	r3, #64	@ 0x40
 80064dc:	d86f      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064de:	2b30      	cmp	r3, #48	@ 0x30
 80064e0:	d064      	beq.n	80065ac <HAL_TIM_ConfigClockSource+0x15a>
 80064e2:	2b30      	cmp	r3, #48	@ 0x30
 80064e4:	d86b      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064e6:	2b20      	cmp	r3, #32
 80064e8:	d060      	beq.n	80065ac <HAL_TIM_ConfigClockSource+0x15a>
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d867      	bhi.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d05c      	beq.n	80065ac <HAL_TIM_ConfigClockSource+0x15a>
 80064f2:	2b10      	cmp	r3, #16
 80064f4:	d05a      	beq.n	80065ac <HAL_TIM_ConfigClockSource+0x15a>
 80064f6:	e062      	b.n	80065be <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006508:	f000 f990 	bl	800682c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800651a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	609a      	str	r2, [r3, #8]
      break;
 8006524:	e04f      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006536:	f000 f979 	bl	800682c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006548:	609a      	str	r2, [r3, #8]
      break;
 800654a:	e03c      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006558:	461a      	mov	r2, r3
 800655a:	f000 f8ed 	bl	8006738 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2150      	movs	r1, #80	@ 0x50
 8006564:	4618      	mov	r0, r3
 8006566:	f000 f946 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 800656a:	e02c      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006578:	461a      	mov	r2, r3
 800657a:	f000 f90c 	bl	8006796 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2160      	movs	r1, #96	@ 0x60
 8006584:	4618      	mov	r0, r3
 8006586:	f000 f936 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 800658a:	e01c      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006598:	461a      	mov	r2, r3
 800659a:	f000 f8cd 	bl	8006738 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2140      	movs	r1, #64	@ 0x40
 80065a4:	4618      	mov	r0, r3
 80065a6:	f000 f926 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 80065aa:	e00c      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f000 f91d 	bl	80067f6 <TIM_ITRx_SetConfig>
      break;
 80065bc:	e003      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	73fb      	strb	r3, [r7, #15]
      break;
 80065c2:	e000      	b.n	80065c6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80065c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a46      	ldr	r2, [pc, #280]	@ (800670c <TIM_Base_SetConfig+0x12c>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d013      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065fe:	d00f      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a43      	ldr	r2, [pc, #268]	@ (8006710 <TIM_Base_SetConfig+0x130>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d00b      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a42      	ldr	r2, [pc, #264]	@ (8006714 <TIM_Base_SetConfig+0x134>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d007      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a41      	ldr	r2, [pc, #260]	@ (8006718 <TIM_Base_SetConfig+0x138>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d003      	beq.n	8006620 <TIM_Base_SetConfig+0x40>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a40      	ldr	r2, [pc, #256]	@ (800671c <TIM_Base_SetConfig+0x13c>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d108      	bne.n	8006632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a35      	ldr	r2, [pc, #212]	@ (800670c <TIM_Base_SetConfig+0x12c>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d02b      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006640:	d027      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a32      	ldr	r2, [pc, #200]	@ (8006710 <TIM_Base_SetConfig+0x130>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d023      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a31      	ldr	r2, [pc, #196]	@ (8006714 <TIM_Base_SetConfig+0x134>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d01f      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a30      	ldr	r2, [pc, #192]	@ (8006718 <TIM_Base_SetConfig+0x138>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d01b      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a2f      	ldr	r2, [pc, #188]	@ (800671c <TIM_Base_SetConfig+0x13c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d017      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a2e      	ldr	r2, [pc, #184]	@ (8006720 <TIM_Base_SetConfig+0x140>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d013      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <TIM_Base_SetConfig+0x144>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00f      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <TIM_Base_SetConfig+0x148>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d00b      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2b      	ldr	r2, [pc, #172]	@ (800672c <TIM_Base_SetConfig+0x14c>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d007      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a2a      	ldr	r2, [pc, #168]	@ (8006730 <TIM_Base_SetConfig+0x150>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d003      	beq.n	8006692 <TIM_Base_SetConfig+0xb2>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a29      	ldr	r2, [pc, #164]	@ (8006734 <TIM_Base_SetConfig+0x154>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d108      	bne.n	80066a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	689a      	ldr	r2, [r3, #8]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a10      	ldr	r2, [pc, #64]	@ (800670c <TIM_Base_SetConfig+0x12c>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d003      	beq.n	80066d8 <TIM_Base_SetConfig+0xf8>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a12      	ldr	r2, [pc, #72]	@ (800671c <TIM_Base_SetConfig+0x13c>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d103      	bne.n	80066e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	691a      	ldr	r2, [r3, #16]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d105      	bne.n	80066fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	f023 0201 	bic.w	r2, r3, #1
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	611a      	str	r2, [r3, #16]
  }
}
 80066fe:	bf00      	nop
 8006700:	3714      	adds	r7, #20
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	40010000 	.word	0x40010000
 8006710:	40000400 	.word	0x40000400
 8006714:	40000800 	.word	0x40000800
 8006718:	40000c00 	.word	0x40000c00
 800671c:	40010400 	.word	0x40010400
 8006720:	40014000 	.word	0x40014000
 8006724:	40014400 	.word	0x40014400
 8006728:	40014800 	.word	0x40014800
 800672c:	40001800 	.word	0x40001800
 8006730:	40001c00 	.word	0x40001c00
 8006734:	40002000 	.word	0x40002000

08006738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a1b      	ldr	r3, [r3, #32]
 8006748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	f023 0201 	bic.w	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	011b      	lsls	r3, r3, #4
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	4313      	orrs	r3, r2
 800676c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f023 030a 	bic.w	r3, r3, #10
 8006774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	4313      	orrs	r3, r2
 800677c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006796:	b480      	push	{r7}
 8006798:	b087      	sub	sp, #28
 800679a:	af00      	add	r7, sp, #0
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	60b9      	str	r1, [r7, #8]
 80067a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	f023 0210 	bic.w	r2, r3, #16
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	031b      	lsls	r3, r3, #12
 80067c6:	693a      	ldr	r2, [r7, #16]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	4313      	orrs	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	621a      	str	r2, [r3, #32]
}
 80067ea:	bf00      	nop
 80067ec:	371c      	adds	r7, #28
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b085      	sub	sp, #20
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
 80067fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800680c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4313      	orrs	r3, r2
 8006814:	f043 0307 	orr.w	r3, r3, #7
 8006818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	609a      	str	r2, [r3, #8]
}
 8006820:	bf00      	nop
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800682c:	b480      	push	{r7}
 800682e:	b087      	sub	sp, #28
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
 8006838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	021a      	lsls	r2, r3, #8
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	431a      	orrs	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	4313      	orrs	r3, r2
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	4313      	orrs	r3, r2
 8006858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	609a      	str	r2, [r3, #8]
}
 8006860:	bf00      	nop
 8006862:	371c      	adds	r7, #28
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006880:	2302      	movs	r3, #2
 8006882:	e05a      	b.n	800693a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2202      	movs	r2, #2
 8006890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a21      	ldr	r2, [pc, #132]	@ (8006948 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d022      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d0:	d01d      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a1d      	ldr	r2, [pc, #116]	@ (800694c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d018      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006950 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d013      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a1a      	ldr	r2, [pc, #104]	@ (8006954 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00e      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a18      	ldr	r2, [pc, #96]	@ (8006958 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d009      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a17      	ldr	r2, [pc, #92]	@ (800695c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d004      	beq.n	800690e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a15      	ldr	r2, [pc, #84]	@ (8006960 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d10c      	bne.n	8006928 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006914:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	4313      	orrs	r3, r2
 800691e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40010000 	.word	0x40010000
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	40000c00 	.word	0x40000c00
 8006958:	40010400 	.word	0x40010400
 800695c:	40014000 	.word	0x40014000
 8006960:	40001800 	.word	0x40001800

08006964 <findslot>:
 8006964:	4b0a      	ldr	r3, [pc, #40]	@ (8006990 <findslot+0x2c>)
 8006966:	b510      	push	{r4, lr}
 8006968:	4604      	mov	r4, r0
 800696a:	6818      	ldr	r0, [r3, #0]
 800696c:	b118      	cbz	r0, 8006976 <findslot+0x12>
 800696e:	6a03      	ldr	r3, [r0, #32]
 8006970:	b90b      	cbnz	r3, 8006976 <findslot+0x12>
 8006972:	f000 fb29 	bl	8006fc8 <__sinit>
 8006976:	2c13      	cmp	r4, #19
 8006978:	d807      	bhi.n	800698a <findslot+0x26>
 800697a:	4806      	ldr	r0, [pc, #24]	@ (8006994 <findslot+0x30>)
 800697c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8006980:	3201      	adds	r2, #1
 8006982:	d002      	beq.n	800698a <findslot+0x26>
 8006984:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8006988:	bd10      	pop	{r4, pc}
 800698a:	2000      	movs	r0, #0
 800698c:	e7fc      	b.n	8006988 <findslot+0x24>
 800698e:	bf00      	nop
 8006990:	20000038 	.word	0x20000038
 8006994:	20025c3c 	.word	0x20025c3c

08006998 <error>:
 8006998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800699a:	4604      	mov	r4, r0
 800699c:	f000 fb52 	bl	8007044 <__errno>
 80069a0:	2613      	movs	r6, #19
 80069a2:	4605      	mov	r5, r0
 80069a4:	2700      	movs	r7, #0
 80069a6:	4630      	mov	r0, r6
 80069a8:	4639      	mov	r1, r7
 80069aa:	beab      	bkpt	0x00ab
 80069ac:	4606      	mov	r6, r0
 80069ae:	602e      	str	r6, [r5, #0]
 80069b0:	4620      	mov	r0, r4
 80069b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080069b4 <checkerror>:
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d101      	bne.n	80069bc <checkerror+0x8>
 80069b8:	f7ff bfee 	b.w	8006998 <error>
 80069bc:	4770      	bx	lr

080069be <_swiread>:
 80069be:	b530      	push	{r4, r5, lr}
 80069c0:	b085      	sub	sp, #20
 80069c2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80069c6:	9203      	str	r2, [sp, #12]
 80069c8:	2406      	movs	r4, #6
 80069ca:	ad01      	add	r5, sp, #4
 80069cc:	4620      	mov	r0, r4
 80069ce:	4629      	mov	r1, r5
 80069d0:	beab      	bkpt	0x00ab
 80069d2:	4604      	mov	r4, r0
 80069d4:	4620      	mov	r0, r4
 80069d6:	f7ff ffed 	bl	80069b4 <checkerror>
 80069da:	b005      	add	sp, #20
 80069dc:	bd30      	pop	{r4, r5, pc}

080069de <_read>:
 80069de:	b570      	push	{r4, r5, r6, lr}
 80069e0:	460e      	mov	r6, r1
 80069e2:	4614      	mov	r4, r2
 80069e4:	f7ff ffbe 	bl	8006964 <findslot>
 80069e8:	4605      	mov	r5, r0
 80069ea:	b930      	cbnz	r0, 80069fa <_read+0x1c>
 80069ec:	f000 fb2a 	bl	8007044 <__errno>
 80069f0:	2309      	movs	r3, #9
 80069f2:	6003      	str	r3, [r0, #0]
 80069f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069f8:	bd70      	pop	{r4, r5, r6, pc}
 80069fa:	6800      	ldr	r0, [r0, #0]
 80069fc:	4622      	mov	r2, r4
 80069fe:	4631      	mov	r1, r6
 8006a00:	f7ff ffdd 	bl	80069be <_swiread>
 8006a04:	1c43      	adds	r3, r0, #1
 8006a06:	d0f5      	beq.n	80069f4 <_read+0x16>
 8006a08:	686b      	ldr	r3, [r5, #4]
 8006a0a:	1a20      	subs	r0, r4, r0
 8006a0c:	4403      	add	r3, r0
 8006a0e:	606b      	str	r3, [r5, #4]
 8006a10:	e7f2      	b.n	80069f8 <_read+0x1a>

08006a12 <_swilseek>:
 8006a12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a14:	460c      	mov	r4, r1
 8006a16:	4616      	mov	r6, r2
 8006a18:	f7ff ffa4 	bl	8006964 <findslot>
 8006a1c:	4605      	mov	r5, r0
 8006a1e:	b940      	cbnz	r0, 8006a32 <_swilseek+0x20>
 8006a20:	f000 fb10 	bl	8007044 <__errno>
 8006a24:	2309      	movs	r3, #9
 8006a26:	6003      	str	r3, [r0, #0]
 8006a28:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	b003      	add	sp, #12
 8006a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a32:	2e02      	cmp	r6, #2
 8006a34:	d903      	bls.n	8006a3e <_swilseek+0x2c>
 8006a36:	f000 fb05 	bl	8007044 <__errno>
 8006a3a:	2316      	movs	r3, #22
 8006a3c:	e7f3      	b.n	8006a26 <_swilseek+0x14>
 8006a3e:	2e01      	cmp	r6, #1
 8006a40:	d112      	bne.n	8006a68 <_swilseek+0x56>
 8006a42:	6843      	ldr	r3, [r0, #4]
 8006a44:	18e4      	adds	r4, r4, r3
 8006a46:	d4f6      	bmi.n	8006a36 <_swilseek+0x24>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	260a      	movs	r6, #10
 8006a4c:	e9cd 3400 	strd	r3, r4, [sp]
 8006a50:	466f      	mov	r7, sp
 8006a52:	4630      	mov	r0, r6
 8006a54:	4639      	mov	r1, r7
 8006a56:	beab      	bkpt	0x00ab
 8006a58:	4606      	mov	r6, r0
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f7ff ffaa 	bl	80069b4 <checkerror>
 8006a60:	2800      	cmp	r0, #0
 8006a62:	dbe1      	blt.n	8006a28 <_swilseek+0x16>
 8006a64:	606c      	str	r4, [r5, #4]
 8006a66:	e7e1      	b.n	8006a2c <_swilseek+0x1a>
 8006a68:	2e02      	cmp	r6, #2
 8006a6a:	6803      	ldr	r3, [r0, #0]
 8006a6c:	d1ec      	bne.n	8006a48 <_swilseek+0x36>
 8006a6e:	9300      	str	r3, [sp, #0]
 8006a70:	260c      	movs	r6, #12
 8006a72:	466f      	mov	r7, sp
 8006a74:	4630      	mov	r0, r6
 8006a76:	4639      	mov	r1, r7
 8006a78:	beab      	bkpt	0x00ab
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	f7ff ff99 	bl	80069b4 <checkerror>
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d0d0      	beq.n	8006a28 <_swilseek+0x16>
 8006a86:	4404      	add	r4, r0
 8006a88:	e7de      	b.n	8006a48 <_swilseek+0x36>

08006a8a <_lseek>:
 8006a8a:	f7ff bfc2 	b.w	8006a12 <_swilseek>

08006a8e <_swiwrite>:
 8006a8e:	b530      	push	{r4, r5, lr}
 8006a90:	b085      	sub	sp, #20
 8006a92:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8006a96:	9203      	str	r2, [sp, #12]
 8006a98:	2405      	movs	r4, #5
 8006a9a:	ad01      	add	r5, sp, #4
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	beab      	bkpt	0x00ab
 8006aa2:	4604      	mov	r4, r0
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	f7ff ff85 	bl	80069b4 <checkerror>
 8006aaa:	b005      	add	sp, #20
 8006aac:	bd30      	pop	{r4, r5, pc}

08006aae <_write>:
 8006aae:	b570      	push	{r4, r5, r6, lr}
 8006ab0:	460e      	mov	r6, r1
 8006ab2:	4615      	mov	r5, r2
 8006ab4:	f7ff ff56 	bl	8006964 <findslot>
 8006ab8:	4604      	mov	r4, r0
 8006aba:	b930      	cbnz	r0, 8006aca <_write+0x1c>
 8006abc:	f000 fac2 	bl	8007044 <__errno>
 8006ac0:	2309      	movs	r3, #9
 8006ac2:	6003      	str	r3, [r0, #0]
 8006ac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ac8:	bd70      	pop	{r4, r5, r6, pc}
 8006aca:	6800      	ldr	r0, [r0, #0]
 8006acc:	462a      	mov	r2, r5
 8006ace:	4631      	mov	r1, r6
 8006ad0:	f7ff ffdd 	bl	8006a8e <_swiwrite>
 8006ad4:	1e03      	subs	r3, r0, #0
 8006ad6:	dbf5      	blt.n	8006ac4 <_write+0x16>
 8006ad8:	6862      	ldr	r2, [r4, #4]
 8006ada:	1ae8      	subs	r0, r5, r3
 8006adc:	4402      	add	r2, r0
 8006ade:	42ab      	cmp	r3, r5
 8006ae0:	6062      	str	r2, [r4, #4]
 8006ae2:	d1f1      	bne.n	8006ac8 <_write+0x1a>
 8006ae4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ae8:	2000      	movs	r0, #0
 8006aea:	f7ff bf55 	b.w	8006998 <error>

08006aee <_swiclose>:
 8006aee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006af0:	2402      	movs	r4, #2
 8006af2:	9001      	str	r0, [sp, #4]
 8006af4:	ad01      	add	r5, sp, #4
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	beab      	bkpt	0x00ab
 8006afc:	4604      	mov	r4, r0
 8006afe:	4620      	mov	r0, r4
 8006b00:	f7ff ff58 	bl	80069b4 <checkerror>
 8006b04:	b003      	add	sp, #12
 8006b06:	bd30      	pop	{r4, r5, pc}

08006b08 <_close>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4605      	mov	r5, r0
 8006b0c:	f7ff ff2a 	bl	8006964 <findslot>
 8006b10:	4604      	mov	r4, r0
 8006b12:	b930      	cbnz	r0, 8006b22 <_close+0x1a>
 8006b14:	f000 fa96 	bl	8007044 <__errno>
 8006b18:	2309      	movs	r3, #9
 8006b1a:	6003      	str	r3, [r0, #0]
 8006b1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b20:	bd38      	pop	{r3, r4, r5, pc}
 8006b22:	3d01      	subs	r5, #1
 8006b24:	2d01      	cmp	r5, #1
 8006b26:	d809      	bhi.n	8006b3c <_close+0x34>
 8006b28:	4b09      	ldr	r3, [pc, #36]	@ (8006b50 <_close+0x48>)
 8006b2a:	689a      	ldr	r2, [r3, #8]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d104      	bne.n	8006b3c <_close+0x34>
 8006b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b36:	6003      	str	r3, [r0, #0]
 8006b38:	2000      	movs	r0, #0
 8006b3a:	e7f1      	b.n	8006b20 <_close+0x18>
 8006b3c:	6820      	ldr	r0, [r4, #0]
 8006b3e:	f7ff ffd6 	bl	8006aee <_swiclose>
 8006b42:	2800      	cmp	r0, #0
 8006b44:	d1ec      	bne.n	8006b20 <_close+0x18>
 8006b46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	e7e8      	b.n	8006b20 <_close+0x18>
 8006b4e:	bf00      	nop
 8006b50:	20025c3c 	.word	0x20025c3c

08006b54 <_swistat>:
 8006b54:	b570      	push	{r4, r5, r6, lr}
 8006b56:	460c      	mov	r4, r1
 8006b58:	f7ff ff04 	bl	8006964 <findslot>
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	b930      	cbnz	r0, 8006b6e <_swistat+0x1a>
 8006b60:	f000 fa70 	bl	8007044 <__errno>
 8006b64:	2309      	movs	r3, #9
 8006b66:	6003      	str	r3, [r0, #0]
 8006b68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b6c:	bd70      	pop	{r4, r5, r6, pc}
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006b74:	6063      	str	r3, [r4, #4]
 8006b76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b7a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006b7c:	260c      	movs	r6, #12
 8006b7e:	4630      	mov	r0, r6
 8006b80:	4629      	mov	r1, r5
 8006b82:	beab      	bkpt	0x00ab
 8006b84:	4605      	mov	r5, r0
 8006b86:	4628      	mov	r0, r5
 8006b88:	f7ff ff14 	bl	80069b4 <checkerror>
 8006b8c:	1c43      	adds	r3, r0, #1
 8006b8e:	d0eb      	beq.n	8006b68 <_swistat+0x14>
 8006b90:	6120      	str	r0, [r4, #16]
 8006b92:	2000      	movs	r0, #0
 8006b94:	e7ea      	b.n	8006b6c <_swistat+0x18>

08006b96 <_stat>:
 8006b96:	b538      	push	{r3, r4, r5, lr}
 8006b98:	460d      	mov	r5, r1
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	2258      	movs	r2, #88	@ 0x58
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f000 fa47 	bl	8007034 <memset>
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	2100      	movs	r1, #0
 8006baa:	f000 f811 	bl	8006bd0 <_swiopen>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	d00b      	beq.n	8006bcc <_stat+0x36>
 8006bb4:	686b      	ldr	r3, [r5, #4]
 8006bb6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006bba:	606b      	str	r3, [r5, #4]
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	f7ff ffc9 	bl	8006b54 <_swistat>
 8006bc2:	4605      	mov	r5, r0
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f7ff ff9f 	bl	8006b08 <_close>
 8006bca:	462c      	mov	r4, r5
 8006bcc:	4620      	mov	r0, r4
 8006bce:	bd38      	pop	{r3, r4, r5, pc}

08006bd0 <_swiopen>:
 8006bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bd4:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8006c80 <_swiopen+0xb0>
 8006bd8:	b096      	sub	sp, #88	@ 0x58
 8006bda:	4607      	mov	r7, r0
 8006bdc:	460e      	mov	r6, r1
 8006bde:	2400      	movs	r4, #0
 8006be0:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8006be4:	3301      	adds	r3, #1
 8006be6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8006bea:	d032      	beq.n	8006c52 <_swiopen+0x82>
 8006bec:	3401      	adds	r4, #1
 8006bee:	2c14      	cmp	r4, #20
 8006bf0:	d1f6      	bne.n	8006be0 <_swiopen+0x10>
 8006bf2:	f000 fa27 	bl	8007044 <__errno>
 8006bf6:	2318      	movs	r3, #24
 8006bf8:	e03a      	b.n	8006c70 <_swiopen+0xa0>
 8006bfa:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8006bfe:	f240 6301 	movw	r3, #1537	@ 0x601
 8006c02:	07b2      	lsls	r2, r6, #30
 8006c04:	bf48      	it	mi
 8006c06:	f045 0502 	orrmi.w	r5, r5, #2
 8006c0a:	421e      	tst	r6, r3
 8006c0c:	bf18      	it	ne
 8006c0e:	f045 0504 	orrne.w	r5, r5, #4
 8006c12:	0733      	lsls	r3, r6, #28
 8006c14:	bf48      	it	mi
 8006c16:	f025 0504 	bicmi.w	r5, r5, #4
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	bf48      	it	mi
 8006c1e:	f045 0508 	orrmi.w	r5, r5, #8
 8006c22:	9700      	str	r7, [sp, #0]
 8006c24:	f7f9 fae4 	bl	80001f0 <strlen>
 8006c28:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8006c2c:	2501      	movs	r5, #1
 8006c2e:	4628      	mov	r0, r5
 8006c30:	4651      	mov	r1, sl
 8006c32:	beab      	bkpt	0x00ab
 8006c34:	4605      	mov	r5, r0
 8006c36:	2d00      	cmp	r5, #0
 8006c38:	db06      	blt.n	8006c48 <_swiopen+0x78>
 8006c3a:	44c8      	add	r8, r9
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8006c42:	f8c8 3004 	str.w	r3, [r8, #4]
 8006c46:	e016      	b.n	8006c76 <_swiopen+0xa6>
 8006c48:	4628      	mov	r0, r5
 8006c4a:	f7ff fea5 	bl	8006998 <error>
 8006c4e:	4604      	mov	r4, r0
 8006c50:	e011      	b.n	8006c76 <_swiopen+0xa6>
 8006c52:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8006c56:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006c5a:	46ea      	mov	sl, sp
 8006c5c:	d1cd      	bne.n	8006bfa <_swiopen+0x2a>
 8006c5e:	4651      	mov	r1, sl
 8006c60:	4638      	mov	r0, r7
 8006c62:	f7ff ff98 	bl	8006b96 <_stat>
 8006c66:	3001      	adds	r0, #1
 8006c68:	d0c7      	beq.n	8006bfa <_swiopen+0x2a>
 8006c6a:	f000 f9eb 	bl	8007044 <__errno>
 8006c6e:	2311      	movs	r3, #17
 8006c70:	6003      	str	r3, [r0, #0]
 8006c72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006c76:	4620      	mov	r0, r4
 8006c78:	b016      	add	sp, #88	@ 0x58
 8006c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c7e:	bf00      	nop
 8006c80:	20025c3c 	.word	0x20025c3c

08006c84 <_get_semihosting_exts>:
 8006c84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c88:	4606      	mov	r6, r0
 8006c8a:	460f      	mov	r7, r1
 8006c8c:	4829      	ldr	r0, [pc, #164]	@ (8006d34 <_get_semihosting_exts+0xb0>)
 8006c8e:	2100      	movs	r1, #0
 8006c90:	4615      	mov	r5, r2
 8006c92:	f7ff ff9d 	bl	8006bd0 <_swiopen>
 8006c96:	462a      	mov	r2, r5
 8006c98:	4604      	mov	r4, r0
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f000 f9c9 	bl	8007034 <memset>
 8006ca2:	1c63      	adds	r3, r4, #1
 8006ca4:	d014      	beq.n	8006cd0 <_get_semihosting_exts+0x4c>
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f7ff fe5c 	bl	8006964 <findslot>
 8006cac:	f04f 080c 	mov.w	r8, #12
 8006cb0:	4681      	mov	r9, r0
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	4649      	mov	r1, r9
 8006cb6:	beab      	bkpt	0x00ab
 8006cb8:	4680      	mov	r8, r0
 8006cba:	4640      	mov	r0, r8
 8006cbc:	f7ff fe7a 	bl	80069b4 <checkerror>
 8006cc0:	2803      	cmp	r0, #3
 8006cc2:	dd02      	ble.n	8006cca <_get_semihosting_exts+0x46>
 8006cc4:	1ec3      	subs	r3, r0, #3
 8006cc6:	42ab      	cmp	r3, r5
 8006cc8:	dc07      	bgt.n	8006cda <_get_semihosting_exts+0x56>
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f7ff ff1c 	bl	8006b08 <_close>
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cd4:	b003      	add	sp, #12
 8006cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cda:	2204      	movs	r2, #4
 8006cdc:	eb0d 0102 	add.w	r1, sp, r2
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f7ff fe7c 	bl	80069de <_read>
 8006ce6:	2803      	cmp	r0, #3
 8006ce8:	ddef      	ble.n	8006cca <_get_semihosting_exts+0x46>
 8006cea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006cee:	2b53      	cmp	r3, #83	@ 0x53
 8006cf0:	d1eb      	bne.n	8006cca <_get_semihosting_exts+0x46>
 8006cf2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006cf6:	2b48      	cmp	r3, #72	@ 0x48
 8006cf8:	d1e7      	bne.n	8006cca <_get_semihosting_exts+0x46>
 8006cfa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006cfe:	2b46      	cmp	r3, #70	@ 0x46
 8006d00:	d1e3      	bne.n	8006cca <_get_semihosting_exts+0x46>
 8006d02:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006d06:	2b42      	cmp	r3, #66	@ 0x42
 8006d08:	d1df      	bne.n	8006cca <_get_semihosting_exts+0x46>
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	4639      	mov	r1, r7
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f7ff fe7f 	bl	8006a12 <_swilseek>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	dbd8      	blt.n	8006cca <_get_semihosting_exts+0x46>
 8006d18:	462a      	mov	r2, r5
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	f7ff fe5e 	bl	80069de <_read>
 8006d22:	4605      	mov	r5, r0
 8006d24:	4620      	mov	r0, r4
 8006d26:	f7ff feef 	bl	8006b08 <_close>
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f7ff fe42 	bl	80069b4 <checkerror>
 8006d30:	e7d0      	b.n	8006cd4 <_get_semihosting_exts+0x50>
 8006d32:	bf00      	nop
 8006d34:	080096d4 	.word	0x080096d4

08006d38 <initialise_semihosting_exts>:
 8006d38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d3a:	4d0a      	ldr	r5, [pc, #40]	@ (8006d64 <initialise_semihosting_exts+0x2c>)
 8006d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8006d68 <initialise_semihosting_exts+0x30>)
 8006d3e:	2100      	movs	r1, #0
 8006d40:	2201      	movs	r2, #1
 8006d42:	a801      	add	r0, sp, #4
 8006d44:	6029      	str	r1, [r5, #0]
 8006d46:	6022      	str	r2, [r4, #0]
 8006d48:	f7ff ff9c 	bl	8006c84 <_get_semihosting_exts>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	dd07      	ble.n	8006d60 <initialise_semihosting_exts+0x28>
 8006d50:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006d54:	f003 0201 	and.w	r2, r3, #1
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	602a      	str	r2, [r5, #0]
 8006d5e:	6023      	str	r3, [r4, #0]
 8006d60:	b003      	add	sp, #12
 8006d62:	bd30      	pop	{r4, r5, pc}
 8006d64:	20000028 	.word	0x20000028
 8006d68:	20000024 	.word	0x20000024

08006d6c <_has_ext_stdout_stderr>:
 8006d6c:	b510      	push	{r4, lr}
 8006d6e:	4c04      	ldr	r4, [pc, #16]	@ (8006d80 <_has_ext_stdout_stderr+0x14>)
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	da01      	bge.n	8006d7a <_has_ext_stdout_stderr+0xe>
 8006d76:	f7ff ffdf 	bl	8006d38 <initialise_semihosting_exts>
 8006d7a:	6820      	ldr	r0, [r4, #0]
 8006d7c:	bd10      	pop	{r4, pc}
 8006d7e:	bf00      	nop
 8006d80:	20000024 	.word	0x20000024

08006d84 <initialise_monitor_handles>:
 8006d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d88:	b085      	sub	sp, #20
 8006d8a:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8006e3c <initialise_monitor_handles+0xb8>
 8006d8e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006d92:	2303      	movs	r3, #3
 8006d94:	2400      	movs	r4, #0
 8006d96:	9303      	str	r3, [sp, #12]
 8006d98:	af01      	add	r7, sp, #4
 8006d9a:	9402      	str	r4, [sp, #8]
 8006d9c:	2501      	movs	r5, #1
 8006d9e:	4628      	mov	r0, r5
 8006da0:	4639      	mov	r1, r7
 8006da2:	beab      	bkpt	0x00ab
 8006da4:	4605      	mov	r5, r0
 8006da6:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8006e40 <initialise_monitor_handles+0xbc>
 8006daa:	4623      	mov	r3, r4
 8006dac:	4c20      	ldr	r4, [pc, #128]	@ (8006e30 <initialise_monitor_handles+0xac>)
 8006dae:	f8c8 5000 	str.w	r5, [r8]
 8006db2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006db6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	2b14      	cmp	r3, #20
 8006dbe:	d1fa      	bne.n	8006db6 <initialise_monitor_handles+0x32>
 8006dc0:	f7ff ffd4 	bl	8006d6c <_has_ext_stdout_stderr>
 8006dc4:	4d1b      	ldr	r5, [pc, #108]	@ (8006e34 <initialise_monitor_handles+0xb0>)
 8006dc6:	b1d0      	cbz	r0, 8006dfe <initialise_monitor_handles+0x7a>
 8006dc8:	f04f 0a03 	mov.w	sl, #3
 8006dcc:	2304      	movs	r3, #4
 8006dce:	f8cd 9004 	str.w	r9, [sp, #4]
 8006dd2:	2601      	movs	r6, #1
 8006dd4:	f8cd a00c 	str.w	sl, [sp, #12]
 8006dd8:	9302      	str	r3, [sp, #8]
 8006dda:	4630      	mov	r0, r6
 8006ddc:	4639      	mov	r1, r7
 8006dde:	beab      	bkpt	0x00ab
 8006de0:	4683      	mov	fp, r0
 8006de2:	4b15      	ldr	r3, [pc, #84]	@ (8006e38 <initialise_monitor_handles+0xb4>)
 8006de4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006de8:	f8c3 b000 	str.w	fp, [r3]
 8006dec:	2308      	movs	r3, #8
 8006dee:	f8cd a00c 	str.w	sl, [sp, #12]
 8006df2:	9302      	str	r3, [sp, #8]
 8006df4:	4630      	mov	r0, r6
 8006df6:	4639      	mov	r1, r7
 8006df8:	beab      	bkpt	0x00ab
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	602e      	str	r6, [r5, #0]
 8006dfe:	682b      	ldr	r3, [r5, #0]
 8006e00:	3301      	adds	r3, #1
 8006e02:	bf02      	ittt	eq
 8006e04:	4b0c      	ldreq	r3, [pc, #48]	@ (8006e38 <initialise_monitor_handles+0xb4>)
 8006e06:	681b      	ldreq	r3, [r3, #0]
 8006e08:	602b      	streq	r3, [r5, #0]
 8006e0a:	2600      	movs	r6, #0
 8006e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	6066      	str	r6, [r4, #4]
 8006e14:	f7ff ffaa 	bl	8006d6c <_has_ext_stdout_stderr>
 8006e18:	b130      	cbz	r0, 8006e28 <initialise_monitor_handles+0xa4>
 8006e1a:	4b07      	ldr	r3, [pc, #28]	@ (8006e38 <initialise_monitor_handles+0xb4>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006e22:	682b      	ldr	r3, [r5, #0]
 8006e24:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006e28:	b005      	add	sp, #20
 8006e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2e:	bf00      	nop
 8006e30:	20025c3c 	.word	0x20025c3c
 8006e34:	20025c30 	.word	0x20025c30
 8006e38:	20025c34 	.word	0x20025c34
 8006e3c:	080096ea 	.word	0x080096ea
 8006e40:	20025c38 	.word	0x20025c38

08006e44 <sniprintf>:
 8006e44:	b40c      	push	{r2, r3}
 8006e46:	b530      	push	{r4, r5, lr}
 8006e48:	4b18      	ldr	r3, [pc, #96]	@ (8006eac <sniprintf+0x68>)
 8006e4a:	1e0c      	subs	r4, r1, #0
 8006e4c:	681d      	ldr	r5, [r3, #0]
 8006e4e:	b09d      	sub	sp, #116	@ 0x74
 8006e50:	da08      	bge.n	8006e64 <sniprintf+0x20>
 8006e52:	238b      	movs	r3, #139	@ 0x8b
 8006e54:	602b      	str	r3, [r5, #0]
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e5a:	b01d      	add	sp, #116	@ 0x74
 8006e5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e60:	b002      	add	sp, #8
 8006e62:	4770      	bx	lr
 8006e64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e72:	bf14      	ite	ne
 8006e74:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006e78:	4623      	moveq	r3, r4
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	9307      	str	r3, [sp, #28]
 8006e7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e82:	9002      	str	r0, [sp, #8]
 8006e84:	9006      	str	r0, [sp, #24]
 8006e86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e8c:	ab21      	add	r3, sp, #132	@ 0x84
 8006e8e:	a902      	add	r1, sp, #8
 8006e90:	4628      	mov	r0, r5
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	f000 f95e 	bl	8007154 <_svfiprintf_r>
 8006e98:	1c43      	adds	r3, r0, #1
 8006e9a:	bfbc      	itt	lt
 8006e9c:	238b      	movlt	r3, #139	@ 0x8b
 8006e9e:	602b      	strlt	r3, [r5, #0]
 8006ea0:	2c00      	cmp	r4, #0
 8006ea2:	d0da      	beq.n	8006e5a <sniprintf+0x16>
 8006ea4:	9b02      	ldr	r3, [sp, #8]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	701a      	strb	r2, [r3, #0]
 8006eaa:	e7d6      	b.n	8006e5a <sniprintf+0x16>
 8006eac:	20000038 	.word	0x20000038

08006eb0 <std>:
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	b510      	push	{r4, lr}
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	e9c0 3300 	strd	r3, r3, [r0]
 8006eba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ebe:	6083      	str	r3, [r0, #8]
 8006ec0:	8181      	strh	r1, [r0, #12]
 8006ec2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ec4:	81c2      	strh	r2, [r0, #14]
 8006ec6:	6183      	str	r3, [r0, #24]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	2208      	movs	r2, #8
 8006ecc:	305c      	adds	r0, #92	@ 0x5c
 8006ece:	f000 f8b1 	bl	8007034 <memset>
 8006ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f08 <std+0x58>)
 8006ed4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f0c <std+0x5c>)
 8006ed8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <std+0x60>)
 8006edc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ede:	4b0d      	ldr	r3, [pc, #52]	@ (8006f14 <std+0x64>)
 8006ee0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f18 <std+0x68>)
 8006ee4:	6224      	str	r4, [r4, #32]
 8006ee6:	429c      	cmp	r4, r3
 8006ee8:	d006      	beq.n	8006ef8 <std+0x48>
 8006eea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006eee:	4294      	cmp	r4, r2
 8006ef0:	d002      	beq.n	8006ef8 <std+0x48>
 8006ef2:	33d0      	adds	r3, #208	@ 0xd0
 8006ef4:	429c      	cmp	r4, r3
 8006ef6:	d105      	bne.n	8006f04 <std+0x54>
 8006ef8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f00:	f000 b8ca 	b.w	8007098 <__retarget_lock_init_recursive>
 8006f04:	bd10      	pop	{r4, pc}
 8006f06:	bf00      	nop
 8006f08:	08007919 	.word	0x08007919
 8006f0c:	0800793b 	.word	0x0800793b
 8006f10:	08007973 	.word	0x08007973
 8006f14:	08007997 	.word	0x08007997
 8006f18:	20025cdc 	.word	0x20025cdc

08006f1c <stdio_exit_handler>:
 8006f1c:	4a02      	ldr	r2, [pc, #8]	@ (8006f28 <stdio_exit_handler+0xc>)
 8006f1e:	4903      	ldr	r1, [pc, #12]	@ (8006f2c <stdio_exit_handler+0x10>)
 8006f20:	4803      	ldr	r0, [pc, #12]	@ (8006f30 <stdio_exit_handler+0x14>)
 8006f22:	f000 b869 	b.w	8006ff8 <_fwalk_sglue>
 8006f26:	bf00      	nop
 8006f28:	2000002c 	.word	0x2000002c
 8006f2c:	080078b1 	.word	0x080078b1
 8006f30:	2000003c 	.word	0x2000003c

08006f34 <cleanup_stdio>:
 8006f34:	6841      	ldr	r1, [r0, #4]
 8006f36:	4b0c      	ldr	r3, [pc, #48]	@ (8006f68 <cleanup_stdio+0x34>)
 8006f38:	4299      	cmp	r1, r3
 8006f3a:	b510      	push	{r4, lr}
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	d001      	beq.n	8006f44 <cleanup_stdio+0x10>
 8006f40:	f000 fcb6 	bl	80078b0 <_fflush_r>
 8006f44:	68a1      	ldr	r1, [r4, #8]
 8006f46:	4b09      	ldr	r3, [pc, #36]	@ (8006f6c <cleanup_stdio+0x38>)
 8006f48:	4299      	cmp	r1, r3
 8006f4a:	d002      	beq.n	8006f52 <cleanup_stdio+0x1e>
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f000 fcaf 	bl	80078b0 <_fflush_r>
 8006f52:	68e1      	ldr	r1, [r4, #12]
 8006f54:	4b06      	ldr	r3, [pc, #24]	@ (8006f70 <cleanup_stdio+0x3c>)
 8006f56:	4299      	cmp	r1, r3
 8006f58:	d004      	beq.n	8006f64 <cleanup_stdio+0x30>
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f60:	f000 bca6 	b.w	80078b0 <_fflush_r>
 8006f64:	bd10      	pop	{r4, pc}
 8006f66:	bf00      	nop
 8006f68:	20025cdc 	.word	0x20025cdc
 8006f6c:	20025d44 	.word	0x20025d44
 8006f70:	20025dac 	.word	0x20025dac

08006f74 <global_stdio_init.part.0>:
 8006f74:	b510      	push	{r4, lr}
 8006f76:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa4 <global_stdio_init.part.0+0x30>)
 8006f78:	4c0b      	ldr	r4, [pc, #44]	@ (8006fa8 <global_stdio_init.part.0+0x34>)
 8006f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8006fac <global_stdio_init.part.0+0x38>)
 8006f7c:	601a      	str	r2, [r3, #0]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	2200      	movs	r2, #0
 8006f82:	2104      	movs	r1, #4
 8006f84:	f7ff ff94 	bl	8006eb0 <std>
 8006f88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	2109      	movs	r1, #9
 8006f90:	f7ff ff8e 	bl	8006eb0 <std>
 8006f94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f98:	2202      	movs	r2, #2
 8006f9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f9e:	2112      	movs	r1, #18
 8006fa0:	f7ff bf86 	b.w	8006eb0 <std>
 8006fa4:	20025e14 	.word	0x20025e14
 8006fa8:	20025cdc 	.word	0x20025cdc
 8006fac:	08006f1d 	.word	0x08006f1d

08006fb0 <__sfp_lock_acquire>:
 8006fb0:	4801      	ldr	r0, [pc, #4]	@ (8006fb8 <__sfp_lock_acquire+0x8>)
 8006fb2:	f000 b872 	b.w	800709a <__retarget_lock_acquire_recursive>
 8006fb6:	bf00      	nop
 8006fb8:	20025e19 	.word	0x20025e19

08006fbc <__sfp_lock_release>:
 8006fbc:	4801      	ldr	r0, [pc, #4]	@ (8006fc4 <__sfp_lock_release+0x8>)
 8006fbe:	f000 b86d 	b.w	800709c <__retarget_lock_release_recursive>
 8006fc2:	bf00      	nop
 8006fc4:	20025e19 	.word	0x20025e19

08006fc8 <__sinit>:
 8006fc8:	b510      	push	{r4, lr}
 8006fca:	4604      	mov	r4, r0
 8006fcc:	f7ff fff0 	bl	8006fb0 <__sfp_lock_acquire>
 8006fd0:	6a23      	ldr	r3, [r4, #32]
 8006fd2:	b11b      	cbz	r3, 8006fdc <__sinit+0x14>
 8006fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd8:	f7ff bff0 	b.w	8006fbc <__sfp_lock_release>
 8006fdc:	4b04      	ldr	r3, [pc, #16]	@ (8006ff0 <__sinit+0x28>)
 8006fde:	6223      	str	r3, [r4, #32]
 8006fe0:	4b04      	ldr	r3, [pc, #16]	@ (8006ff4 <__sinit+0x2c>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1f5      	bne.n	8006fd4 <__sinit+0xc>
 8006fe8:	f7ff ffc4 	bl	8006f74 <global_stdio_init.part.0>
 8006fec:	e7f2      	b.n	8006fd4 <__sinit+0xc>
 8006fee:	bf00      	nop
 8006ff0:	08006f35 	.word	0x08006f35
 8006ff4:	20025e14 	.word	0x20025e14

08006ff8 <_fwalk_sglue>:
 8006ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ffc:	4607      	mov	r7, r0
 8006ffe:	4688      	mov	r8, r1
 8007000:	4614      	mov	r4, r2
 8007002:	2600      	movs	r6, #0
 8007004:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007008:	f1b9 0901 	subs.w	r9, r9, #1
 800700c:	d505      	bpl.n	800701a <_fwalk_sglue+0x22>
 800700e:	6824      	ldr	r4, [r4, #0]
 8007010:	2c00      	cmp	r4, #0
 8007012:	d1f7      	bne.n	8007004 <_fwalk_sglue+0xc>
 8007014:	4630      	mov	r0, r6
 8007016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800701a:	89ab      	ldrh	r3, [r5, #12]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d907      	bls.n	8007030 <_fwalk_sglue+0x38>
 8007020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007024:	3301      	adds	r3, #1
 8007026:	d003      	beq.n	8007030 <_fwalk_sglue+0x38>
 8007028:	4629      	mov	r1, r5
 800702a:	4638      	mov	r0, r7
 800702c:	47c0      	blx	r8
 800702e:	4306      	orrs	r6, r0
 8007030:	3568      	adds	r5, #104	@ 0x68
 8007032:	e7e9      	b.n	8007008 <_fwalk_sglue+0x10>

08007034 <memset>:
 8007034:	4402      	add	r2, r0
 8007036:	4603      	mov	r3, r0
 8007038:	4293      	cmp	r3, r2
 800703a:	d100      	bne.n	800703e <memset+0xa>
 800703c:	4770      	bx	lr
 800703e:	f803 1b01 	strb.w	r1, [r3], #1
 8007042:	e7f9      	b.n	8007038 <memset+0x4>

08007044 <__errno>:
 8007044:	4b01      	ldr	r3, [pc, #4]	@ (800704c <__errno+0x8>)
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	20000038 	.word	0x20000038

08007050 <__libc_init_array>:
 8007050:	b570      	push	{r4, r5, r6, lr}
 8007052:	4d0d      	ldr	r5, [pc, #52]	@ (8007088 <__libc_init_array+0x38>)
 8007054:	4c0d      	ldr	r4, [pc, #52]	@ (800708c <__libc_init_array+0x3c>)
 8007056:	1b64      	subs	r4, r4, r5
 8007058:	10a4      	asrs	r4, r4, #2
 800705a:	2600      	movs	r6, #0
 800705c:	42a6      	cmp	r6, r4
 800705e:	d109      	bne.n	8007074 <__libc_init_array+0x24>
 8007060:	4d0b      	ldr	r5, [pc, #44]	@ (8007090 <__libc_init_array+0x40>)
 8007062:	4c0c      	ldr	r4, [pc, #48]	@ (8007094 <__libc_init_array+0x44>)
 8007064:	f000 fd9a 	bl	8007b9c <_init>
 8007068:	1b64      	subs	r4, r4, r5
 800706a:	10a4      	asrs	r4, r4, #2
 800706c:	2600      	movs	r6, #0
 800706e:	42a6      	cmp	r6, r4
 8007070:	d105      	bne.n	800707e <__libc_init_array+0x2e>
 8007072:	bd70      	pop	{r4, r5, r6, pc}
 8007074:	f855 3b04 	ldr.w	r3, [r5], #4
 8007078:	4798      	blx	r3
 800707a:	3601      	adds	r6, #1
 800707c:	e7ee      	b.n	800705c <__libc_init_array+0xc>
 800707e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007082:	4798      	blx	r3
 8007084:	3601      	adds	r6, #1
 8007086:	e7f2      	b.n	800706e <__libc_init_array+0x1e>
 8007088:	0800972c 	.word	0x0800972c
 800708c:	0800972c 	.word	0x0800972c
 8007090:	0800972c 	.word	0x0800972c
 8007094:	08009730 	.word	0x08009730

08007098 <__retarget_lock_init_recursive>:
 8007098:	4770      	bx	lr

0800709a <__retarget_lock_acquire_recursive>:
 800709a:	4770      	bx	lr

0800709c <__retarget_lock_release_recursive>:
 800709c:	4770      	bx	lr

0800709e <__ssputs_r>:
 800709e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a2:	688e      	ldr	r6, [r1, #8]
 80070a4:	461f      	mov	r7, r3
 80070a6:	42be      	cmp	r6, r7
 80070a8:	680b      	ldr	r3, [r1, #0]
 80070aa:	4682      	mov	sl, r0
 80070ac:	460c      	mov	r4, r1
 80070ae:	4690      	mov	r8, r2
 80070b0:	d82d      	bhi.n	800710e <__ssputs_r+0x70>
 80070b2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070b6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070ba:	d026      	beq.n	800710a <__ssputs_r+0x6c>
 80070bc:	6965      	ldr	r5, [r4, #20]
 80070be:	6909      	ldr	r1, [r1, #16]
 80070c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070c4:	eba3 0901 	sub.w	r9, r3, r1
 80070c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070cc:	1c7b      	adds	r3, r7, #1
 80070ce:	444b      	add	r3, r9
 80070d0:	106d      	asrs	r5, r5, #1
 80070d2:	429d      	cmp	r5, r3
 80070d4:	bf38      	it	cc
 80070d6:	461d      	movcc	r5, r3
 80070d8:	0553      	lsls	r3, r2, #21
 80070da:	d527      	bpl.n	800712c <__ssputs_r+0x8e>
 80070dc:	4629      	mov	r1, r5
 80070de:	f000 f957 	bl	8007390 <_malloc_r>
 80070e2:	4606      	mov	r6, r0
 80070e4:	b360      	cbz	r0, 8007140 <__ssputs_r+0xa2>
 80070e6:	6921      	ldr	r1, [r4, #16]
 80070e8:	464a      	mov	r2, r9
 80070ea:	f000 fcf7 	bl	8007adc <memcpy>
 80070ee:	89a3      	ldrh	r3, [r4, #12]
 80070f0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070f8:	81a3      	strh	r3, [r4, #12]
 80070fa:	6126      	str	r6, [r4, #16]
 80070fc:	6165      	str	r5, [r4, #20]
 80070fe:	444e      	add	r6, r9
 8007100:	eba5 0509 	sub.w	r5, r5, r9
 8007104:	6026      	str	r6, [r4, #0]
 8007106:	60a5      	str	r5, [r4, #8]
 8007108:	463e      	mov	r6, r7
 800710a:	42be      	cmp	r6, r7
 800710c:	d900      	bls.n	8007110 <__ssputs_r+0x72>
 800710e:	463e      	mov	r6, r7
 8007110:	6820      	ldr	r0, [r4, #0]
 8007112:	4632      	mov	r2, r6
 8007114:	4641      	mov	r1, r8
 8007116:	f000 fc70 	bl	80079fa <memmove>
 800711a:	68a3      	ldr	r3, [r4, #8]
 800711c:	1b9b      	subs	r3, r3, r6
 800711e:	60a3      	str	r3, [r4, #8]
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	4433      	add	r3, r6
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	2000      	movs	r0, #0
 8007128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712c:	462a      	mov	r2, r5
 800712e:	f000 fc36 	bl	800799e <_realloc_r>
 8007132:	4606      	mov	r6, r0
 8007134:	2800      	cmp	r0, #0
 8007136:	d1e0      	bne.n	80070fa <__ssputs_r+0x5c>
 8007138:	6921      	ldr	r1, [r4, #16]
 800713a:	4650      	mov	r0, sl
 800713c:	f000 fcdc 	bl	8007af8 <_free_r>
 8007140:	230c      	movs	r3, #12
 8007142:	f8ca 3000 	str.w	r3, [sl]
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800714c:	81a3      	strh	r3, [r4, #12]
 800714e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007152:	e7e9      	b.n	8007128 <__ssputs_r+0x8a>

08007154 <_svfiprintf_r>:
 8007154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	4698      	mov	r8, r3
 800715a:	898b      	ldrh	r3, [r1, #12]
 800715c:	061b      	lsls	r3, r3, #24
 800715e:	b09d      	sub	sp, #116	@ 0x74
 8007160:	4607      	mov	r7, r0
 8007162:	460d      	mov	r5, r1
 8007164:	4614      	mov	r4, r2
 8007166:	d510      	bpl.n	800718a <_svfiprintf_r+0x36>
 8007168:	690b      	ldr	r3, [r1, #16]
 800716a:	b973      	cbnz	r3, 800718a <_svfiprintf_r+0x36>
 800716c:	2140      	movs	r1, #64	@ 0x40
 800716e:	f000 f90f 	bl	8007390 <_malloc_r>
 8007172:	6028      	str	r0, [r5, #0]
 8007174:	6128      	str	r0, [r5, #16]
 8007176:	b930      	cbnz	r0, 8007186 <_svfiprintf_r+0x32>
 8007178:	230c      	movs	r3, #12
 800717a:	603b      	str	r3, [r7, #0]
 800717c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007180:	b01d      	add	sp, #116	@ 0x74
 8007182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007186:	2340      	movs	r3, #64	@ 0x40
 8007188:	616b      	str	r3, [r5, #20]
 800718a:	2300      	movs	r3, #0
 800718c:	9309      	str	r3, [sp, #36]	@ 0x24
 800718e:	2320      	movs	r3, #32
 8007190:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007194:	f8cd 800c 	str.w	r8, [sp, #12]
 8007198:	2330      	movs	r3, #48	@ 0x30
 800719a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007338 <_svfiprintf_r+0x1e4>
 800719e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071a2:	f04f 0901 	mov.w	r9, #1
 80071a6:	4623      	mov	r3, r4
 80071a8:	469a      	mov	sl, r3
 80071aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071ae:	b10a      	cbz	r2, 80071b4 <_svfiprintf_r+0x60>
 80071b0:	2a25      	cmp	r2, #37	@ 0x25
 80071b2:	d1f9      	bne.n	80071a8 <_svfiprintf_r+0x54>
 80071b4:	ebba 0b04 	subs.w	fp, sl, r4
 80071b8:	d00b      	beq.n	80071d2 <_svfiprintf_r+0x7e>
 80071ba:	465b      	mov	r3, fp
 80071bc:	4622      	mov	r2, r4
 80071be:	4629      	mov	r1, r5
 80071c0:	4638      	mov	r0, r7
 80071c2:	f7ff ff6c 	bl	800709e <__ssputs_r>
 80071c6:	3001      	adds	r0, #1
 80071c8:	f000 80a7 	beq.w	800731a <_svfiprintf_r+0x1c6>
 80071cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071ce:	445a      	add	r2, fp
 80071d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80071d2:	f89a 3000 	ldrb.w	r3, [sl]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 809f 	beq.w	800731a <_svfiprintf_r+0x1c6>
 80071dc:	2300      	movs	r3, #0
 80071de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071e6:	f10a 0a01 	add.w	sl, sl, #1
 80071ea:	9304      	str	r3, [sp, #16]
 80071ec:	9307      	str	r3, [sp, #28]
 80071ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80071f4:	4654      	mov	r4, sl
 80071f6:	2205      	movs	r2, #5
 80071f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fc:	484e      	ldr	r0, [pc, #312]	@ (8007338 <_svfiprintf_r+0x1e4>)
 80071fe:	f7f8 ffff 	bl	8000200 <memchr>
 8007202:	9a04      	ldr	r2, [sp, #16]
 8007204:	b9d8      	cbnz	r0, 800723e <_svfiprintf_r+0xea>
 8007206:	06d0      	lsls	r0, r2, #27
 8007208:	bf44      	itt	mi
 800720a:	2320      	movmi	r3, #32
 800720c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007210:	0711      	lsls	r1, r2, #28
 8007212:	bf44      	itt	mi
 8007214:	232b      	movmi	r3, #43	@ 0x2b
 8007216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800721a:	f89a 3000 	ldrb.w	r3, [sl]
 800721e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007220:	d015      	beq.n	800724e <_svfiprintf_r+0xfa>
 8007222:	9a07      	ldr	r2, [sp, #28]
 8007224:	4654      	mov	r4, sl
 8007226:	2000      	movs	r0, #0
 8007228:	f04f 0c0a 	mov.w	ip, #10
 800722c:	4621      	mov	r1, r4
 800722e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007232:	3b30      	subs	r3, #48	@ 0x30
 8007234:	2b09      	cmp	r3, #9
 8007236:	d94b      	bls.n	80072d0 <_svfiprintf_r+0x17c>
 8007238:	b1b0      	cbz	r0, 8007268 <_svfiprintf_r+0x114>
 800723a:	9207      	str	r2, [sp, #28]
 800723c:	e014      	b.n	8007268 <_svfiprintf_r+0x114>
 800723e:	eba0 0308 	sub.w	r3, r0, r8
 8007242:	fa09 f303 	lsl.w	r3, r9, r3
 8007246:	4313      	orrs	r3, r2
 8007248:	9304      	str	r3, [sp, #16]
 800724a:	46a2      	mov	sl, r4
 800724c:	e7d2      	b.n	80071f4 <_svfiprintf_r+0xa0>
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	1d19      	adds	r1, r3, #4
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	9103      	str	r1, [sp, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	bfbb      	ittet	lt
 800725a:	425b      	neglt	r3, r3
 800725c:	f042 0202 	orrlt.w	r2, r2, #2
 8007260:	9307      	strge	r3, [sp, #28]
 8007262:	9307      	strlt	r3, [sp, #28]
 8007264:	bfb8      	it	lt
 8007266:	9204      	strlt	r2, [sp, #16]
 8007268:	7823      	ldrb	r3, [r4, #0]
 800726a:	2b2e      	cmp	r3, #46	@ 0x2e
 800726c:	d10a      	bne.n	8007284 <_svfiprintf_r+0x130>
 800726e:	7863      	ldrb	r3, [r4, #1]
 8007270:	2b2a      	cmp	r3, #42	@ 0x2a
 8007272:	d132      	bne.n	80072da <_svfiprintf_r+0x186>
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	9203      	str	r2, [sp, #12]
 800727c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007280:	3402      	adds	r4, #2
 8007282:	9305      	str	r3, [sp, #20]
 8007284:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007348 <_svfiprintf_r+0x1f4>
 8007288:	7821      	ldrb	r1, [r4, #0]
 800728a:	2203      	movs	r2, #3
 800728c:	4650      	mov	r0, sl
 800728e:	f7f8 ffb7 	bl	8000200 <memchr>
 8007292:	b138      	cbz	r0, 80072a4 <_svfiprintf_r+0x150>
 8007294:	9b04      	ldr	r3, [sp, #16]
 8007296:	eba0 000a 	sub.w	r0, r0, sl
 800729a:	2240      	movs	r2, #64	@ 0x40
 800729c:	4082      	lsls	r2, r0
 800729e:	4313      	orrs	r3, r2
 80072a0:	3401      	adds	r4, #1
 80072a2:	9304      	str	r3, [sp, #16]
 80072a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a8:	4824      	ldr	r0, [pc, #144]	@ (800733c <_svfiprintf_r+0x1e8>)
 80072aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072ae:	2206      	movs	r2, #6
 80072b0:	f7f8 ffa6 	bl	8000200 <memchr>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d036      	beq.n	8007326 <_svfiprintf_r+0x1d2>
 80072b8:	4b21      	ldr	r3, [pc, #132]	@ (8007340 <_svfiprintf_r+0x1ec>)
 80072ba:	bb1b      	cbnz	r3, 8007304 <_svfiprintf_r+0x1b0>
 80072bc:	9b03      	ldr	r3, [sp, #12]
 80072be:	3307      	adds	r3, #7
 80072c0:	f023 0307 	bic.w	r3, r3, #7
 80072c4:	3308      	adds	r3, #8
 80072c6:	9303      	str	r3, [sp, #12]
 80072c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ca:	4433      	add	r3, r6
 80072cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ce:	e76a      	b.n	80071a6 <_svfiprintf_r+0x52>
 80072d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80072d4:	460c      	mov	r4, r1
 80072d6:	2001      	movs	r0, #1
 80072d8:	e7a8      	b.n	800722c <_svfiprintf_r+0xd8>
 80072da:	2300      	movs	r3, #0
 80072dc:	3401      	adds	r4, #1
 80072de:	9305      	str	r3, [sp, #20]
 80072e0:	4619      	mov	r1, r3
 80072e2:	f04f 0c0a 	mov.w	ip, #10
 80072e6:	4620      	mov	r0, r4
 80072e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072ec:	3a30      	subs	r2, #48	@ 0x30
 80072ee:	2a09      	cmp	r2, #9
 80072f0:	d903      	bls.n	80072fa <_svfiprintf_r+0x1a6>
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0c6      	beq.n	8007284 <_svfiprintf_r+0x130>
 80072f6:	9105      	str	r1, [sp, #20]
 80072f8:	e7c4      	b.n	8007284 <_svfiprintf_r+0x130>
 80072fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80072fe:	4604      	mov	r4, r0
 8007300:	2301      	movs	r3, #1
 8007302:	e7f0      	b.n	80072e6 <_svfiprintf_r+0x192>
 8007304:	ab03      	add	r3, sp, #12
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	462a      	mov	r2, r5
 800730a:	4b0e      	ldr	r3, [pc, #56]	@ (8007344 <_svfiprintf_r+0x1f0>)
 800730c:	a904      	add	r1, sp, #16
 800730e:	4638      	mov	r0, r7
 8007310:	f3af 8000 	nop.w
 8007314:	1c42      	adds	r2, r0, #1
 8007316:	4606      	mov	r6, r0
 8007318:	d1d6      	bne.n	80072c8 <_svfiprintf_r+0x174>
 800731a:	89ab      	ldrh	r3, [r5, #12]
 800731c:	065b      	lsls	r3, r3, #25
 800731e:	f53f af2d 	bmi.w	800717c <_svfiprintf_r+0x28>
 8007322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007324:	e72c      	b.n	8007180 <_svfiprintf_r+0x2c>
 8007326:	ab03      	add	r3, sp, #12
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	462a      	mov	r2, r5
 800732c:	4b05      	ldr	r3, [pc, #20]	@ (8007344 <_svfiprintf_r+0x1f0>)
 800732e:	a904      	add	r1, sp, #16
 8007330:	4638      	mov	r0, r7
 8007332:	f000 f91b 	bl	800756c <_printf_i>
 8007336:	e7ed      	b.n	8007314 <_svfiprintf_r+0x1c0>
 8007338:	080096ee 	.word	0x080096ee
 800733c:	080096f8 	.word	0x080096f8
 8007340:	00000000 	.word	0x00000000
 8007344:	0800709f 	.word	0x0800709f
 8007348:	080096f4 	.word	0x080096f4

0800734c <sbrk_aligned>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	4e0f      	ldr	r6, [pc, #60]	@ (800738c <sbrk_aligned+0x40>)
 8007350:	460c      	mov	r4, r1
 8007352:	6831      	ldr	r1, [r6, #0]
 8007354:	4605      	mov	r5, r0
 8007356:	b911      	cbnz	r1, 800735e <sbrk_aligned+0x12>
 8007358:	f000 fb8e 	bl	8007a78 <_sbrk_r>
 800735c:	6030      	str	r0, [r6, #0]
 800735e:	4621      	mov	r1, r4
 8007360:	4628      	mov	r0, r5
 8007362:	f000 fb89 	bl	8007a78 <_sbrk_r>
 8007366:	1c43      	adds	r3, r0, #1
 8007368:	d103      	bne.n	8007372 <sbrk_aligned+0x26>
 800736a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800736e:	4620      	mov	r0, r4
 8007370:	bd70      	pop	{r4, r5, r6, pc}
 8007372:	1cc4      	adds	r4, r0, #3
 8007374:	f024 0403 	bic.w	r4, r4, #3
 8007378:	42a0      	cmp	r0, r4
 800737a:	d0f8      	beq.n	800736e <sbrk_aligned+0x22>
 800737c:	1a21      	subs	r1, r4, r0
 800737e:	4628      	mov	r0, r5
 8007380:	f000 fb7a 	bl	8007a78 <_sbrk_r>
 8007384:	3001      	adds	r0, #1
 8007386:	d1f2      	bne.n	800736e <sbrk_aligned+0x22>
 8007388:	e7ef      	b.n	800736a <sbrk_aligned+0x1e>
 800738a:	bf00      	nop
 800738c:	20025e1c 	.word	0x20025e1c

08007390 <_malloc_r>:
 8007390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007394:	1ccd      	adds	r5, r1, #3
 8007396:	f025 0503 	bic.w	r5, r5, #3
 800739a:	3508      	adds	r5, #8
 800739c:	2d0c      	cmp	r5, #12
 800739e:	bf38      	it	cc
 80073a0:	250c      	movcc	r5, #12
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	4606      	mov	r6, r0
 80073a6:	db01      	blt.n	80073ac <_malloc_r+0x1c>
 80073a8:	42a9      	cmp	r1, r5
 80073aa:	d904      	bls.n	80073b6 <_malloc_r+0x26>
 80073ac:	230c      	movs	r3, #12
 80073ae:	6033      	str	r3, [r6, #0]
 80073b0:	2000      	movs	r0, #0
 80073b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800748c <_malloc_r+0xfc>
 80073ba:	f000 faa1 	bl	8007900 <__malloc_lock>
 80073be:	f8d8 3000 	ldr.w	r3, [r8]
 80073c2:	461c      	mov	r4, r3
 80073c4:	bb44      	cbnz	r4, 8007418 <_malloc_r+0x88>
 80073c6:	4629      	mov	r1, r5
 80073c8:	4630      	mov	r0, r6
 80073ca:	f7ff ffbf 	bl	800734c <sbrk_aligned>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	4604      	mov	r4, r0
 80073d2:	d158      	bne.n	8007486 <_malloc_r+0xf6>
 80073d4:	f8d8 4000 	ldr.w	r4, [r8]
 80073d8:	4627      	mov	r7, r4
 80073da:	2f00      	cmp	r7, #0
 80073dc:	d143      	bne.n	8007466 <_malloc_r+0xd6>
 80073de:	2c00      	cmp	r4, #0
 80073e0:	d04b      	beq.n	800747a <_malloc_r+0xea>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	4639      	mov	r1, r7
 80073e6:	4630      	mov	r0, r6
 80073e8:	eb04 0903 	add.w	r9, r4, r3
 80073ec:	f000 fb44 	bl	8007a78 <_sbrk_r>
 80073f0:	4581      	cmp	r9, r0
 80073f2:	d142      	bne.n	800747a <_malloc_r+0xea>
 80073f4:	6821      	ldr	r1, [r4, #0]
 80073f6:	1a6d      	subs	r5, r5, r1
 80073f8:	4629      	mov	r1, r5
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff ffa6 	bl	800734c <sbrk_aligned>
 8007400:	3001      	adds	r0, #1
 8007402:	d03a      	beq.n	800747a <_malloc_r+0xea>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	442b      	add	r3, r5
 8007408:	6023      	str	r3, [r4, #0]
 800740a:	f8d8 3000 	ldr.w	r3, [r8]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	bb62      	cbnz	r2, 800746c <_malloc_r+0xdc>
 8007412:	f8c8 7000 	str.w	r7, [r8]
 8007416:	e00f      	b.n	8007438 <_malloc_r+0xa8>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	1b52      	subs	r2, r2, r5
 800741c:	d420      	bmi.n	8007460 <_malloc_r+0xd0>
 800741e:	2a0b      	cmp	r2, #11
 8007420:	d917      	bls.n	8007452 <_malloc_r+0xc2>
 8007422:	1961      	adds	r1, r4, r5
 8007424:	42a3      	cmp	r3, r4
 8007426:	6025      	str	r5, [r4, #0]
 8007428:	bf18      	it	ne
 800742a:	6059      	strne	r1, [r3, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	bf08      	it	eq
 8007430:	f8c8 1000 	streq.w	r1, [r8]
 8007434:	5162      	str	r2, [r4, r5]
 8007436:	604b      	str	r3, [r1, #4]
 8007438:	4630      	mov	r0, r6
 800743a:	f000 fa67 	bl	800790c <__malloc_unlock>
 800743e:	f104 000b 	add.w	r0, r4, #11
 8007442:	1d23      	adds	r3, r4, #4
 8007444:	f020 0007 	bic.w	r0, r0, #7
 8007448:	1ac2      	subs	r2, r0, r3
 800744a:	bf1c      	itt	ne
 800744c:	1a1b      	subne	r3, r3, r0
 800744e:	50a3      	strne	r3, [r4, r2]
 8007450:	e7af      	b.n	80073b2 <_malloc_r+0x22>
 8007452:	6862      	ldr	r2, [r4, #4]
 8007454:	42a3      	cmp	r3, r4
 8007456:	bf0c      	ite	eq
 8007458:	f8c8 2000 	streq.w	r2, [r8]
 800745c:	605a      	strne	r2, [r3, #4]
 800745e:	e7eb      	b.n	8007438 <_malloc_r+0xa8>
 8007460:	4623      	mov	r3, r4
 8007462:	6864      	ldr	r4, [r4, #4]
 8007464:	e7ae      	b.n	80073c4 <_malloc_r+0x34>
 8007466:	463c      	mov	r4, r7
 8007468:	687f      	ldr	r7, [r7, #4]
 800746a:	e7b6      	b.n	80073da <_malloc_r+0x4a>
 800746c:	461a      	mov	r2, r3
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	42a3      	cmp	r3, r4
 8007472:	d1fb      	bne.n	800746c <_malloc_r+0xdc>
 8007474:	2300      	movs	r3, #0
 8007476:	6053      	str	r3, [r2, #4]
 8007478:	e7de      	b.n	8007438 <_malloc_r+0xa8>
 800747a:	230c      	movs	r3, #12
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	4630      	mov	r0, r6
 8007480:	f000 fa44 	bl	800790c <__malloc_unlock>
 8007484:	e794      	b.n	80073b0 <_malloc_r+0x20>
 8007486:	6005      	str	r5, [r0, #0]
 8007488:	e7d6      	b.n	8007438 <_malloc_r+0xa8>
 800748a:	bf00      	nop
 800748c:	20025e20 	.word	0x20025e20

08007490 <_printf_common>:
 8007490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007494:	4616      	mov	r6, r2
 8007496:	4698      	mov	r8, r3
 8007498:	688a      	ldr	r2, [r1, #8]
 800749a:	690b      	ldr	r3, [r1, #16]
 800749c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074a0:	4293      	cmp	r3, r2
 80074a2:	bfb8      	it	lt
 80074a4:	4613      	movlt	r3, r2
 80074a6:	6033      	str	r3, [r6, #0]
 80074a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074ac:	4607      	mov	r7, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	b10a      	cbz	r2, 80074b6 <_printf_common+0x26>
 80074b2:	3301      	adds	r3, #1
 80074b4:	6033      	str	r3, [r6, #0]
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	0699      	lsls	r1, r3, #26
 80074ba:	bf42      	ittt	mi
 80074bc:	6833      	ldrmi	r3, [r6, #0]
 80074be:	3302      	addmi	r3, #2
 80074c0:	6033      	strmi	r3, [r6, #0]
 80074c2:	6825      	ldr	r5, [r4, #0]
 80074c4:	f015 0506 	ands.w	r5, r5, #6
 80074c8:	d106      	bne.n	80074d8 <_printf_common+0x48>
 80074ca:	f104 0a19 	add.w	sl, r4, #25
 80074ce:	68e3      	ldr	r3, [r4, #12]
 80074d0:	6832      	ldr	r2, [r6, #0]
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	42ab      	cmp	r3, r5
 80074d6:	dc26      	bgt.n	8007526 <_printf_common+0x96>
 80074d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074dc:	6822      	ldr	r2, [r4, #0]
 80074de:	3b00      	subs	r3, #0
 80074e0:	bf18      	it	ne
 80074e2:	2301      	movne	r3, #1
 80074e4:	0692      	lsls	r2, r2, #26
 80074e6:	d42b      	bmi.n	8007540 <_printf_common+0xb0>
 80074e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074ec:	4641      	mov	r1, r8
 80074ee:	4638      	mov	r0, r7
 80074f0:	47c8      	blx	r9
 80074f2:	3001      	adds	r0, #1
 80074f4:	d01e      	beq.n	8007534 <_printf_common+0xa4>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	6922      	ldr	r2, [r4, #16]
 80074fa:	f003 0306 	and.w	r3, r3, #6
 80074fe:	2b04      	cmp	r3, #4
 8007500:	bf02      	ittt	eq
 8007502:	68e5      	ldreq	r5, [r4, #12]
 8007504:	6833      	ldreq	r3, [r6, #0]
 8007506:	1aed      	subeq	r5, r5, r3
 8007508:	68a3      	ldr	r3, [r4, #8]
 800750a:	bf0c      	ite	eq
 800750c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007510:	2500      	movne	r5, #0
 8007512:	4293      	cmp	r3, r2
 8007514:	bfc4      	itt	gt
 8007516:	1a9b      	subgt	r3, r3, r2
 8007518:	18ed      	addgt	r5, r5, r3
 800751a:	2600      	movs	r6, #0
 800751c:	341a      	adds	r4, #26
 800751e:	42b5      	cmp	r5, r6
 8007520:	d11a      	bne.n	8007558 <_printf_common+0xc8>
 8007522:	2000      	movs	r0, #0
 8007524:	e008      	b.n	8007538 <_printf_common+0xa8>
 8007526:	2301      	movs	r3, #1
 8007528:	4652      	mov	r2, sl
 800752a:	4641      	mov	r1, r8
 800752c:	4638      	mov	r0, r7
 800752e:	47c8      	blx	r9
 8007530:	3001      	adds	r0, #1
 8007532:	d103      	bne.n	800753c <_printf_common+0xac>
 8007534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800753c:	3501      	adds	r5, #1
 800753e:	e7c6      	b.n	80074ce <_printf_common+0x3e>
 8007540:	18e1      	adds	r1, r4, r3
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	2030      	movs	r0, #48	@ 0x30
 8007546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800754a:	4422      	add	r2, r4
 800754c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007550:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007554:	3302      	adds	r3, #2
 8007556:	e7c7      	b.n	80074e8 <_printf_common+0x58>
 8007558:	2301      	movs	r3, #1
 800755a:	4622      	mov	r2, r4
 800755c:	4641      	mov	r1, r8
 800755e:	4638      	mov	r0, r7
 8007560:	47c8      	blx	r9
 8007562:	3001      	adds	r0, #1
 8007564:	d0e6      	beq.n	8007534 <_printf_common+0xa4>
 8007566:	3601      	adds	r6, #1
 8007568:	e7d9      	b.n	800751e <_printf_common+0x8e>
	...

0800756c <_printf_i>:
 800756c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007570:	7e0f      	ldrb	r7, [r1, #24]
 8007572:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007574:	2f78      	cmp	r7, #120	@ 0x78
 8007576:	4691      	mov	r9, r2
 8007578:	4680      	mov	r8, r0
 800757a:	460c      	mov	r4, r1
 800757c:	469a      	mov	sl, r3
 800757e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007582:	d807      	bhi.n	8007594 <_printf_i+0x28>
 8007584:	2f62      	cmp	r7, #98	@ 0x62
 8007586:	d80a      	bhi.n	800759e <_printf_i+0x32>
 8007588:	2f00      	cmp	r7, #0
 800758a:	f000 80d1 	beq.w	8007730 <_printf_i+0x1c4>
 800758e:	2f58      	cmp	r7, #88	@ 0x58
 8007590:	f000 80b8 	beq.w	8007704 <_printf_i+0x198>
 8007594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800759c:	e03a      	b.n	8007614 <_printf_i+0xa8>
 800759e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075a2:	2b15      	cmp	r3, #21
 80075a4:	d8f6      	bhi.n	8007594 <_printf_i+0x28>
 80075a6:	a101      	add	r1, pc, #4	@ (adr r1, 80075ac <_printf_i+0x40>)
 80075a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075ac:	08007605 	.word	0x08007605
 80075b0:	08007619 	.word	0x08007619
 80075b4:	08007595 	.word	0x08007595
 80075b8:	08007595 	.word	0x08007595
 80075bc:	08007595 	.word	0x08007595
 80075c0:	08007595 	.word	0x08007595
 80075c4:	08007619 	.word	0x08007619
 80075c8:	08007595 	.word	0x08007595
 80075cc:	08007595 	.word	0x08007595
 80075d0:	08007595 	.word	0x08007595
 80075d4:	08007595 	.word	0x08007595
 80075d8:	08007717 	.word	0x08007717
 80075dc:	08007643 	.word	0x08007643
 80075e0:	080076d1 	.word	0x080076d1
 80075e4:	08007595 	.word	0x08007595
 80075e8:	08007595 	.word	0x08007595
 80075ec:	08007739 	.word	0x08007739
 80075f0:	08007595 	.word	0x08007595
 80075f4:	08007643 	.word	0x08007643
 80075f8:	08007595 	.word	0x08007595
 80075fc:	08007595 	.word	0x08007595
 8007600:	080076d9 	.word	0x080076d9
 8007604:	6833      	ldr	r3, [r6, #0]
 8007606:	1d1a      	adds	r2, r3, #4
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6032      	str	r2, [r6, #0]
 800760c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007614:	2301      	movs	r3, #1
 8007616:	e09c      	b.n	8007752 <_printf_i+0x1e6>
 8007618:	6833      	ldr	r3, [r6, #0]
 800761a:	6820      	ldr	r0, [r4, #0]
 800761c:	1d19      	adds	r1, r3, #4
 800761e:	6031      	str	r1, [r6, #0]
 8007620:	0606      	lsls	r6, r0, #24
 8007622:	d501      	bpl.n	8007628 <_printf_i+0xbc>
 8007624:	681d      	ldr	r5, [r3, #0]
 8007626:	e003      	b.n	8007630 <_printf_i+0xc4>
 8007628:	0645      	lsls	r5, r0, #25
 800762a:	d5fb      	bpl.n	8007624 <_printf_i+0xb8>
 800762c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007630:	2d00      	cmp	r5, #0
 8007632:	da03      	bge.n	800763c <_printf_i+0xd0>
 8007634:	232d      	movs	r3, #45	@ 0x2d
 8007636:	426d      	negs	r5, r5
 8007638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800763c:	4858      	ldr	r0, [pc, #352]	@ (80077a0 <_printf_i+0x234>)
 800763e:	230a      	movs	r3, #10
 8007640:	e011      	b.n	8007666 <_printf_i+0xfa>
 8007642:	6821      	ldr	r1, [r4, #0]
 8007644:	6833      	ldr	r3, [r6, #0]
 8007646:	0608      	lsls	r0, r1, #24
 8007648:	f853 5b04 	ldr.w	r5, [r3], #4
 800764c:	d402      	bmi.n	8007654 <_printf_i+0xe8>
 800764e:	0649      	lsls	r1, r1, #25
 8007650:	bf48      	it	mi
 8007652:	b2ad      	uxthmi	r5, r5
 8007654:	2f6f      	cmp	r7, #111	@ 0x6f
 8007656:	4852      	ldr	r0, [pc, #328]	@ (80077a0 <_printf_i+0x234>)
 8007658:	6033      	str	r3, [r6, #0]
 800765a:	bf14      	ite	ne
 800765c:	230a      	movne	r3, #10
 800765e:	2308      	moveq	r3, #8
 8007660:	2100      	movs	r1, #0
 8007662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007666:	6866      	ldr	r6, [r4, #4]
 8007668:	60a6      	str	r6, [r4, #8]
 800766a:	2e00      	cmp	r6, #0
 800766c:	db05      	blt.n	800767a <_printf_i+0x10e>
 800766e:	6821      	ldr	r1, [r4, #0]
 8007670:	432e      	orrs	r6, r5
 8007672:	f021 0104 	bic.w	r1, r1, #4
 8007676:	6021      	str	r1, [r4, #0]
 8007678:	d04b      	beq.n	8007712 <_printf_i+0x1a6>
 800767a:	4616      	mov	r6, r2
 800767c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007680:	fb03 5711 	mls	r7, r3, r1, r5
 8007684:	5dc7      	ldrb	r7, [r0, r7]
 8007686:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800768a:	462f      	mov	r7, r5
 800768c:	42bb      	cmp	r3, r7
 800768e:	460d      	mov	r5, r1
 8007690:	d9f4      	bls.n	800767c <_printf_i+0x110>
 8007692:	2b08      	cmp	r3, #8
 8007694:	d10b      	bne.n	80076ae <_printf_i+0x142>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	07df      	lsls	r7, r3, #31
 800769a:	d508      	bpl.n	80076ae <_printf_i+0x142>
 800769c:	6923      	ldr	r3, [r4, #16]
 800769e:	6861      	ldr	r1, [r4, #4]
 80076a0:	4299      	cmp	r1, r3
 80076a2:	bfde      	ittt	le
 80076a4:	2330      	movle	r3, #48	@ 0x30
 80076a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80076ae:	1b92      	subs	r2, r2, r6
 80076b0:	6122      	str	r2, [r4, #16]
 80076b2:	f8cd a000 	str.w	sl, [sp]
 80076b6:	464b      	mov	r3, r9
 80076b8:	aa03      	add	r2, sp, #12
 80076ba:	4621      	mov	r1, r4
 80076bc:	4640      	mov	r0, r8
 80076be:	f7ff fee7 	bl	8007490 <_printf_common>
 80076c2:	3001      	adds	r0, #1
 80076c4:	d14a      	bne.n	800775c <_printf_i+0x1f0>
 80076c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076ca:	b004      	add	sp, #16
 80076cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	f043 0320 	orr.w	r3, r3, #32
 80076d6:	6023      	str	r3, [r4, #0]
 80076d8:	4832      	ldr	r0, [pc, #200]	@ (80077a4 <_printf_i+0x238>)
 80076da:	2778      	movs	r7, #120	@ 0x78
 80076dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	6831      	ldr	r1, [r6, #0]
 80076e4:	061f      	lsls	r7, r3, #24
 80076e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80076ea:	d402      	bmi.n	80076f2 <_printf_i+0x186>
 80076ec:	065f      	lsls	r7, r3, #25
 80076ee:	bf48      	it	mi
 80076f0:	b2ad      	uxthmi	r5, r5
 80076f2:	6031      	str	r1, [r6, #0]
 80076f4:	07d9      	lsls	r1, r3, #31
 80076f6:	bf44      	itt	mi
 80076f8:	f043 0320 	orrmi.w	r3, r3, #32
 80076fc:	6023      	strmi	r3, [r4, #0]
 80076fe:	b11d      	cbz	r5, 8007708 <_printf_i+0x19c>
 8007700:	2310      	movs	r3, #16
 8007702:	e7ad      	b.n	8007660 <_printf_i+0xf4>
 8007704:	4826      	ldr	r0, [pc, #152]	@ (80077a0 <_printf_i+0x234>)
 8007706:	e7e9      	b.n	80076dc <_printf_i+0x170>
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	f023 0320 	bic.w	r3, r3, #32
 800770e:	6023      	str	r3, [r4, #0]
 8007710:	e7f6      	b.n	8007700 <_printf_i+0x194>
 8007712:	4616      	mov	r6, r2
 8007714:	e7bd      	b.n	8007692 <_printf_i+0x126>
 8007716:	6833      	ldr	r3, [r6, #0]
 8007718:	6825      	ldr	r5, [r4, #0]
 800771a:	6961      	ldr	r1, [r4, #20]
 800771c:	1d18      	adds	r0, r3, #4
 800771e:	6030      	str	r0, [r6, #0]
 8007720:	062e      	lsls	r6, r5, #24
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	d501      	bpl.n	800772a <_printf_i+0x1be>
 8007726:	6019      	str	r1, [r3, #0]
 8007728:	e002      	b.n	8007730 <_printf_i+0x1c4>
 800772a:	0668      	lsls	r0, r5, #25
 800772c:	d5fb      	bpl.n	8007726 <_printf_i+0x1ba>
 800772e:	8019      	strh	r1, [r3, #0]
 8007730:	2300      	movs	r3, #0
 8007732:	6123      	str	r3, [r4, #16]
 8007734:	4616      	mov	r6, r2
 8007736:	e7bc      	b.n	80076b2 <_printf_i+0x146>
 8007738:	6833      	ldr	r3, [r6, #0]
 800773a:	1d1a      	adds	r2, r3, #4
 800773c:	6032      	str	r2, [r6, #0]
 800773e:	681e      	ldr	r6, [r3, #0]
 8007740:	6862      	ldr	r2, [r4, #4]
 8007742:	2100      	movs	r1, #0
 8007744:	4630      	mov	r0, r6
 8007746:	f7f8 fd5b 	bl	8000200 <memchr>
 800774a:	b108      	cbz	r0, 8007750 <_printf_i+0x1e4>
 800774c:	1b80      	subs	r0, r0, r6
 800774e:	6060      	str	r0, [r4, #4]
 8007750:	6863      	ldr	r3, [r4, #4]
 8007752:	6123      	str	r3, [r4, #16]
 8007754:	2300      	movs	r3, #0
 8007756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800775a:	e7aa      	b.n	80076b2 <_printf_i+0x146>
 800775c:	6923      	ldr	r3, [r4, #16]
 800775e:	4632      	mov	r2, r6
 8007760:	4649      	mov	r1, r9
 8007762:	4640      	mov	r0, r8
 8007764:	47d0      	blx	sl
 8007766:	3001      	adds	r0, #1
 8007768:	d0ad      	beq.n	80076c6 <_printf_i+0x15a>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	079b      	lsls	r3, r3, #30
 800776e:	d413      	bmi.n	8007798 <_printf_i+0x22c>
 8007770:	68e0      	ldr	r0, [r4, #12]
 8007772:	9b03      	ldr	r3, [sp, #12]
 8007774:	4298      	cmp	r0, r3
 8007776:	bfb8      	it	lt
 8007778:	4618      	movlt	r0, r3
 800777a:	e7a6      	b.n	80076ca <_printf_i+0x15e>
 800777c:	2301      	movs	r3, #1
 800777e:	4632      	mov	r2, r6
 8007780:	4649      	mov	r1, r9
 8007782:	4640      	mov	r0, r8
 8007784:	47d0      	blx	sl
 8007786:	3001      	adds	r0, #1
 8007788:	d09d      	beq.n	80076c6 <_printf_i+0x15a>
 800778a:	3501      	adds	r5, #1
 800778c:	68e3      	ldr	r3, [r4, #12]
 800778e:	9903      	ldr	r1, [sp, #12]
 8007790:	1a5b      	subs	r3, r3, r1
 8007792:	42ab      	cmp	r3, r5
 8007794:	dcf2      	bgt.n	800777c <_printf_i+0x210>
 8007796:	e7eb      	b.n	8007770 <_printf_i+0x204>
 8007798:	2500      	movs	r5, #0
 800779a:	f104 0619 	add.w	r6, r4, #25
 800779e:	e7f5      	b.n	800778c <_printf_i+0x220>
 80077a0:	080096ff 	.word	0x080096ff
 80077a4:	08009710 	.word	0x08009710

080077a8 <__sflush_r>:
 80077a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b0:	0716      	lsls	r6, r2, #28
 80077b2:	4605      	mov	r5, r0
 80077b4:	460c      	mov	r4, r1
 80077b6:	d454      	bmi.n	8007862 <__sflush_r+0xba>
 80077b8:	684b      	ldr	r3, [r1, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	dc02      	bgt.n	80077c4 <__sflush_r+0x1c>
 80077be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	dd48      	ble.n	8007856 <__sflush_r+0xae>
 80077c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077c6:	2e00      	cmp	r6, #0
 80077c8:	d045      	beq.n	8007856 <__sflush_r+0xae>
 80077ca:	2300      	movs	r3, #0
 80077cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077d0:	682f      	ldr	r7, [r5, #0]
 80077d2:	6a21      	ldr	r1, [r4, #32]
 80077d4:	602b      	str	r3, [r5, #0]
 80077d6:	d030      	beq.n	800783a <__sflush_r+0x92>
 80077d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077da:	89a3      	ldrh	r3, [r4, #12]
 80077dc:	0759      	lsls	r1, r3, #29
 80077de:	d505      	bpl.n	80077ec <__sflush_r+0x44>
 80077e0:	6863      	ldr	r3, [r4, #4]
 80077e2:	1ad2      	subs	r2, r2, r3
 80077e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077e6:	b10b      	cbz	r3, 80077ec <__sflush_r+0x44>
 80077e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077ea:	1ad2      	subs	r2, r2, r3
 80077ec:	2300      	movs	r3, #0
 80077ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077f0:	6a21      	ldr	r1, [r4, #32]
 80077f2:	4628      	mov	r0, r5
 80077f4:	47b0      	blx	r6
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	89a3      	ldrh	r3, [r4, #12]
 80077fa:	d106      	bne.n	800780a <__sflush_r+0x62>
 80077fc:	6829      	ldr	r1, [r5, #0]
 80077fe:	291d      	cmp	r1, #29
 8007800:	d82b      	bhi.n	800785a <__sflush_r+0xb2>
 8007802:	4a2a      	ldr	r2, [pc, #168]	@ (80078ac <__sflush_r+0x104>)
 8007804:	40ca      	lsrs	r2, r1
 8007806:	07d6      	lsls	r6, r2, #31
 8007808:	d527      	bpl.n	800785a <__sflush_r+0xb2>
 800780a:	2200      	movs	r2, #0
 800780c:	6062      	str	r2, [r4, #4]
 800780e:	04d9      	lsls	r1, r3, #19
 8007810:	6922      	ldr	r2, [r4, #16]
 8007812:	6022      	str	r2, [r4, #0]
 8007814:	d504      	bpl.n	8007820 <__sflush_r+0x78>
 8007816:	1c42      	adds	r2, r0, #1
 8007818:	d101      	bne.n	800781e <__sflush_r+0x76>
 800781a:	682b      	ldr	r3, [r5, #0]
 800781c:	b903      	cbnz	r3, 8007820 <__sflush_r+0x78>
 800781e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007820:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007822:	602f      	str	r7, [r5, #0]
 8007824:	b1b9      	cbz	r1, 8007856 <__sflush_r+0xae>
 8007826:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800782a:	4299      	cmp	r1, r3
 800782c:	d002      	beq.n	8007834 <__sflush_r+0x8c>
 800782e:	4628      	mov	r0, r5
 8007830:	f000 f962 	bl	8007af8 <_free_r>
 8007834:	2300      	movs	r3, #0
 8007836:	6363      	str	r3, [r4, #52]	@ 0x34
 8007838:	e00d      	b.n	8007856 <__sflush_r+0xae>
 800783a:	2301      	movs	r3, #1
 800783c:	4628      	mov	r0, r5
 800783e:	47b0      	blx	r6
 8007840:	4602      	mov	r2, r0
 8007842:	1c50      	adds	r0, r2, #1
 8007844:	d1c9      	bne.n	80077da <__sflush_r+0x32>
 8007846:	682b      	ldr	r3, [r5, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0c6      	beq.n	80077da <__sflush_r+0x32>
 800784c:	2b1d      	cmp	r3, #29
 800784e:	d001      	beq.n	8007854 <__sflush_r+0xac>
 8007850:	2b16      	cmp	r3, #22
 8007852:	d11e      	bne.n	8007892 <__sflush_r+0xea>
 8007854:	602f      	str	r7, [r5, #0]
 8007856:	2000      	movs	r0, #0
 8007858:	e022      	b.n	80078a0 <__sflush_r+0xf8>
 800785a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800785e:	b21b      	sxth	r3, r3
 8007860:	e01b      	b.n	800789a <__sflush_r+0xf2>
 8007862:	690f      	ldr	r7, [r1, #16]
 8007864:	2f00      	cmp	r7, #0
 8007866:	d0f6      	beq.n	8007856 <__sflush_r+0xae>
 8007868:	0793      	lsls	r3, r2, #30
 800786a:	680e      	ldr	r6, [r1, #0]
 800786c:	bf08      	it	eq
 800786e:	694b      	ldreq	r3, [r1, #20]
 8007870:	600f      	str	r7, [r1, #0]
 8007872:	bf18      	it	ne
 8007874:	2300      	movne	r3, #0
 8007876:	eba6 0807 	sub.w	r8, r6, r7
 800787a:	608b      	str	r3, [r1, #8]
 800787c:	f1b8 0f00 	cmp.w	r8, #0
 8007880:	dde9      	ble.n	8007856 <__sflush_r+0xae>
 8007882:	6a21      	ldr	r1, [r4, #32]
 8007884:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007886:	4643      	mov	r3, r8
 8007888:	463a      	mov	r2, r7
 800788a:	4628      	mov	r0, r5
 800788c:	47b0      	blx	r6
 800788e:	2800      	cmp	r0, #0
 8007890:	dc08      	bgt.n	80078a4 <__sflush_r+0xfc>
 8007892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800789a:	81a3      	strh	r3, [r4, #12]
 800789c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078a4:	4407      	add	r7, r0
 80078a6:	eba8 0800 	sub.w	r8, r8, r0
 80078aa:	e7e7      	b.n	800787c <__sflush_r+0xd4>
 80078ac:	20400001 	.word	0x20400001

080078b0 <_fflush_r>:
 80078b0:	b538      	push	{r3, r4, r5, lr}
 80078b2:	690b      	ldr	r3, [r1, #16]
 80078b4:	4605      	mov	r5, r0
 80078b6:	460c      	mov	r4, r1
 80078b8:	b913      	cbnz	r3, 80078c0 <_fflush_r+0x10>
 80078ba:	2500      	movs	r5, #0
 80078bc:	4628      	mov	r0, r5
 80078be:	bd38      	pop	{r3, r4, r5, pc}
 80078c0:	b118      	cbz	r0, 80078ca <_fflush_r+0x1a>
 80078c2:	6a03      	ldr	r3, [r0, #32]
 80078c4:	b90b      	cbnz	r3, 80078ca <_fflush_r+0x1a>
 80078c6:	f7ff fb7f 	bl	8006fc8 <__sinit>
 80078ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d0f3      	beq.n	80078ba <_fflush_r+0xa>
 80078d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078d4:	07d0      	lsls	r0, r2, #31
 80078d6:	d404      	bmi.n	80078e2 <_fflush_r+0x32>
 80078d8:	0599      	lsls	r1, r3, #22
 80078da:	d402      	bmi.n	80078e2 <_fflush_r+0x32>
 80078dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078de:	f7ff fbdc 	bl	800709a <__retarget_lock_acquire_recursive>
 80078e2:	4628      	mov	r0, r5
 80078e4:	4621      	mov	r1, r4
 80078e6:	f7ff ff5f 	bl	80077a8 <__sflush_r>
 80078ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078ec:	07da      	lsls	r2, r3, #31
 80078ee:	4605      	mov	r5, r0
 80078f0:	d4e4      	bmi.n	80078bc <_fflush_r+0xc>
 80078f2:	89a3      	ldrh	r3, [r4, #12]
 80078f4:	059b      	lsls	r3, r3, #22
 80078f6:	d4e1      	bmi.n	80078bc <_fflush_r+0xc>
 80078f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078fa:	f7ff fbcf 	bl	800709c <__retarget_lock_release_recursive>
 80078fe:	e7dd      	b.n	80078bc <_fflush_r+0xc>

08007900 <__malloc_lock>:
 8007900:	4801      	ldr	r0, [pc, #4]	@ (8007908 <__malloc_lock+0x8>)
 8007902:	f7ff bbca 	b.w	800709a <__retarget_lock_acquire_recursive>
 8007906:	bf00      	nop
 8007908:	20025e18 	.word	0x20025e18

0800790c <__malloc_unlock>:
 800790c:	4801      	ldr	r0, [pc, #4]	@ (8007914 <__malloc_unlock+0x8>)
 800790e:	f7ff bbc5 	b.w	800709c <__retarget_lock_release_recursive>
 8007912:	bf00      	nop
 8007914:	20025e18 	.word	0x20025e18

08007918 <__sread>:
 8007918:	b510      	push	{r4, lr}
 800791a:	460c      	mov	r4, r1
 800791c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007920:	f000 f898 	bl	8007a54 <_read_r>
 8007924:	2800      	cmp	r0, #0
 8007926:	bfab      	itete	ge
 8007928:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800792a:	89a3      	ldrhlt	r3, [r4, #12]
 800792c:	181b      	addge	r3, r3, r0
 800792e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007932:	bfac      	ite	ge
 8007934:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007936:	81a3      	strhlt	r3, [r4, #12]
 8007938:	bd10      	pop	{r4, pc}

0800793a <__swrite>:
 800793a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800793e:	461f      	mov	r7, r3
 8007940:	898b      	ldrh	r3, [r1, #12]
 8007942:	05db      	lsls	r3, r3, #23
 8007944:	4605      	mov	r5, r0
 8007946:	460c      	mov	r4, r1
 8007948:	4616      	mov	r6, r2
 800794a:	d505      	bpl.n	8007958 <__swrite+0x1e>
 800794c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007950:	2302      	movs	r3, #2
 8007952:	2200      	movs	r2, #0
 8007954:	f000 f86c 	bl	8007a30 <_lseek_r>
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800795e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007962:	81a3      	strh	r3, [r4, #12]
 8007964:	4632      	mov	r2, r6
 8007966:	463b      	mov	r3, r7
 8007968:	4628      	mov	r0, r5
 800796a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800796e:	f000 b893 	b.w	8007a98 <_write_r>

08007972 <__sseek>:
 8007972:	b510      	push	{r4, lr}
 8007974:	460c      	mov	r4, r1
 8007976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797a:	f000 f859 	bl	8007a30 <_lseek_r>
 800797e:	1c43      	adds	r3, r0, #1
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	bf15      	itete	ne
 8007984:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007986:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800798a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800798e:	81a3      	strheq	r3, [r4, #12]
 8007990:	bf18      	it	ne
 8007992:	81a3      	strhne	r3, [r4, #12]
 8007994:	bd10      	pop	{r4, pc}

08007996 <__sclose>:
 8007996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799a:	f000 b88f 	b.w	8007abc <_close_r>

0800799e <_realloc_r>:
 800799e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a2:	4607      	mov	r7, r0
 80079a4:	4614      	mov	r4, r2
 80079a6:	460d      	mov	r5, r1
 80079a8:	b921      	cbnz	r1, 80079b4 <_realloc_r+0x16>
 80079aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ae:	4611      	mov	r1, r2
 80079b0:	f7ff bcee 	b.w	8007390 <_malloc_r>
 80079b4:	b92a      	cbnz	r2, 80079c2 <_realloc_r+0x24>
 80079b6:	f000 f89f 	bl	8007af8 <_free_r>
 80079ba:	4625      	mov	r5, r4
 80079bc:	4628      	mov	r0, r5
 80079be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c2:	f000 f8e3 	bl	8007b8c <_malloc_usable_size_r>
 80079c6:	4284      	cmp	r4, r0
 80079c8:	4606      	mov	r6, r0
 80079ca:	d802      	bhi.n	80079d2 <_realloc_r+0x34>
 80079cc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80079d0:	d8f4      	bhi.n	80079bc <_realloc_r+0x1e>
 80079d2:	4621      	mov	r1, r4
 80079d4:	4638      	mov	r0, r7
 80079d6:	f7ff fcdb 	bl	8007390 <_malloc_r>
 80079da:	4680      	mov	r8, r0
 80079dc:	b908      	cbnz	r0, 80079e2 <_realloc_r+0x44>
 80079de:	4645      	mov	r5, r8
 80079e0:	e7ec      	b.n	80079bc <_realloc_r+0x1e>
 80079e2:	42b4      	cmp	r4, r6
 80079e4:	4622      	mov	r2, r4
 80079e6:	4629      	mov	r1, r5
 80079e8:	bf28      	it	cs
 80079ea:	4632      	movcs	r2, r6
 80079ec:	f000 f876 	bl	8007adc <memcpy>
 80079f0:	4629      	mov	r1, r5
 80079f2:	4638      	mov	r0, r7
 80079f4:	f000 f880 	bl	8007af8 <_free_r>
 80079f8:	e7f1      	b.n	80079de <_realloc_r+0x40>

080079fa <memmove>:
 80079fa:	4288      	cmp	r0, r1
 80079fc:	b510      	push	{r4, lr}
 80079fe:	eb01 0402 	add.w	r4, r1, r2
 8007a02:	d902      	bls.n	8007a0a <memmove+0x10>
 8007a04:	4284      	cmp	r4, r0
 8007a06:	4623      	mov	r3, r4
 8007a08:	d807      	bhi.n	8007a1a <memmove+0x20>
 8007a0a:	1e43      	subs	r3, r0, #1
 8007a0c:	42a1      	cmp	r1, r4
 8007a0e:	d008      	beq.n	8007a22 <memmove+0x28>
 8007a10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a14:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a18:	e7f8      	b.n	8007a0c <memmove+0x12>
 8007a1a:	4402      	add	r2, r0
 8007a1c:	4601      	mov	r1, r0
 8007a1e:	428a      	cmp	r2, r1
 8007a20:	d100      	bne.n	8007a24 <memmove+0x2a>
 8007a22:	bd10      	pop	{r4, pc}
 8007a24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a28:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a2c:	e7f7      	b.n	8007a1e <memmove+0x24>
	...

08007a30 <_lseek_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4d07      	ldr	r5, [pc, #28]	@ (8007a50 <_lseek_r+0x20>)
 8007a34:	4604      	mov	r4, r0
 8007a36:	4608      	mov	r0, r1
 8007a38:	4611      	mov	r1, r2
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	602a      	str	r2, [r5, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f7ff f823 	bl	8006a8a <_lseek>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_lseek_r+0x1e>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_lseek_r+0x1e>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	20025e24 	.word	0x20025e24

08007a54 <_read_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	4d07      	ldr	r5, [pc, #28]	@ (8007a74 <_read_r+0x20>)
 8007a58:	4604      	mov	r4, r0
 8007a5a:	4608      	mov	r0, r1
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	2200      	movs	r2, #0
 8007a60:	602a      	str	r2, [r5, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	f7fe ffbb 	bl	80069de <_read>
 8007a68:	1c43      	adds	r3, r0, #1
 8007a6a:	d102      	bne.n	8007a72 <_read_r+0x1e>
 8007a6c:	682b      	ldr	r3, [r5, #0]
 8007a6e:	b103      	cbz	r3, 8007a72 <_read_r+0x1e>
 8007a70:	6023      	str	r3, [r4, #0]
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	20025e24 	.word	0x20025e24

08007a78 <_sbrk_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	4d06      	ldr	r5, [pc, #24]	@ (8007a94 <_sbrk_r+0x1c>)
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	4604      	mov	r4, r0
 8007a80:	4608      	mov	r0, r1
 8007a82:	602b      	str	r3, [r5, #0]
 8007a84:	f7fb faec 	bl	8003060 <_sbrk>
 8007a88:	1c43      	adds	r3, r0, #1
 8007a8a:	d102      	bne.n	8007a92 <_sbrk_r+0x1a>
 8007a8c:	682b      	ldr	r3, [r5, #0]
 8007a8e:	b103      	cbz	r3, 8007a92 <_sbrk_r+0x1a>
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	bd38      	pop	{r3, r4, r5, pc}
 8007a94:	20025e24 	.word	0x20025e24

08007a98 <_write_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4d07      	ldr	r5, [pc, #28]	@ (8007ab8 <_write_r+0x20>)
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	4608      	mov	r0, r1
 8007aa0:	4611      	mov	r1, r2
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	602a      	str	r2, [r5, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f7ff f801 	bl	8006aae <_write>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d102      	bne.n	8007ab6 <_write_r+0x1e>
 8007ab0:	682b      	ldr	r3, [r5, #0]
 8007ab2:	b103      	cbz	r3, 8007ab6 <_write_r+0x1e>
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	20025e24 	.word	0x20025e24

08007abc <_close_r>:
 8007abc:	b538      	push	{r3, r4, r5, lr}
 8007abe:	4d06      	ldr	r5, [pc, #24]	@ (8007ad8 <_close_r+0x1c>)
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	4604      	mov	r4, r0
 8007ac4:	4608      	mov	r0, r1
 8007ac6:	602b      	str	r3, [r5, #0]
 8007ac8:	f7ff f81e 	bl	8006b08 <_close>
 8007acc:	1c43      	adds	r3, r0, #1
 8007ace:	d102      	bne.n	8007ad6 <_close_r+0x1a>
 8007ad0:	682b      	ldr	r3, [r5, #0]
 8007ad2:	b103      	cbz	r3, 8007ad6 <_close_r+0x1a>
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	20025e24 	.word	0x20025e24

08007adc <memcpy>:
 8007adc:	440a      	add	r2, r1
 8007ade:	4291      	cmp	r1, r2
 8007ae0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ae4:	d100      	bne.n	8007ae8 <memcpy+0xc>
 8007ae6:	4770      	bx	lr
 8007ae8:	b510      	push	{r4, lr}
 8007aea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007aee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007af2:	4291      	cmp	r1, r2
 8007af4:	d1f9      	bne.n	8007aea <memcpy+0xe>
 8007af6:	bd10      	pop	{r4, pc}

08007af8 <_free_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4605      	mov	r5, r0
 8007afc:	2900      	cmp	r1, #0
 8007afe:	d041      	beq.n	8007b84 <_free_r+0x8c>
 8007b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b04:	1f0c      	subs	r4, r1, #4
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	bfb8      	it	lt
 8007b0a:	18e4      	addlt	r4, r4, r3
 8007b0c:	f7ff fef8 	bl	8007900 <__malloc_lock>
 8007b10:	4a1d      	ldr	r2, [pc, #116]	@ (8007b88 <_free_r+0x90>)
 8007b12:	6813      	ldr	r3, [r2, #0]
 8007b14:	b933      	cbnz	r3, 8007b24 <_free_r+0x2c>
 8007b16:	6063      	str	r3, [r4, #4]
 8007b18:	6014      	str	r4, [r2, #0]
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b20:	f7ff bef4 	b.w	800790c <__malloc_unlock>
 8007b24:	42a3      	cmp	r3, r4
 8007b26:	d908      	bls.n	8007b3a <_free_r+0x42>
 8007b28:	6820      	ldr	r0, [r4, #0]
 8007b2a:	1821      	adds	r1, r4, r0
 8007b2c:	428b      	cmp	r3, r1
 8007b2e:	bf01      	itttt	eq
 8007b30:	6819      	ldreq	r1, [r3, #0]
 8007b32:	685b      	ldreq	r3, [r3, #4]
 8007b34:	1809      	addeq	r1, r1, r0
 8007b36:	6021      	streq	r1, [r4, #0]
 8007b38:	e7ed      	b.n	8007b16 <_free_r+0x1e>
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	b10b      	cbz	r3, 8007b44 <_free_r+0x4c>
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	d9fa      	bls.n	8007b3a <_free_r+0x42>
 8007b44:	6811      	ldr	r1, [r2, #0]
 8007b46:	1850      	adds	r0, r2, r1
 8007b48:	42a0      	cmp	r0, r4
 8007b4a:	d10b      	bne.n	8007b64 <_free_r+0x6c>
 8007b4c:	6820      	ldr	r0, [r4, #0]
 8007b4e:	4401      	add	r1, r0
 8007b50:	1850      	adds	r0, r2, r1
 8007b52:	4283      	cmp	r3, r0
 8007b54:	6011      	str	r1, [r2, #0]
 8007b56:	d1e0      	bne.n	8007b1a <_free_r+0x22>
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	6053      	str	r3, [r2, #4]
 8007b5e:	4408      	add	r0, r1
 8007b60:	6010      	str	r0, [r2, #0]
 8007b62:	e7da      	b.n	8007b1a <_free_r+0x22>
 8007b64:	d902      	bls.n	8007b6c <_free_r+0x74>
 8007b66:	230c      	movs	r3, #12
 8007b68:	602b      	str	r3, [r5, #0]
 8007b6a:	e7d6      	b.n	8007b1a <_free_r+0x22>
 8007b6c:	6820      	ldr	r0, [r4, #0]
 8007b6e:	1821      	adds	r1, r4, r0
 8007b70:	428b      	cmp	r3, r1
 8007b72:	bf04      	itt	eq
 8007b74:	6819      	ldreq	r1, [r3, #0]
 8007b76:	685b      	ldreq	r3, [r3, #4]
 8007b78:	6063      	str	r3, [r4, #4]
 8007b7a:	bf04      	itt	eq
 8007b7c:	1809      	addeq	r1, r1, r0
 8007b7e:	6021      	streq	r1, [r4, #0]
 8007b80:	6054      	str	r4, [r2, #4]
 8007b82:	e7ca      	b.n	8007b1a <_free_r+0x22>
 8007b84:	bd38      	pop	{r3, r4, r5, pc}
 8007b86:	bf00      	nop
 8007b88:	20025e20 	.word	0x20025e20

08007b8c <_malloc_usable_size_r>:
 8007b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b90:	1f18      	subs	r0, r3, #4
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	bfbc      	itt	lt
 8007b96:	580b      	ldrlt	r3, [r1, r0]
 8007b98:	18c0      	addlt	r0, r0, r3
 8007b9a:	4770      	bx	lr

08007b9c <_init>:
 8007b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9e:	bf00      	nop
 8007ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ba2:	bc08      	pop	{r3}
 8007ba4:	469e      	mov	lr, r3
 8007ba6:	4770      	bx	lr

08007ba8 <_fini>:
 8007ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007baa:	bf00      	nop
 8007bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bae:	bc08      	pop	{r3}
 8007bb0:	469e      	mov	lr, r3
 8007bb2:	4770      	bx	lr
