

================================================================
== Vitis HLS Report for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Sat Jun 21 16:57:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Fl-pailler_fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    132|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_94_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_173                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_93                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_88_p2               |      icmp|   0|  0|  17|          31|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          69|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_return                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|   31|         62|
    |data_in_TDATA_blk_n               |   9|          2|    1|          2|
    |data_out_TDATA_blk_n              |   9|          2|    1|          2|
    |i_fu_44                           |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   67|        134|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_return_preg                    |    1|   0|    1|          0|
    |d_last_V_reg_129                  |    1|   0|    1|          0|
    |data_in_read_reg_124              |  128|   0|  128|          0|
    |i_fu_44                           |   31|   0|   31|          0|
    |icmp_ln178_reg_120                |    1|   0|    1|          0|
    |merge_reg_67                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  167|   0|  167|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|data_in_TVALID   |   in|    1|        axis|                                       data_in|       pointer|
|data_in_TDATA    |   in|  128|        axis|                                       data_in|       pointer|
|data_in_TREADY   |  out|    1|        axis|                                       data_in|       pointer|
|data_out_TREADY  |   in|    1|        axis|                                      data_out|       pointer|
|data_out_TDATA   |  out|  128|        axis|                                      data_out|       pointer|
|data_out_TVALID  |  out|    1|        axis|                                      data_out|       pointer|
|num_samples      |   in|   31|     ap_none|                                   num_samples|        scalar|
+-----------------+-----+-----+------------+----------------------------------------------+--------------+

