// Seed: 1566572527
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd13
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout supply1 id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  always_comb id_3[id_1] = 1;
  assign id_5[1'b0] = -1;
  logic id_7;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_2
  );
  logic id_8 = id_1;
endmodule
