Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 19:37:29 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
TIMING-18  Warning   Missing input or output delay                              31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.348        0.000                      0                 1012        0.134        0.000                      0                 1012       48.750        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              65.348        0.000                      0                 1012        0.134        0.000                      0                 1012       48.750        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       65.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.348ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.506ns  (logic 5.448ns (15.789%)  route 29.058ns (84.211%))
  Logic Levels:           36  (LUT2=1 LUT4=3 LUT5=1 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.564    35.526    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X51Y80         LUT4 (Prop_lut4_I1_O)        0.124    35.650 r  game_data_path/game_cu/D_check_boundary_q[30]_i_13/O
                         net (fo=2, routed)           0.806    36.456    game_data_path/game_cu/game_alu/multiplier/p_84_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.124    36.580 r  game_data_path/game_cu/D_check_boundary_q[30]_i_10/O
                         net (fo=2, routed)           1.025    37.605    game_data_path/game_cu/D_check_boundary_q[30]_i_10_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.152    37.757 r  game_data_path/game_cu/D_check_boundary_q[31]_i_14/O
                         net (fo=1, routed)           0.266    38.022    game_data_path/game_cu/D_check_boundary_q[31]_i_14_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.332    38.354 r  game_data_path/game_cu/D_check_boundary_q[31]_i_6/O
                         net (fo=1, routed)           0.420    38.774    game_data_path/game_cu/game_alu/multiplier/p_1_in
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.124    38.898 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.747    39.646    game_data_path/game_regfile/M_game_regfile_regfile_data[31]
    SLICE_X51Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)       -0.067   104.994    game_data_path/game_regfile/D_bullet_active_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -39.646    
  -------------------------------------------------------------------
                         slack                                 65.348    

Slack (MET) :             65.573ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.316ns  (logic 5.448ns (15.876%)  route 28.868ns (84.124%))
  Logic Levels:           36  (LUT2=1 LUT4=3 LUT5=1 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.564    35.526    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X51Y80         LUT4 (Prop_lut4_I1_O)        0.124    35.650 r  game_data_path/game_cu/D_check_boundary_q[30]_i_13/O
                         net (fo=2, routed)           0.806    36.456    game_data_path/game_cu/game_alu/multiplier/p_84_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I1_O)        0.124    36.580 r  game_data_path/game_cu/D_check_boundary_q[30]_i_10/O
                         net (fo=2, routed)           1.025    37.605    game_data_path/game_cu/D_check_boundary_q[30]_i_10_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.152    37.757 r  game_data_path/game_cu/D_check_boundary_q[31]_i_14/O
                         net (fo=1, routed)           0.266    38.022    game_data_path/game_cu/D_check_boundary_q[31]_i_14_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I3_O)        0.332    38.354 r  game_data_path/game_cu/D_check_boundary_q[31]_i_6/O
                         net (fo=1, routed)           0.420    38.774    game_data_path/game_cu/game_alu/multiplier/p_1_in
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.124    38.898 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.558    39.456    game_data_path/game_regfile/M_game_regfile_regfile_data[31]
    SLICE_X50Y82         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)       -0.031   105.030    game_data_path/game_regfile/D_check_boundary_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.030    
                         arrival time                         -39.456    
  -------------------------------------------------------------------
                         slack                                 65.573    

Slack (MET) :             66.661ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.230ns  (logic 5.088ns (15.311%)  route 28.142ns (84.689%))
  Logic Levels:           35  (LUT2=1 LUT4=1 LUT5=1 LUT6=32)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.634    35.596    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124    35.720 r  game_data_path/game_cu/D_check_boundary_q[29]_i_14/O
                         net (fo=3, routed)           0.602    36.322    game_data_path/game_cu/game_alu/multiplier/p_37_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.124    36.446 r  game_data_path/game_cu/D_check_boundary_q[30]_i_8/O
                         net (fo=3, routed)           0.680    37.126    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.250 r  game_data_path/game_cu/D_check_boundary_q[30]_i_5/O
                         net (fo=2, routed)           0.514    37.763    game_data_path/game_cu/D_check_boundary_q[30]_i_5_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.124    37.887 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.483    38.370    game_data_path/game_regfile/M_game_regfile_regfile_data[30]
    SLICE_X50Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)       -0.031   105.032    game_data_path/game_regfile/D_bullet_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.032    
                         arrival time                         -38.370    
  -------------------------------------------------------------------
                         slack                                 66.661    

Slack (MET) :             66.801ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.090ns  (logic 5.088ns (15.376%)  route 28.002ns (84.624%))
  Logic Levels:           35  (LUT2=1 LUT4=1 LUT5=1 LUT6=32)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.634    35.596    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124    35.720 r  game_data_path/game_cu/D_check_boundary_q[29]_i_14/O
                         net (fo=3, routed)           0.602    36.322    game_data_path/game_cu/game_alu/multiplier/p_37_in
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.124    36.446 r  game_data_path/game_cu/D_check_boundary_q[30]_i_8/O
                         net (fo=3, routed)           0.680    37.126    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.250 r  game_data_path/game_cu/D_check_boundary_q[30]_i_5/O
                         net (fo=2, routed)           0.514    37.763    game_data_path/game_cu/D_check_boundary_q[30]_i_5_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.124    37.887 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.342    38.230    game_data_path/game_regfile/M_game_regfile_regfile_data[30]
    SLICE_X50Y83         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.435   104.839    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.031   105.031    game_data_path/game_regfile/D_check_boundary_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -38.230    
  -------------------------------------------------------------------
                         slack                                 66.801    

Slack (MET) :             67.265ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.589ns  (logic 4.964ns (15.232%)  route 27.625ns (84.768%))
  Logic Levels:           34  (LUT2=1 LUT4=2 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.990    34.840    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.124    34.964 r  game_data_path/game_cu/D_check_boundary_q[29]_i_15/O
                         net (fo=2, routed)           0.602    35.566    game_data_path/game_cu/game_alu/multiplier/p_117_in
    SLICE_X52Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.690 r  game_data_path/game_cu/D_check_boundary_q[29]_i_13/O
                         net (fo=4, routed)           0.615    36.305    game_data_path/game_cu/game_alu/multiplier/p_48_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    36.429 r  game_data_path/game_cu/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.428    36.858    game_data_path/game_cu/D_check_boundary_q[29]_i_4_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    36.982 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.747    37.729    game_data_path/game_regfile/M_game_regfile_regfile_data[29]
    SLICE_X53Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.067   104.994    game_data_path/game_regfile/D_bullet_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -37.729    
  -------------------------------------------------------------------
                         slack                                 67.265    

Slack (MET) :             67.490ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.400ns  (logic 4.964ns (15.321%)  route 27.436ns (84.679%))
  Logic Levels:           34  (LUT2=1 LUT4=2 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.990    34.840    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.124    34.964 r  game_data_path/game_cu/D_check_boundary_q[29]_i_15/O
                         net (fo=2, routed)           0.602    35.566    game_data_path/game_cu/game_alu/multiplier/p_117_in
    SLICE_X52Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.690 r  game_data_path/game_cu/D_check_boundary_q[29]_i_13/O
                         net (fo=4, routed)           0.615    36.305    game_data_path/game_cu/game_alu/multiplier/p_48_in
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124    36.429 r  game_data_path/game_cu/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.428    36.858    game_data_path/game_cu/D_check_boundary_q[29]_i_4_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    36.982 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.558    37.540    game_data_path/game_regfile/M_game_regfile_regfile_data[29]
    SLICE_X52Y82         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.434   104.838    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X52Y82         FDRE (Setup_fdre_C_D)       -0.031   105.030    game_data_path/game_regfile/D_check_boundary_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.030    
                         arrival time                         -37.540    
  -------------------------------------------------------------------
                         slack                                 67.490    

Slack (MET) :             67.881ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.992ns  (logic 4.840ns (15.129%)  route 27.152ns (84.871%))
  Logic Levels:           33  (LUT2=1 LUT4=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.982    35.944    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X51Y79         LUT6 (Prop_lut6_I0_O)        0.124    36.068 r  game_data_path/game_cu/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.423    36.491    game_data_path/game_cu/D_check_boundary_q[28]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124    36.615 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.517    37.132    game_data_path/game_regfile/M_game_regfile_regfile_data[28]
    SLICE_X52Y79         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.431   104.835    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)       -0.045   105.013    game_data_path/game_regfile/D_bullet_active_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -37.132    
  -------------------------------------------------------------------
                         slack                                 67.881    

Slack (MET) :             68.519ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.475ns  (logic 4.840ns (15.377%)  route 26.635ns (84.623%))
  Logic Levels:           33  (LUT2=1 LUT4=1 LUT5=1 LUT6=30)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.596    32.021    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X57Y77         LUT6 (Prop_lut6_I1_O)        0.124    32.145 r  game_data_path/game_cu/D_check_boundary_q[25]_i_9/O
                         net (fo=3, routed)           0.610    32.755    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.879 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.847    33.726    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.124    33.850 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.988    34.838    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.962 r  game_data_path/game_cu/D_check_boundary_q[28]_i_8/O
                         net (fo=5, routed)           0.982    35.944    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X51Y79         LUT6 (Prop_lut6_I0_O)        0.124    36.068 r  game_data_path/game_cu/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.423    36.491    game_data_path/game_cu/D_check_boundary_q[28]_i_4_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.124    36.615 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.000    36.615    game_data_path/game_regfile/M_game_regfile_regfile_data[28]
    SLICE_X52Y78         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.430   104.834    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y78         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077   105.134    game_data_path/game_regfile/D_check_boundary_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.134    
                         arrival time                         -36.615    
  -------------------------------------------------------------------
                         slack                                 68.519    

Slack (MET) :             69.527ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.360ns  (logic 4.716ns (15.534%)  route 25.644ns (84.466%))
  Logic Levels:           32  (LUT2=1 LUT4=1 LUT5=1 LUT6=29)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.731    32.156    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.280 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.471    32.751    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.124    32.875 r  game_data_path/game_cu/D_check_boundary_q[26]_i_8/O
                         net (fo=3, routed)           0.847    33.722    game_data_path/game_cu/game_alu/multiplier/p_121_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.846 r  game_data_path/game_cu/D_check_boundary_q[27]_i_8/O
                         net (fo=3, routed)           0.814    34.660    game_data_path/game_cu/game_alu/multiplier/p_88_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    34.784 r  game_data_path/game_cu/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.402    35.187    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.124    35.311 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.189    35.500    game_data_path/game_regfile/M_game_regfile_regfile_data[27]
    SLICE_X52Y79         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.431   104.835    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)       -0.031   105.027    game_data_path/game_regfile/D_bullet_active_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.027    
                         arrival time                         -35.500    
  -------------------------------------------------------------------
                         slack                                 69.527    

Slack (MET) :             69.776ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/D_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.171ns  (logic 4.716ns (15.631%)  route 25.455ns (84.369%))
  Logic Levels:           32  (LUT2=1 LUT4=1 LUT5=1 LUT6=29)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.556     5.140    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_cu/D_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  game_data_path/game_cu/D_game_fsm_q_reg[4]/Q
                         net (fo=33, routed)          1.204     6.862    game_data_path/game_cu/D_game_fsm_q[4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  game_data_path/game_cu/D_check_boundary_q[31]_i_9/O
                         net (fo=160, routed)         1.042     8.028    game_data_path/game_regfile/D_player_x_pos_q[3]_i_15
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.152     8.180 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_32/O
                         net (fo=1, routed)           0.594     8.773    game_data_path/game_regfile/D_player_x_pos_q[3]_i_32_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.099 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_28/O
                         net (fo=2, routed)           0.605     9.705    game_data_path/game_cu/D_player_x_pos_q[3]_i_16_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_25/O
                         net (fo=4, routed)           0.575    10.404    game_data_path/game_cu/D_player_x_pos_q[3]_i_25_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.528 r  game_data_path/game_cu/D_check_boundary_q[31]_i_16/O
                         net (fo=93, routed)          1.202    11.730    game_data_path/game_cu/D_check_boundary_q[31]_i_16_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.854 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_19/O
                         net (fo=4, routed)           0.704    12.558    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  game_data_path/game_cu/D_check_boundary_q[5]_i_10/O
                         net (fo=2, routed)           0.680    13.362    game_data_path/game_cu/game_alu/multiplier/p_2256_in
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.486 r  game_data_path/game_cu/D_check_boundary_q[5]_i_7/O
                         net (fo=6, routed)           1.106    14.593    game_data_path/game_cu/game_alu/multiplier/p_2052_in
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  game_data_path/game_cu/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.849    15.566    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.690 r  game_data_path/game_cu/D_check_boundary_q[7]_i_12/O
                         net (fo=3, routed)           0.811    16.501    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124    16.625 r  game_data_path/game_cu/D_check_boundary_q[8]_i_9/O
                         net (fo=3, routed)           0.510    17.135    game_data_path/game_cu/game_alu/multiplier/p_1570_in
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.124    17.259 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.852    18.111    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.235 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           0.702    18.937    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.061 r  game_data_path/game_cu/D_check_boundary_q[11]_i_9/O
                         net (fo=5, routed)           0.835    19.896    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.020 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.754    20.774    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.928    21.826    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  game_data_path/game_cu/D_check_boundary_q[14]_i_7/O
                         net (fo=4, routed)           0.965    22.915    game_data_path/game_cu/game_alu/multiplier/p_963_in
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.039 r  game_data_path/game_cu/D_check_boundary_q[15]_i_12/O
                         net (fo=3, routed)           1.133    24.172    game_data_path/game_cu/game_alu/multiplier/p_814_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    24.296 r  game_data_path/game_cu/D_check_boundary_q[16]_i_5/O
                         net (fo=5, routed)           0.763    25.060    game_data_path/game_cu/game_alu/multiplier/p_812_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    25.184 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           0.830    26.014    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.138 r  game_data_path/game_cu/D_check_boundary_q[18]_i_8/O
                         net (fo=5, routed)           0.755    26.892    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.016 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.705    27.721    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.124    27.845 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.837    28.682    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.806 r  game_data_path/game_cu/D_check_boundary_q[21]_i_8/O
                         net (fo=5, routed)           0.628    29.434    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.558 r  game_data_path/game_cu/D_check_boundary_q[22]_i_5/O
                         net (fo=5, routed)           0.942    30.499    game_data_path/game_cu/game_alu/multiplier/p_359_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    30.623 r  game_data_path/game_cu/D_check_boundary_q[23]_i_8/O
                         net (fo=3, routed)           0.677    31.301    game_data_path/game_cu/game_alu/multiplier/p_250_in
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    31.425 r  game_data_path/game_cu/D_check_boundary_q[24]_i_11/O
                         net (fo=3, routed)           0.731    32.156    game_data_path/game_cu/game_alu/multiplier/p_202_in
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    32.280 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.471    32.751    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.124    32.875 r  game_data_path/game_cu/D_check_boundary_q[26]_i_8/O
                         net (fo=3, routed)           0.847    33.722    game_data_path/game_cu/game_alu/multiplier/p_121_in
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.846 r  game_data_path/game_cu/D_check_boundary_q[27]_i_8/O
                         net (fo=3, routed)           0.814    34.660    game_data_path/game_cu/game_alu/multiplier/p_88_in
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    34.784 r  game_data_path/game_cu/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.402    35.187    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X53Y79         LUT6 (Prop_lut6_I4_O)        0.124    35.311 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.000    35.311    game_data_path/game_regfile/M_game_regfile_regfile_data[27]
    SLICE_X53Y79         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.431   104.835    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y79         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X53Y79         FDRE (Setup_fdre_C_D)        0.029   105.087    game_data_path/game_regfile/D_check_boundary_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -35.311    
  -------------------------------------------------------------------
                         slack                                 69.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     1.532    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/Q
                         net (fo=1, routed)           0.053     1.726    game_data_path/game_regfile/M_game_regfile_player_bullet_x_out[2]
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[2]
    SLICE_X59Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.092     1.637    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[6]/Q
                         net (fo=2, routed)           0.112     1.785    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[6]
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.856     2.046    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.070     1.617    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/Q
                         net (fo=1, routed)           0.113     1.787    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][0]
    SLICE_X61Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[0]
    SLICE_X61Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.092     1.658    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/Q
                         net (fo=2, routed)           0.122     1.795    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[7]
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.856     2.046    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.072     1.619    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/Q
                         net (fo=2, routed)           0.122     1.795    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[1]
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.856     2.046    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.070     1.617    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_x_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_B_x_q_reg[1]/Q
                         net (fo=1, routed)           0.100     1.797    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]_0[1]
    SLICE_X63Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.858     2.048    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.070     1.618    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_C_x_q_reg[3]/Q
                         net (fo=1, routed)           0.100     1.797    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[3]
    SLICE_X63Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.858     2.048    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.070     1.618    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.263%)  route 0.099ns (34.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.588     1.532    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/game_regfile/D_bullet_x_q_reg[3]/Q
                         net (fo=1, routed)           0.099     1.772    game_data_path/game_regfile/M_game_regfile_player_bullet_x_out[3]
    SLICE_X61Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[3]
    SLICE_X61Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.091     1.637    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.583     1.527    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.130     1.798    game_data_path/ram_mode/driver/D_pixel_address_ctr_q[1]
    SLICE_X60Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[3]
    SLICE_X60Y79         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.850     2.040    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.121     1.662    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_B_x_q_reg[2]/Q
                         net (fo=1, routed)           0.100     1.797    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]_0[2]
    SLICE_X63Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.858     2.048    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.066     1.614    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y85   btn_cond_left/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y87   btn_cond_left/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y87   btn_cond_left/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y88   btn_cond_left/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y88   btn_cond_left/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y85   btn_cond_left/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y85   btn_cond_left/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y85   btn_cond_left/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X49Y86   btn_cond_left/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y82   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.360ns (40.685%)  route 6.357ns (59.314%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.618     5.202    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[1]/Q
                         net (fo=67, routed)          2.064     7.722    game_data_path/ram_mode/ram/ram/Q[1]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.846 r  game_data_path/ram_mode/ram/ram/D_enemy_A_writer_pointer_q[7]_i_2/O
                         net (fo=14, routed)          0.941     8.786    game_data_path/ram_mode/driver/mem_reg_128_255_1_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.910 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.430     9.341    game_data_path/ram_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.465 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.922    12.387    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.919 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.919    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 4.040ns (60.370%)  route 2.652ns (39.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.721 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.652     8.373    lopt_9
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.895 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    11.895    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 4.039ns (61.689%)  route 2.509ns (38.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.721 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.509     8.230    lopt_8
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.751 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    11.751    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 4.044ns (63.639%)  route 2.310ns (36.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.721 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.310     8.031    lopt_7
    G1                   OBUF (Prop_obuf_I_O)         3.526    11.557 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    11.557    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 4.043ns (63.651%)  route 2.309ns (36.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.619     5.203    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.721 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.309     8.030    lopt_6
    G2                   OBUF (Prop_obuf_I_O)         3.525    11.554 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    11.554    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 4.005ns (63.465%)  route 2.306ns (36.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.306     7.967    lopt_3
    E1                   OBUF (Prop_obuf_I_O)         3.549    11.516 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000    11.516    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 4.003ns (63.553%)  route 2.296ns (36.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.296     7.957    lopt_2
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.504 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    11.504    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.143ns (67.202%)  route 2.022ns (32.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.419     5.624 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.022     7.646    lopt_1
    A5                   OBUF (Prop_obuf_I_O)         3.724    11.370 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.370    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.002ns (66.017%)  route 2.060ns (33.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/Q
                         net (fo=9, routed)           2.060     7.721    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.267 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    11.267    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 4.143ns (68.539%)  route 1.902ns (31.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=5, routed)           1.902     7.526    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.724    11.250 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.250    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.391ns (81.102%)  route 0.324ns (18.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.324     1.998    lopt_4
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.248 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.248    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.400ns (77.958%)  route 0.396ns (22.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.070    lopt_5
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.329 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.329    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.387ns (76.169%)  route 0.434ns (23.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.434     2.108    lopt
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.354 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.354    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.431ns (75.881%)  route 0.455ns (24.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=5, routed)           0.455     2.116    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.303     3.419 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.419    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.387ns (73.201%)  route 0.508ns (26.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/Q
                         net (fo=9, routed)           0.508     2.182    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.428 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.428    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.432ns (75.103%)  route 0.475ns (24.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.128     1.661 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.475     2.136    lopt_1
    A5                   OBUF (Prop_obuf_I_O)         1.304     3.440 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.440    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.389ns (69.838%)  route 0.600ns (30.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.600     2.274    lopt_2
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.522 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.522    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.391ns (69.630%)  route 0.607ns (30.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_x_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.607     2.280    lopt_3
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.530 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.530    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.390ns (69.196%)  route 0.619ns (30.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.619     2.315    lopt_6
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.541 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.541    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.391ns (69.114%)  route 0.621ns (30.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.621     2.318    lopt_7
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.545 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.545    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.634ns (22.731%)  route 5.554ns (77.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.550     6.060    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.184 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.004     7.188    reset_cond/M_reset_cond_in
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.634ns (24.293%)  route 5.092ns (75.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.550     6.060    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.184 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.542     6.726    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.634ns (24.293%)  route 5.092ns (75.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.550     6.060    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.184 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.542     6.726    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.634ns (24.293%)  route 5.092ns (75.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.550     6.060    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.184 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.542     6.726    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.529ns (26.517%)  route 4.237ns (73.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           4.237     5.766    btn_cond_right/sync/D[0]
    SLICE_X50Y88         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.439     4.843    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 1.502ns (48.993%)  route 1.564ns (51.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.564     3.066    btn_cond_left/sync/D[0]
    SLICE_X52Y89         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.440     4.844    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 1.501ns (58.060%)  route 1.084ns (41.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.084     2.585    btn_cond_start_btn/sync/D[0]
    SLICE_X60Y92         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.507     4.911    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.489ns (58.147%)  route 1.072ns (41.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.072     2.561    btn_cond_shoot/sync/D[0]
    SLICE_X60Y92         FDRE                                         r  btn_cond_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.507     4.911    btn_cond_shoot/sync/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  btn_cond_shoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.257ns (37.836%)  route 0.422ns (62.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.422     0.678    btn_cond_shoot/sync/D[0]
    SLICE_X60Y92         FDRE                                         r  btn_cond_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     2.050    btn_cond_shoot/sync/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  btn_cond_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.268ns (38.984%)  route 0.420ns (61.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.420     0.688    btn_cond_start_btn/sync/D[0]
    SLICE_X60Y92         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.860     2.050    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.270ns (28.396%)  route 0.680ns (71.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.680     0.949    btn_cond_left/sync/D[0]
    SLICE_X52Y89         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     2.022    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.296ns (12.996%)  route 1.984ns (87.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.984     2.281    btn_cond_right/sync/D[0]
    SLICE_X50Y88         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     2.022    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.514ns  (logic 0.322ns (12.823%)  route 2.192ns (87.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.327 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.187     2.514    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.849     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.514ns  (logic 0.322ns (12.823%)  route 2.192ns (87.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.327 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.187     2.514    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.849     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.514ns  (logic 0.322ns (12.823%)  route 2.192ns (87.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.327 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.187     2.514    reset_cond/M_reset_cond_in
    SLICE_X58Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.849     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.757ns  (logic 0.322ns (11.693%)  route 2.435ns (88.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.327 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.430     2.757    reset_cond/M_reset_cond_in
    SLICE_X55Y80         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y80         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





