Coverage Report by instance with details

=================================================================================
=== Instance: /uart_tx_tb_top/dut/uart_tx_sva
=== Design Unit: work.uart_tx_assertions
=================================================================================

Assertion Coverage:
    Assertions                       4         3         1    75.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/uart_tx_tb_top/dut/uart_tx_sva/uart_tx_reset_assertion
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(25)
                                                        0          0          1          0          1          0           0 off
/uart_tx_tb_top/dut/uart_tx_sva/data_valid_high_1_clk
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(31)
                                                        0        100       1381         24       1505          0           1 off
/uart_tx_tb_top/dut/uart_tx_sva/s_data_high_during_idle
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(34)
                                                        0        437       1043         24       1505          1           2 off
/uart_tx_tb_top/dut/uart_tx_sva/busy_high_if_data_valid
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(37)
                                                        0        100       1381         24       1505          0           1 off

=================================================================================
=== Instance: /uart_tx_seq_pkg
=== Design Unit: work.uart_tx_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/uart_tx_seq_pkg/uart_tx_input_seq/body/Randomize_Uart_TX_item
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/seq_lib//uart_tx_input_seq.svh(21)
                                                        0        100          0          0        100          0           0 off


ASSERTION RESULTS:
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/uart_tx_tb_top/dut/uart_tx_sva/uart_tx_reset_assertion
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(25)
                                                        0          0          1          0          1          0           0 off
/uart_tx_tb_top/dut/uart_tx_sva/data_valid_high_1_clk
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(31)
                                                        0        100       1381         24       1505          0           1 off
/uart_tx_tb_top/dut/uart_tx_sva/s_data_high_during_idle
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(34)
                                                        0        437       1043         24       1505          1           2 off
/uart_tx_tb_top/dut/uart_tx_sva/busy_high_if_data_valid
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/uart_tx_assertions.sv(37)
                                                        0        100       1381         24       1505          0           1 off
/uart_tx_seq_pkg/uart_tx_input_seq/body/Randomize_Uart_TX_item
                     D:/Ali/Courses/Verification-Projects/uart-env/uart_tx_tb/seq_lib//uart_tx_input_seq.svh(21)
                                                        0        100          0          0        100          0           0 off

Total Coverage By Instance (filtered view): 80.00%

