

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 13:13:35 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_17_1_fu_102  |cordiccart2pol_Pipeline_VITIS_LOOP_17_1  |       42|       42|  0.420 us|  0.420 us|   40|   40|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|      93|    409|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     20|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     131|    516|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_17_1_fu_102  |cordiccart2pol_Pipeline_VITIS_LOOP_17_1  |        0|   0|  93|  359|    0|
    |mul_8s_6ns_12_1_1_U12                               |mul_8s_6ns_12_1_1                        |        0|   0|   0|   41|    0|
    |sparsemux_7_2_8_1_1_U11                             |sparsemux_7_2_8_1_1                      |        0|   0|   0|    9|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  93|  409|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln14_fu_121_p2    |         -|   0|  0|  15|           1|           8|
    |theta_base_fu_185_p2  |         -|   0|  0|  15|           7|           8|
    |theta_base_fu_185_p6  |         -|   0|  0|  15|           8|           8|
    |and_ln30_fu_168_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_115_p2   |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln30_fu_144_p2   |      icmp|   0|  0|  15|           8|           1|
    |current_x_fu_127_p3   |    select|   0|  0|   8|           1|           8|
    |xor_ln30_fu_172_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  87|          35|          37|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                        |  3|   0|    3|          0|
    |current_x_2_loc_fu_72                                            |  8|   0|    8|          0|
    |current_x_reg_244                                                |  8|   0|    8|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_17_1_fu_102_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln30_reg_255                                                |  1|   0|    1|          0|
    |theta_base_2_loc_fu_68                                           |  8|   0|    8|          0|
    |tmp_reg_249                                                      |  1|   0|    1|          0|
    |y_read_reg_227                                                   |  8|   0|    8|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            | 38|   0|   38|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    8|     ap_none|               x|        scalar|
|y             |   in|    8|     ap_none|               y|        scalar|
|r             |  out|    8|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    8|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

