{
  "module_name": "common-and-microarch.json",
  "hash_id": "bfcdf1c8fe61a594ed0436acb14d71331151019728a5eb062cb0c6ae8712120d",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/common-and-microarch.json",
  "human_readable_source": "[\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, Condition code check pass, software increment\",\n        \"EventCode\": \"0x00\",\n        \"EventName\": \"SW_INCR\",\n        \"BriefDescription\": \"Instruction architecturally executed, Condition code check pass, software increment\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 instruction cache refill\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"L1I_CACHE_REFILL\",\n        \"BriefDescription\": \"Level 1 instruction cache refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 instruction TLB refill\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"L1I_TLB_REFILL\",\n        \"BriefDescription\": \"Attributable Level 1 instruction TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache refill\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"L1D_CACHE_REFILL\",\n        \"BriefDescription\": \"Level 1 data cache refill\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache access\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"L1D_CACHE\",\n        \"BriefDescription\": \"Level 1 data cache access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 data TLB refill\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"L1D_TLB_REFILL\",\n        \"BriefDescription\": \"Attributable Level 1 data TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, load\",\n        \"EventCode\": \"0x06\",\n        \"EventName\": \"LD_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, load\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, store\",\n        \"EventCode\": \"0x07\",\n        \"EventName\": \"ST_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, store\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"INST_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed\"\n    },\n    {\n        \"PublicDescription\": \"Exception taken\",\n        \"EventCode\": \"0x09\",\n        \"EventName\": \"EXC_TAKEN\",\n        \"BriefDescription\": \"Exception taken\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition check pass, exception return\",\n        \"EventCode\": \"0x0a\",\n        \"EventName\": \"EXC_RETURN\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition check pass, exception return\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, write to CONTEXTIDR\",\n        \"EventCode\": \"0x0b\",\n        \"EventName\": \"CID_WRITE_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, write to CONTEXTIDR\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, software change of the PC\",\n        \"EventCode\": \"0x0C\",\n        \"EventName\": \"PC_WRITE_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, software change of the PC\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, immediate branch\",\n        \"EventCode\": \"0x0D\",\n        \"EventName\": \"BR_IMMED_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, immediate branch\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, procedure return\",\n        \"EventCode\": \"0x0E\",\n        \"EventName\": \"BR_RETURN_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, procedure return\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, condition code check pass, unaligned\",\n        \"EventCode\": \"0x0F\",\n        \"EventName\": \"UNALIGNED_LDST_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, condition code check pass, unaligned\"\n    },\n    {\n        \"PublicDescription\": \"Mispredicted or not predicted branch speculatively executed\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"BR_MIS_PRED\",\n        \"BriefDescription\": \"Mispredicted or not predicted branch speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Cycle\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"CPU_CYCLES\",\n        \"BriefDescription\": \"Cycle\"\n    },\n    {\n        \"PublicDescription\": \"Predictable branch speculatively executed\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"BR_PRED\",\n        \"BriefDescription\": \"Predictable branch speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Data memory access\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"MEM_ACCESS\",\n        \"BriefDescription\": \"Data memory access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 instruction cache access\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"L1I_CACHE\",\n        \"BriefDescription\": \"Attributable Level 1 instruction cache access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 data cache write-back\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"L1D_CACHE_WB\",\n        \"BriefDescription\": \"Attributable Level 1 data cache write-back\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 data cache access\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"L2D_CACHE\",\n        \"BriefDescription\": \"Level 2 data cache access\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 data refill\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"L2D_CACHE_REFILL\",\n        \"BriefDescription\": \"Level 2 data refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 data cache write-back\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"L2D_CACHE_WB\",\n        \"BriefDescription\": \"Attributable Level 2 data cache write-back\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Bus access\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"BUS_ACCESS\",\n        \"BriefDescription\": \"Attributable Bus access\"\n    },\n    {\n        \"PublicDescription\": \"Local memory error\",\n        \"EventCode\": \"0x1a\",\n        \"EventName\": \"MEMORY_ERROR\",\n        \"BriefDescription\": \"Local memory error\"\n    },\n    {\n        \"PublicDescription\": \"Operation speculatively executed\",\n        \"EventCode\": \"0x1b\",\n        \"EventName\": \"INST_SPEC\",\n        \"BriefDescription\": \"Operation speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, Condition code check pass, write to TTBR\",\n        \"EventCode\": \"0x1c\",\n        \"EventName\": \"TTBR_WRITE_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, Condition code check pass, write to TTBR\"\n    },\n    {\n        \"PublicDescription\": \"Bus cycle\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"BUS_CYCLES\",\n        \"BriefDescription\": \"Bus cycle\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache allocation without refill\",\n        \"EventCode\": \"0x1F\",\n        \"EventName\": \"L1D_CACHE_ALLOCATE\",\n        \"BriefDescription\": \"Level 1 data cache allocation without refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 data cache allocation without refill\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"L2D_CACHE_ALLOCATE\",\n        \"BriefDescription\": \"Attributable Level 2 data cache allocation without refill\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, branch\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"BR_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, branch\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, mispredicted branch\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"BR_MIS_PRED_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, mispredicted branch\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued because of the frontend\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"STALL_FRONTEND\",\n        \"BriefDescription\": \"No operation issued because of the frontend\"\n    },\n    {\n        \"PublicDescription\": \"No operation issued due to the backend\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"STALL_BACKEND\",\n        \"BriefDescription\": \"No operation issued due to the backend\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 data or unified TLB access\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"L1D_TLB\",\n        \"BriefDescription\": \"Attributable Level 1 data or unified TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 1 instruction TLB access\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L1I_TLB\",\n        \"BriefDescription\": \"Attributable Level 1 instruction TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 3 data cache allocation without refill\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L3D_CACHE_ALLOCATE\",\n        \"BriefDescription\": \"Attributable Level 3 data cache allocation without refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 3 data cache refill\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L3D_CACHE_REFILL\",\n        \"BriefDescription\": \"Attributable Level 3 data cache refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 3 data cache access\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L3D_CACHE\",\n        \"BriefDescription\": \"Attributable Level 3 data cache access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 data TLB refill\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2D_TLB_REFILL\",\n        \"BriefDescription\": \"Attributable Level 2 data TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 instruction TLB refill.\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2I_TLB_REFILL\",\n        \"BriefDescription\": \"Attributable Level 2 instruction TLB refill.\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 data or unified TLB access\",\n        \"EventCode\": \"0x2F\",\n        \"EventName\": \"L2D_TLB\",\n        \"BriefDescription\": \"Attributable Level 2 data or unified TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Level 2 instruction TLB access.\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2I_TLB\",\n        \"BriefDescription\": \"Attributable Level 2 instruction TLB access.\"\n    },\n    {\n        \"PublicDescription\": \"Access to another socket in a multi-socket system\",\n        \"EventCode\": \"0x31\",\n        \"EventName\": \"REMOTE_ACCESS\",\n        \"BriefDescription\": \"Access to another socket in a multi-socket system\"\n    },\n    {\n        \"PublicDescription\": \"Access to data TLB causes a translation table walk\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"DTLB_WALK\",\n        \"BriefDescription\": \"Access to data TLB causes a translation table walk\"\n    },\n    {\n        \"PublicDescription\": \"Access to instruction TLB that causes a translation table walk\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"ITLB_WALK\",\n        \"BriefDescription\": \"Access to instruction TLB that causes a translation table walk\"\n    },\n    {\n        \"PublicDescription\": \"Attributable Last level cache memory read\",\n        \"EventCode\": \"0x36\",\n        \"EventName\": \"LL_CACHE_RD\",\n        \"BriefDescription\": \"Attributable Last level cache memory read\"\n    },\n    {\n        \"PublicDescription\": \"Last level cache miss, read\",\n        \"EventCode\": \"0x37\",\n        \"EventName\": \"LL_CACHE_MISS_RD\",\n        \"BriefDescription\": \"Last level cache miss, read\"\n    },\n    {\n        \"PublicDescription\": \"Attributable memory read access to another socket in a multi-socket system\",\n        \"EventCode\": \"0x38\",\n        \"EventName\": \"REMOTE_ACCESS_RD\",\n        \"BriefDescription\": \"Attributable memory read access to another socket in a multi-socket system\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache long-latency read miss.  The counter counts each memory read access counted by L1D_CACHE that incurs additional latency because it returns data from outside the Level 1 data or unified cache of this processing element.\",\n        \"EventCode\": \"0x39\",\n        \"EventName\": \"L1D_CACHE_LMISS_RD\",\n        \"BriefDescription\": \"Level 1 data cache long-latency read miss\"\n    },\n    {\n        \"PublicDescription\": \"Micro-operation architecturally executed.  The counter counts each operation counted by OP_SPEC that would be executed in a simple sequential execution of the program.\",\n        \"EventCode\": \"0x3A\",\n        \"EventName\": \"OP_RETIRED\",\n        \"BriefDescription\": \"Micro-operation architecturally executed\"\n    },\n    {\n        \"PublicDescription\": \"Micro-operation speculatively executed.  The counter counts the number of operations executed by the processing element, including those that are executed speculatively and would not be executed in a simple sequential execution of the program.\",\n        \"EventCode\": \"0x3B\",\n        \"EventName\": \"OP_SPEC\",\n        \"BriefDescription\": \"Micro-operation speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"No operation sent for execution.  The counter counts every attributable cycle on which no attributable instruction or operation was sent for execution on this processing element.\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"STALL\",\n        \"BriefDescription\": \"No operation sent for execution\"\n    },\n    {\n        \"PublicDescription\": \"No operation sent for execution on a slot due to the backend.  Counts each slot counted by STALL_SLOT where no attributable instruction or operation was sent for execution because the backend is unable to accept it.\",\n        \"EventCode\": \"0x3D\",\n        \"EventName\": \"STALL_SLOT_BACKEND\",\n        \"BriefDescription\": \"No operation sent for execution on a slot due to the backend\"\n    },\n    {\n        \"PublicDescription\": \"No operation sent for execution on a slot due to the frontend.  Counts each slot counted by STALL_SLOT where no attributable instruction or operation was sent for execution because there was no attributable instruction or operation available to issue from the processing element from the frontend for the slot.\",\n        \"EventCode\": \"0x3E\",\n        \"EventName\": \"STALL_SLOT_FRONTEND\",\n        \"BriefDescription\": \"No operation sent for execution on a slot due to the frontend\"\n    },\n    {\n        \"PublicDescription\": \"No operation sent for execution on a slot.  The counter counts on each attributable cycle the number of instruction or operation slots that were not occupied by an instruction or operation attributable to the processing element.\",\n        \"EventCode\": \"0x3F\",\n        \"EventName\": \"STALL_SLOT\",\n        \"BriefDescription\": \"No operation sent for execution on a slot\"\n    },\n    {\n        \"PublicDescription\": \"Sample Population\",\n        \"EventCode\": \"0x4000\",\n        \"EventName\": \"SAMPLE_POP\",\n        \"BriefDescription\": \"Sample Population\"\n    },\n    {\n        \"PublicDescription\": \"Sample Taken\",\n        \"EventCode\": \"0x4001\",\n        \"EventName\": \"SAMPLE_FEED\",\n        \"BriefDescription\": \"Sample Taken\"\n    },\n    {\n        \"PublicDescription\": \"Sample Taken and not removed by filtering\",\n        \"EventCode\": \"0x4002\",\n        \"EventName\": \"SAMPLE_FILTRATE\",\n        \"BriefDescription\": \"Sample Taken and not removed by filtering\"\n    },\n    {\n        \"PublicDescription\": \"Sample collided with previous sample\",\n        \"EventCode\": \"0x4003\",\n        \"EventName\": \"SAMPLE_COLLISION\",\n        \"BriefDescription\": \"Sample collided with previous sample\"\n    },\n    {\n        \"PublicDescription\": \"Constant frequency cycles.  The counter increments at a constant frequency equal to the rate of increment of the system counter, CNTPCT_EL0.\",\n        \"EventCode\": \"0x4004\",\n        \"EventName\": \"CNT_CYCLES\",\n        \"BriefDescription\": \"Constant frequency cycles\"\n    },\n    {\n        \"PublicDescription\": \"Memory stall cycles.  The counter counts each cycle counted by STALL_BACKEND where there is a cache miss in the last level of cache within the processing element clock domain\",\n        \"EventCode\": \"0x4005\",\n        \"EventName\": \"STALL_BACKEND_MEM\",\n        \"BriefDescription\": \"Memory stall cycles\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 instruction cache long-latency read miss.  If the L1I_CACHE_RD event is implemented, the counter counts each access counted by L1I_CACHE_RD that incurs additional latency because it returns instructions from outside of the Level 1 instruction cache of this PE.  If the L1I_CACHE_RD event is not implemented, the counter counts each access counted by L1I_CACHE that incurs additional latency because it returns instructions from outside the Level 1 instruction cache of this PE.  The event indicates to software that the access missed in the Level 1 instruction cache and might have a significant performance impact due to the additional latency, compared to the latency of an access that hits in the Level 1 instruction cache.\",\n        \"EventCode\": \"0x4006\",\n        \"EventName\": \"L1I_CACHE_LMISS\",\n        \"BriefDescription\": \"Level 1 instruction cache long-latency read miss\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 data cache long-latency read miss.  The counter counts each memory read access counted by L2D_CACHE that incurs additional latency because it returns data from outside the Level 2 data or unified cache of this processing element.  The event indicates to software that the access missed in the Level 2 data or unified cache and might have a significant performance impact compared to the latency of an access that hits in the Level 2 data or unified cache.\",\n        \"EventCode\": \"0x4009\",\n        \"EventName\": \"L2D_CACHE_LMISS_RD\",\n        \"BriefDescription\": \"Level 2 data cache long-latency read miss\"\n    },\n    {\n        \"PublicDescription\": \"Level 3 data cache long-latency read miss.  The counter counts each memory read access counted by L3D_CACHE that incurs additional latency because it returns data from outside the Level 3 data or unified cache of this processing element.  The event indicates to software that the access missed in the Level 3 data or unified cache and might have a significant performance impact compared to the latency of an access that hits in the Level 3 data or unified cache.\",\n        \"EventCode\": \"0x400B\",\n        \"EventName\": \"L3D_CACHE_LMISS_RD\",\n        \"BriefDescription\": \"Level 3 data cache long-latency read miss\"\n    },\n    {\n        \"PublicDescription\": \"Trace buffer current write pointer wrapped\",\n        \"EventCode\": \"0x400C\",\n        \"EventName\": \"TRB_WRAP\",\n        \"BriefDescription\": \"Trace buffer current write pointer wrapped\"\n    },\n    {\n        \"PublicDescription\": \"PMU overflow, counters accessible to EL1 and EL0\",\n        \"EventCode\": \"0x400D\",\n        \"EventName\": \"PMU_OVFS\",\n        \"BriefDescription\": \"PMU overflow, counters accessible to EL1 and EL0\"\n    },\n    {\n        \"PublicDescription\": \"Trace buffer Trigger Event\",\n        \"EventCode\": \"0x400E\",\n        \"EventName\": \"TRB_TRIG\",\n        \"BriefDescription\": \"Trace buffer Trigger Event\"\n    },\n    {\n        \"PublicDescription\": \"PMU overflow, counters reserved for use by EL2\",\n        \"EventCode\": \"0x400F\",\n        \"EventName\": \"PMU_HOVFS\",\n        \"BriefDescription\": \"PMU overflow, counters reserved for use by EL2\"\n    },\n    {\n        \"PublicDescription\": \"PE Trace Unit external output 0\",\n        \"EventCode\": \"0x4010\",\n        \"EventName\": \"TRCEXTOUT0\",\n        \"BriefDescription\": \"PE Trace Unit external output 0\"\n    },\n    {\n        \"PublicDescription\": \"PE Trace Unit external output 1\",\n        \"EventCode\": \"0x4011\",\n        \"EventName\": \"TRCEXTOUT1\",\n        \"BriefDescription\": \"PE Trace Unit external output 1\"\n    },\n    {\n        \"PublicDescription\": \"PE Trace Unit external output 2\",\n        \"EventCode\": \"0x4012\",\n        \"EventName\": \"TRCEXTOUT2\",\n        \"BriefDescription\": \"PE Trace Unit external output 2\"\n    },\n    {\n        \"PublicDescription\": \"PE Trace Unit external output 3\",\n        \"EventCode\": \"0x4013\",\n        \"EventName\": \"TRCEXTOUT3\",\n        \"BriefDescription\": \"PE Trace Unit external output 3\"\n    },\n    {\n        \"PublicDescription\": \"Cross-trigger Interface output trigger 4\",\n        \"EventCode\": \"0x4018\",\n        \"EventName\": \"CTI_TRIGOUT4\",\n        \"BriefDescription\": \"Cross-trigger Interface output trigger 4\"\n    },\n    {\n        \"PublicDescription\": \"Cross-trigger Interface output trigger 5 \",\n        \"EventCode\": \"0x4019\",\n        \"EventName\": \"CTI_TRIGOUT5\",\n        \"BriefDescription\": \"Cross-trigger Interface output trigger 5 \"\n    },\n    {\n        \"PublicDescription\": \"Cross-trigger Interface output trigger 6\",\n        \"EventCode\": \"0x401A\",\n        \"EventName\": \"CTI_TRIGOUT6\",\n        \"BriefDescription\": \"Cross-trigger Interface output trigger 6\"\n    },\n    {\n        \"PublicDescription\": \"Cross-trigger Interface output trigger 7\",\n        \"EventCode\": \"0x401B\",\n        \"EventName\": \"CTI_TRIGOUT7\",\n        \"BriefDescription\": \"Cross-trigger Interface output trigger 7\"\n    },\n    {\n        \"PublicDescription\": \"Access with additional latency from alignment\",\n        \"EventCode\": \"0x4020\",\n        \"EventName\": \"LDST_ALIGN_LAT\",\n        \"BriefDescription\": \"Access with additional latency from alignment\"\n    },\n    {\n        \"PublicDescription\": \"Load with additional latency from alignment\",\n        \"EventCode\": \"0x4021\",\n        \"EventName\": \"LD_ALIGN_LAT\",\n        \"BriefDescription\": \"Load with additional latency from alignment\"\n    },\n    {\n        \"PublicDescription\": \"Store with additional latency from alignment\",\n        \"EventCode\": \"0x4022\",\n        \"EventName\": \"ST_ALIGN_LAT\",\n        \"BriefDescription\": \"Store with additional latency from alignment\"\n    },\n    {\n        \"PublicDescription\": \"Checked data memory access\",\n        \"EventCode\": \"0x4024\",\n        \"EventName\": \"MEM_ACCESS_CHECKED\",\n        \"BriefDescription\": \"Checked data memory access\"\n    },\n    {\n        \"PublicDescription\": \"Checked data memory access, read\",\n        \"EventCode\": \"0x4025\",\n        \"EventName\": \"MEM_ACCESS_CHECKED_RD\",\n        \"BriefDescription\": \"Checked data memory access, read\"\n    },\n    {\n        \"PublicDescription\": \"Checked data memory access, write\",\n        \"EventCode\": \"0x4026\",\n        \"EventName\": \"MEM_ACCESS_CHECKED_WR\",\n        \"BriefDescription\": \"Checked data memory access, write\"\n    },\n    {\n        \"PublicDescription\": \"SIMD Instruction architecturally executed.\",\n        \"EventCode\": \"0x8000\",\n        \"EventName\": \"SIMD_INST_RETIRED\",\n        \"BriefDescription\": \"SIMD Instruction architecturally executed.\"\n    },\n    {\n        \"PublicDescription\": \"Instruction architecturally executed, SVE.\",\n        \"EventCode\": \"0x8002\",\n        \"EventName\": \"SVE_INST_RETIRED\",\n        \"BriefDescription\": \"Instruction architecturally executed, SVE.\"\n    },\n    {\n        \"PublicDescription\": \"ASE operations speculatively executed\",\n        \"EventCode\": \"0x8005\",\n        \"EventName\": \"ASE_INST_SPEC\",\n        \"BriefDescription\": \"ASE operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"SVE operations speculatively executed\",\n        \"EventCode\": \"0x8006\",\n        \"EventName\": \"SVE_INST_SPEC\",\n        \"BriefDescription\": \"SVE operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Microarchitectural operation, Operations speculatively executed.\",\n        \"EventCode\": \"0x8008\",\n        \"EventName\": \"UOP_SPEC\",\n        \"BriefDescription\": \"Microarchitectural operation, Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE Math accelerator Operations speculatively executed.\",\n        \"EventCode\": \"0x800E\",\n        \"EventName\": \"SVE_MATH_SPEC\",\n        \"BriefDescription\": \"SVE Math accelerator Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point Operations speculatively executed.\",\n        \"EventCode\": \"0x8010\",\n        \"EventName\": \"FP_SPEC\",\n        \"BriefDescription\": \"Floating-point Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point half-precision operations speculatively executed\",\n        \"EventCode\": \"0x8014\",\n        \"EventName\": \"FP_HP_SPEC\",\n        \"BriefDescription\": \"Floating-point half-precision operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point single-precision operations speculatively executed\",\n        \"EventCode\": \"0x8018\",\n        \"EventName\": \"FP_SP_SPEC\",\n        \"BriefDescription\": \"Floating-point single-precision operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point double-precision operations speculatively executed\",\n        \"EventCode\": \"0x801C\",\n        \"EventName\": \"FP_DP_SPEC\",\n        \"BriefDescription\": \"Floating-point double-precision operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point FMA Operations speculatively executed.\",\n        \"EventCode\": \"0x8028\",\n        \"EventName\": \"FP_FMA_SPEC\",\n        \"BriefDescription\": \"Floating-point FMA Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Floating-point reciprocal estimate Operations speculatively executed.\",\n        \"EventCode\": \"0x8034\",\n        \"EventName\": \"FP_RECPE_SPEC\",\n        \"BriefDescription\": \"Floating-point reciprocal estimate Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"floating-point convert Operations speculatively executed.\",\n        \"EventCode\": \"0x8038\",\n        \"EventName\": \"FP_CVT_SPEC\",\n        \"BriefDescription\": \"floating-point convert Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE integer Operations speculatively executed.\",\n        \"EventCode\": \"0x8043\",\n        \"EventName\": \"ASE_SVE_INT_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE integer Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE predicated Operations speculatively executed.\",\n        \"EventCode\": \"0x8074\",\n        \"EventName\": \"SVE_PRED_SPEC\",\n        \"BriefDescription\": \"SVE predicated Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE predicated operations with no active predicates speculatively executed\",\n        \"EventCode\": \"0x8075\",\n        \"EventName\": \"SVE_PRED_EMPTY_SPEC\",\n        \"BriefDescription\": \"SVE predicated operations with no active predicates speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"SVE predicated operations speculatively executed with all active predicates\",\n        \"EventCode\": \"0x8076\",\n        \"EventName\": \"SVE_PRED_FULL_SPEC\",\n        \"BriefDescription\": \"SVE predicated operations speculatively executed with all active predicates\"\n    },\n    {\n        \"PublicDescription\": \"SVE predicated operations speculatively executed with partially active predicates\",\n        \"EventCode\": \"0x8077\",\n        \"EventName\": \"SVE_PRED_PARTIAL_SPEC\",\n        \"BriefDescription\": \"SVE predicated operations speculatively executed with partially active predicates\"\n    },\n    {\n        \"PublicDescription\": \"SVE predicated operations with empty or partially active predicates\",\n        \"EventCode\": \"0x8079\",\n        \"EventName\": \"SVE_PRED_NOT_FULL_SPEC\",\n        \"BriefDescription\": \"SVE predicated operations with empty or partially active predicates\"\n    },\n    {\n        \"PublicDescription\": \"SVE MOVPRFX Operations speculatively executed.\",\n        \"EventCode\": \"0x807C\",\n        \"EventName\": \"SVE_MOVPRFX_SPEC\",\n        \"BriefDescription\": \"SVE MOVPRFX Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE MOVPRFX unfused Operations speculatively executed.\",\n        \"EventCode\": \"0x807F\",\n        \"EventName\": \"SVE_MOVPRFX_U_SPEC\",\n        \"BriefDescription\": \"SVE MOVPRFX unfused Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE load Operations speculatively executed.\",\n        \"EventCode\": \"0x8085\",\n        \"EventName\": \"ASE_SVE_LD_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE load Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE store Operations speculatively executed.\",\n        \"EventCode\": \"0x8086\",\n        \"EventName\": \"ASE_SVE_ST_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE store Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Prefetch Operations speculatively executed.\",\n        \"EventCode\": \"0x8087\",\n        \"EventName\": \"PRF_SPEC\",\n        \"BriefDescription\": \"Prefetch Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"General-purpose register load Operations speculatively executed.\",\n        \"EventCode\": \"0x8089\",\n        \"EventName\": \"BASE_LD_REG_SPEC\",\n        \"BriefDescription\": \"General-purpose register load Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"General-purpose register store Operations speculatively executed.\",\n        \"EventCode\": \"0x808A\",\n        \"EventName\": \"BASE_ST_REG_SPEC\",\n        \"BriefDescription\": \"General-purpose register store Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE unpredicated load register Operations speculatively executed.\",\n        \"EventCode\": \"0x8091\",\n        \"EventName\": \"SVE_LDR_REG_SPEC\",\n        \"BriefDescription\": \"SVE unpredicated load register Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE unpredicated store register Operations speculatively executed.\",\n        \"EventCode\": \"0x8092\",\n        \"EventName\": \"SVE_STR_REG_SPEC\",\n        \"BriefDescription\": \"SVE unpredicated store register Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE load predicate register Operations speculatively executed.\",\n        \"EventCode\": \"0x8095\",\n        \"EventName\": \"SVE_LDR_PREG_SPEC\",\n        \"BriefDescription\": \"SVE load predicate register Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE store predicate register Operations speculatively executed.\",\n        \"EventCode\": \"0x8096\",\n        \"EventName\": \"SVE_STR_PREG_SPEC\",\n        \"BriefDescription\": \"SVE store predicate register Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE contiguous prefetch element Operations speculatively executed.\",\n        \"EventCode\": \"0x809F\",\n        \"EventName\": \"SVE_PRF_CONTIG_SPEC\",\n        \"BriefDescription\": \"SVE contiguous prefetch element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE contiguous load multiple vector Operations speculatively executed.\",\n        \"EventCode\": \"0x80A5\",\n        \"EventName\": \"ASE_SVE_LD_MULTI_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE contiguous load multiple vector Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE contiguous store multiple vector Operations speculatively executed.\",\n        \"EventCode\": \"0x80A6\",\n        \"EventName\": \"ASE_SVE_ST_MULTI_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE contiguous store multiple vector Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE gather-load Operations speculatively executed.\",\n        \"EventCode\": \"0x80AD\",\n        \"EventName\": \"SVE_LD_GATHER_SPEC\",\n        \"BriefDescription\": \"SVE gather-load Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE scatter-store Operations speculatively executed.\",\n        \"EventCode\": \"0x80AE\",\n        \"EventName\": \"SVE_ST_SCATTER_SPEC\",\n        \"BriefDescription\": \"SVE scatter-store Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE gather-prefetch Operations speculatively executed.\",\n        \"EventCode\": \"0x80AF\",\n        \"EventName\": \"SVE_PRF_GATHER_SPEC\",\n        \"BriefDescription\": \"SVE gather-prefetch Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE First-fault load Operations speculatively executed.\",\n        \"EventCode\": \"0x80BC\",\n        \"EventName\": \"SVE_LDFF_SPEC\",\n        \"BriefDescription\": \"SVE First-fault load Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"SVE first-fault load operations speculatively executed which set FFR bit to 0\",\n        \"EventCode\": \"0x80BD\",\n        \"EventName\": \"SVE_LDFF_FAULT_SPEC\",\n        \"BriefDescription\": \"SVE first-fault load operations speculatively executed which set FFR bit to 0\"\n    },\n    {\n        \"PublicDescription\": \"Scalable floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C0\",\n        \"EventName\": \"FP_SCALE_OPS_SPEC\",\n        \"BriefDescription\": \"Scalable floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Non-scalable floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C1\",\n        \"EventName\": \"FP_FIXED_OPS_SPEC\",\n        \"BriefDescription\": \"Non-scalable floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Scalable half-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C2\",\n        \"EventName\": \"FP_HP_SCALE_OPS_SPEC\",\n        \"BriefDescription\": \"Scalable half-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Non-scalable half-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C3\",\n        \"EventName\": \"FP_HP_FIXED_OPS_SPEC\",\n        \"BriefDescription\": \"Non-scalable half-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Scalable single-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C4\",\n        \"EventName\": \"FP_SP_SCALE_OPS_SPEC\",\n        \"BriefDescription\": \"Scalable single-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Non-scalable single-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C5\",\n        \"EventName\": \"FP_SP_FIXED_OPS_SPEC\",\n        \"BriefDescription\": \"Non-scalable single-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Scalable double-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C6\",\n        \"EventName\": \"FP_DP_SCALE_OPS_SPEC\",\n        \"BriefDescription\": \"Scalable double-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Non-scalable double-precision floating-point element Operations speculatively executed.\",\n        \"EventCode\": \"0x80C7\",\n        \"EventName\": \"FP_DP_FIXED_OPS_SPEC\",\n        \"BriefDescription\": \"Non-scalable double-precision floating-point element Operations speculatively executed.\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE 8-bit integer operations speculatively executed\",\n        \"EventCode\": \"0x80E3\",\n        \"EventName\": \"ASE_SVE_INT8_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE 8-bit integer operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE 16-bit integer operations speculatively executed\",\n        \"EventCode\": \"0x80E7\",\n        \"EventName\": \"ASE_SVE_INT16_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE 16-bit integer operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE 32-bit integer operations speculatively executed\",\n        \"EventCode\": \"0x80EB\",\n        \"EventName\": \"ASE_SVE_INT32_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE 32-bit integer operations speculatively executed\"\n    },\n    {\n        \"PublicDescription\": \"Advanced SIMD and SVE 64-bit integer operations speculatively executed\",\n        \"EventCode\": \"0x80EF\",\n        \"EventName\": \"ASE_SVE_INT64_SPEC\",\n        \"BriefDescription\": \"Advanced SIMD and SVE 64-bit integer operations speculatively executed\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}