Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb  5 15:08:30 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab2_Axi_Int_seq_sqrt_wrapper_methodology_drc_routed.rpt -pb Lab2_Axi_Int_seq_sqrt_wrapper_methodology_drc_routed.pb -rpx Lab2_Axi_Int_seq_sqrt_wrapper_methodology_drc_routed.rpx
| Design       : Lab2_Axi_Int_seq_sqrt_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 69
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 56         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 4          |
| TIMING-18 | Warning          | Missing input or output delay  | 4          |
| TIMING-20 | Warning          | Non-clocked latch              | 4          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/CLR
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[25]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[26]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[27]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[28]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[29]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[2]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[30]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[31]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[4]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[5]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[6]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[7]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[8]/CLR,
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[9]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/CLR
Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC cannot be properly analyzed as its control pin Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


