This is the readme for DDR3 Controller Design Project
TASK: DESIGN DDR3 CONTROLLER
PHASE: SYNTHESIZE (FINAL)

command to run: ./sv_vcs top.sv ddr3_controller.sv ddr3.v

