#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  2 17:24:06 2021
# Process ID: 14504
# Current directory: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent884 D:\two-ticks\verilog\dual-port-sync-RAM\xilinx-project\dual-port-sync-ram.xpr
# Log file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/vivado.log
# Journal file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 1451.496 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tab'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_port_ram_tab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dual_port_ram_tab_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xelab -wto f060135546ce4a4eb048ae95d5b7ee09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_port_ram_tab_behav xil_defaultlib.dual_port_ram_tab xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f060135546ce4a4eb048ae95d5b7ee09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_port_ram_tab_behav xil_defaultlib.dual_port_ram_tab xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dual_port_ram_tab_behav -key {Behavioral:sim_1:Functional:dual_port_ram_tab} -tclbatch {dual_port_ram_tab.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dual_port_ram_tab.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dual_port_ram_tab_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.496 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 17:27:36 2021...
