<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Tue Mar 15 17:19:11 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.342 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7196, 7196, 71.960 us, 71.960 us, 7197, 7197, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loopManDist">7179, 7179, 26, 14, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35933, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 1466, 597, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 236, -</column>
<column name="Register">-, -, 49383, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 317, 459, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="fsqrt_32ns_32ns_32_16_no_dsp_1_U3">fsqrt_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="mul_9s_9s_18_1_1_U6">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U7">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U2">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U4">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U5">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_196_p2">+, 0, 0, 18, 11, 2</column>
<column name="add_ln18_1_fu_233_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln18_fu_174_p2">+, 0, 0, 21, 14, 1</column>
<column name="sub_ln18_1_fu_314_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln18_3_fu_363_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln18_1_fu_296_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_2_fu_329_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_3_fu_346_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_fu_278_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="lshr_ln18_1_fu_300_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_2_fu_333_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_3_fu_350_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_fu_282_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="or_ln18_1_fu_215_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln18_2_fu_220_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln18_fu_160_p2">or, 0, 0, 13, 13, 3</column>
<column name="select_ln18_fu_257_p3">select, 0, 0, 4096, 1, 1</column>
<column name="shl_ln18_1_fu_190_p2">shl, 0, 0, 2171, 1, 8185</column>
<column name="shl_ln18_2_fu_243_p2">shl, 0, 0, 2171, 1, 8192</column>
<column name="shl_ln18_3_fu_265_p2">shl, 0, 0, 2171, 1, 8192</column>
<column name="shl_ln18_fu_184_p2">shl, 0, 0, 2171, 1, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">148, 32, 1, 32</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_result_load">9, 2, 32, 64</column>
<column name="grp_fu_103_p0">13, 3, 32, 96</column>
<column name="grp_fu_99_p0">13, 3, 32, 96</column>
<column name="grp_fu_99_p1">13, 3, 32, 96</column>
<column name="grp_load_fu_111_p1">13, 3, 32, 96</column>
<column name="i_fu_76">9, 2, 11, 22</column>
<column name="result_fu_72">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">31, 0, 31, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="conv11_1_reg_511">32, 0, 32, 0</column>
<column name="conv_reg_506">32, 0, 32, 0</column>
<column name="i_fu_76">11, 0, 11, 0</column>
<column name="mul_ln18_1_reg_496">18, 0, 18, 0</column>
<column name="mul_ln18_reg_481">18, 0, 18, 0</column>
<column name="reg_122">32, 0, 32, 0</column>
<column name="result_fu_72">32, 0, 32, 0</column>
<column name="select_ln18_reg_454">8192, 0, 8192, 0</column>
<column name="shl_ln18_1_reg_438">8185, 0, 8185, 0</column>
<column name="shl_ln18_3_reg_459">8184, 0, 8192, 8</column>
<column name="shl_ln18_reg_433">8192, 0, 8192, 0</column>
<column name="shl_ln_reg_426">10, 0, 13, 3</column>
<column name="sub_ln18_1_reg_470">9, 0, 9, 0</column>
<column name="sub_ln18_2_reg_475">8192, 0, 8192, 0</column>
<column name="sub_ln18_3_reg_486">9, 0, 9, 0</column>
<column name="sub_ln18_reg_464">8192, 0, 8192, 0</column>
<column name="tmp_1_reg_422">1, 0, 1, 0</column>
<column name="zext_ln18_4_reg_448">9, 0, 8192, 8183</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="A">in, 8192, ap_none, A, pointer</column>
<column name="B">in, 8192, ap_none, B, pointer</column>
<column name="C">out, 32, ap_vld, C, pointer</column>
<column name="C_ap_vld">out, 1, ap_vld, C, pointer</column>
</table>
</item>
</section>
</profile>
