<stg><name>fcc_combined</name>


<trans_list>

<trans id="588" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="fwprop_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="13" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="13" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="debugip_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="13" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="debugip_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="14" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="15" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="17" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="27" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="28" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="33" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="40" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="42" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="44" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="46" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp><and_exp><literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="48" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="52" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="54" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="59" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="63" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="64" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="66" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="74" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="76" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="77" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="78" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="87" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="88" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="90" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="91" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="100" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42 %fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop

]]></Node>
<StgValue><ssdm name="fwprop_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim

]]></Node>
<StgValue><ssdm name="ydim_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim

]]></Node>
<StgValue><ssdm name="xdim_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45 %debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip

]]></Node>
<StgValue><ssdm name="debugip_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx

]]></Node>
<StgValue><ssdm name="debug_dx_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x

]]></Node>
<StgValue><ssdm name="debug_x_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt

]]></Node>
<StgValue><ssdm name="dwt_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt

]]></Node>
<StgValue><ssdm name="wt_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
:51 %wbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="wbuf_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
:52 %bbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bbuf_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
:53 %dwbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dwbuf_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
:54 %dbbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dbbuf_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %sub_ln41 = sub i32 0, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57 %trunc_ln41_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln41, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %icmp_ln43 = icmp_sgt  i32 %ydim_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_20, void @empty_21, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_27, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_1, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_30, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_2, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_9, i32 0, i32 0, void @empty_28, i32 2, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_31, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_23, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_3, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_12, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_6, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_19, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_0, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_22, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="27">
<![CDATA[
:58 %zext_ln41 = zext i27 %trunc_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:59 %sub_ln41_1 = sub i28 0, i28 %zext_ln41

]]></Node>
<StgValue><ssdm name="sub_ln41_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %trunc_ln41_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %ydim_read, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="27">
<![CDATA[
:61 %zext_ln41_1 = zext i27 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
:62 %select_ln41 = select i1 %tmp, i28 %sub_ln41_1, i28 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="28">
<![CDATA[
:63 %sext_ln41 = sext i28 %select_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:64 %num_iters = add i29 %sext_ln41, i29 1

]]></Node>
<StgValue><ssdm name="num_iters"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:66 %br_ln43 = br i1 %icmp_ln43, void %._crit_edge354, void %.lr.ph353

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph353:1 %trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph353:2 %sext_ln43 = sext i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph353:3 %gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="174" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="177" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph353:0 %trunc_ln43 = trunc i32 %ydim_read

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph353:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph353:5 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 %add_ln43, void %.split29, i31 0, void %.lr.ph353

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln43 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln43_1 = icmp_eq  i31 %i, i31 %trunc_ln43

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln43 = br i1 %icmp_ln43_1, void %.split29, void %._crit_edge354.loopexit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="31">
<![CDATA[
.split29:1 %trunc_ln44 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split29:4 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
.split29:2 %zext_ln44 = zext i10 %trunc_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split29:3 %bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln44

]]></Node>
<StgValue><ssdm name="bbuf_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split29:5 %store_ln44 = store i16 %gmem_addr_read, i10 %bbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split29:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge354.loopexit:0 %br_ln0 = br void %._crit_edge354

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge354:0 %cmp36319 = icmp_sgt  i32 %xdim_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp36319"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge354:1 %trunc_ln49 = trunc i32 %xdim_read

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge354:2 %sext_ln49 = sext i29 %num_iters

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge354:3 %xor_ln49 = xor i32 %ydim_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="32">
<![CDATA[
._crit_edge354:4 %trunc_ln49_1 = trunc i32 %xdim_read

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="96" op_0_bw="32">
<![CDATA[
._crit_edge354:5 %zext_ln96 = zext i32 %xdim_read

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge354:6 %br_ln49 = br void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %indvars_iv30 = phi i32 %indvars_iv_next31, void %._crit_edge343, i32 4294967263, void %._crit_edge354

]]></Node>
<StgValue><ssdm name="indvars_iv30"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %indvars_iv28 = phi i32 %indvars_iv_next29, void %._crit_edge343, i32 4294967295, void %._crit_edge354

]]></Node>
<StgValue><ssdm name="indvars_iv28"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %k = phi i32 %add_ln49, void %._crit_edge343, i32 0, void %._crit_edge354

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln49 = icmp_eq  i32 %k, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln49 = add i32 %k, i32 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln49 = br i1 %icmp_ln49, void %.split27, void %._crit_edge349.loopexit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:0 %empty_42 = icmp_sgt  i32 %indvars_iv30, i32 %xor_ln49

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split27:1 %smax32 = select i1 %empty_42, i32 %indvars_iv30, i32 %xor_ln49

]]></Node>
<StgValue><ssdm name="smax32"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:2 %empty_43 = sub i32 %indvars_iv28, i32 %smax32

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
.split27:3 %p_cast9 = sext i32 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:4 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="32">
<![CDATA[
.split27:5 %trunc_ln53 = trunc i32 %k

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split27:6 %mul_ln53 = mul i26 %trunc_ln53, i26 %trunc_ln49_1

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="31" op_1_bw="26" op_2_bw="5">
<![CDATA[
.split27:7 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i26.i5, i26 %mul_ln53, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:8 %shl_ln53 = shl i32 %k, i32 5

]]></Node>
<StgValue><ssdm name="shl_ln53"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32">
<![CDATA[
.split27:9 %trunc_ln53_1 = trunc i32 %k

]]></Node>
<StgValue><ssdm name="trunc_ln53_1"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split27:10 %trunc_ln53_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln53_1, i5 0

]]></Node>
<StgValue><ssdm name="trunc_ln53_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:11 %add_ln53 = add i32 %shl_ln53, i32 32

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:12 %icmp_ln53 = icmp_sgt  i32 %add_ln53, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split27:13 %sub_ln53 = sub i32 %ydim_read, i32 %shl_ln53

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split27:14 %ub = select i1 %icmp_ln53, i32 %sub_ln53, i32 32

]]></Node>
<StgValue><ssdm name="ub"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split27:15 %br_ln63 = br i1 %fwprop_read, void, void %.lr.ph322.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph322.preheader:0 %br_ln0 = br void %.lr.ph322

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge349.loopexit:0 %br_ln117 = br i1 %debugip_read, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="debugip_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul156 = mul i32 %ydim_read, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="mul156"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="227" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln90 = icmp_sgt  i32 %ub, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln90 = br i1 %icmp_ln90, void %._crit_edge303, void %.lr.ph292.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph292.preheader:0 %br_ln90 = br void %.lr.ph292

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph292:0 %i_3 = phi i64 %add_ln90, void %._crit_edge288, i64 0, void %.lr.ph292.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph292:1 %add_ln90 = add i64 %i_3, i64 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph292:2 %icmp_ln90_1 = icmp_eq  i64 %i_3, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph292:3 %br_ln90 = br i1 %icmp_ln90_1, void %.split8, void %.lr.ph302.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="64">
<![CDATA[
.split8:0 %trunc_ln90 = trunc i64 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split8:2 %empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="96" op_0_bw="64">
<![CDATA[
.lr.ph302.preheader:0 %zext_ln96_1 = zext i64 %p_cast9

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph302.preheader:1 %mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split8:2 %empty_49 = mul i31 %trunc_ln90, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split8:3 %empty_50 = add i31 %empty_49, i31 %shl_ln

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.split8:4 %tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_50, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:5 %empty_51 = add i32 %tmp_2, i32 %dwt_read

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8:6 %br_ln91 = br i1 %cmp36319, void %._crit_edge288, void %.lr.ph287

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph287:0 %trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_51, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph287:1 %sext_ln91 = sext i31 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph287:2 %gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln91

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="64">
<![CDATA[
.lr.ph287:4 %trunc_ln92 = trunc i64 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="249" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="250" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="251" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="5">
<![CDATA[
.lr.ph287:5 %zext_ln92 = zext i5 %trunc_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph287:6 %mul_ln92 = mul i15 %zext_ln92, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="254" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph287:6 %mul_ln92 = mul i15 %zext_ln92, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="256" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph287:6 %mul_ln92 = mul i15 %zext_ln92, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="258" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph287:3 %empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph287:6 %mul_ln92 = mul i15 %zext_ln92, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph287:7 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j = phi i31 %add_ln91, void %.split6, i31 0, void %.lr.ph287

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln91 = add i31 %j, i31 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="31">
<![CDATA[
:2 %j_cast = zext i31 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln91 = icmp_eq  i32 %j_cast, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln91 = br i1 %icmp_ln91, void %.split6, void %._crit_edge288.loopexit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="31">
<![CDATA[
.split6:1 %trunc_ln92_1 = trunc i31 %j

]]></Node>
<StgValue><ssdm name="trunc_ln92_1"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split6:2 %add_ln92 = add i15 %mul_ln92, i15 %trunc_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="270" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6:5 %gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="15">
<![CDATA[
.split6:3 %zext_ln92_1 = zext i15 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:4 %dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
.split6:6 %store_ln92 = store i16 %gmem_addr_1_read, i15 %dwbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split6:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge288.loopexit:0 %br_ln0 = br void %._crit_edge288

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge288:0 %br_ln0 = br void %.lr.ph292

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="278" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph302.preheader:1 %mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph302.preheader:1 %mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="280" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph302.preheader:1 %mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="281" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph302.preheader:1 %mul_ln96 = mul i96 %zext_ln96_1, i96 %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph302.preheader:2 %br_ln96 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="283" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:0 %indvar_flatten = phi i96 0, void %.lr.ph302.preheader, i96 %add_ln96_2, void %._crit_edge298.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:1 %i_5 = phi i64 0, void %.lr.ph302.preheader, i64 %select_ln96_3, void %._crit_edge298.loopexit

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:2 %j_1 = phi i32 0, void %.lr.ph302.preheader, i32 %add_ln97, void %._crit_edge298.loopexit

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:3 %add_ln96_2 = add i96 %indvar_flatten, i96 1

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:5 %icmp_ln96 = icmp_eq  i96 %indvar_flatten, i96 %mul_ln96

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51:6 %br_ln96 = br i1 %icmp_ln96, void %._crit_edge298.loopexit, void %._crit_edge303.loopexit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge298.loopexit:0 %add_ln96 = add i64 %i_5, i64 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge298.loopexit:2 %icmp_ln97 = icmp_eq  i32 %j_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:3 %select_ln96 = select i1 %icmp_ln97, i32 0, i32 %j_1

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="64">
<![CDATA[
._crit_edge298.loopexit:4 %trunc_ln96 = trunc i64 %add_ln96

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="64">
<![CDATA[
._crit_edge298.loopexit:5 %trunc_ln96_1 = trunc i64 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge298.loopexit:6 %select_ln96_2 = select i1 %icmp_ln97, i10 %trunc_ln96, i10 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="select_ln96_2"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:8 %select_ln96_1_v_cast = zext i10 %select_ln96_2

]]></Node>
<StgValue><ssdm name="select_ln96_1_v_cast"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge298.loopexit:9 %mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="32">
<![CDATA[
._crit_edge298.loopexit:21 %trunc_ln1118 = trunc i32 %select_ln96

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:22 %zext_ln1118 = zext i15 %trunc_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:30 %dx_addr_2 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118

]]></Node>
<StgValue><ssdm name="dx_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:36 %x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:37 %x_load_1 = load i10 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="303" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge298.loopexit:9 %mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge298.loopexit:13 %add_ln96_1 = add i10 %select_ln96_2, i10 %trunc_ln53_2

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:14 %zext_ln96_2 = zext i10 %add_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:15 %dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="dy_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:16 %dy_load_2 = load i10 %dy_addr_1

]]></Node>
<StgValue><ssdm name="dy_load_2"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge298.loopexit:19 %select_ln96_3 = select i1 %icmp_ln97, i64 %add_ln96, i64 %i_5

]]></Node>
<StgValue><ssdm name="select_ln96_3"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:37 %x_load_1 = load i10 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge298.loopexit:45 %add_ln97 = add i32 %select_ln96, i32 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:7 %zext_ln96_3 = zext i10 %select_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge298.loopexit:9 %mul_ln1118 = mul i15 %select_ln96_1_v_cast, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:10 %dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="dy_addr"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:11 %dy_load_1 = load i10 %dy_addr

]]></Node>
<StgValue><ssdm name="dy_load_1"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:16 %dy_load_2 = load i10 %dy_addr_1

]]></Node>
<StgValue><ssdm name="dy_load_2"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge298.loopexit:23 %add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:37 %x_load_1 = load i10 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="318" st_id="36" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:11 %dy_load_1 = load i10 %dy_addr

]]></Node>
<StgValue><ssdm name="dy_load_1"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:16 %dy_load_2 = load i10 %dy_addr_1

]]></Node>
<StgValue><ssdm name="dy_load_2"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="29" op_0_bw="16">
<![CDATA[
._crit_edge298.loopexit:17 %sext_ln96_1 = sext i16 %dy_load_2

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge298.loopexit:23 %add_ln1118 = add i15 %mul_ln1118, i15 %trunc_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:24 %zext_ln1118_1 = zext i15 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:25 %wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="wbuf_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge298.loopexit:26 %dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:27 %wbuf_V_load = load i15 %wbuf_V_addr

]]></Node>
<StgValue><ssdm name="wbuf_V_load"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="29" op_0_bw="16">
<![CDATA[
._crit_edge298.loopexit:38 %sext_ln1192_1 = sext i16 %x_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:39 %mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:40 %lhs_2 = load i15 %dwbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="329" st_id="37" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:11 %dy_load_1 = load i10 %dy_addr

]]></Node>
<StgValue><ssdm name="dy_load_1"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="29" op_0_bw="16">
<![CDATA[
._crit_edge298.loopexit:12 %sext_ln96 = sext i16 %dy_load_1

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:27 %wbuf_V_load = load i15 %wbuf_V_addr

]]></Node>
<StgValue><ssdm name="wbuf_V_load"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="29" op_0_bw="16">
<![CDATA[
._crit_edge298.loopexit:28 %sext_ln1192 = sext i16 %wbuf_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:29 %mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:31 %lhs = load i10 %dx_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:39 %mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge298.loopexit:40 %lhs_2 = load i15 %dwbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="337" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:29 %mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:31 %lhs = load i10 %dx_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:39 %mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
._crit_edge298.loopexit:41 %lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:42 %ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="342" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:29 %mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge298.loopexit:31 %lhs = load i10 %dx_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
._crit_edge298.loopexit:32 %lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:33 %ret_V = add i29 %lhs_1, i29 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:42 %ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="347" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge298.loopexit:43 %trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="0">
<![CDATA[
._crit_edge298.loopexit:44 %store_ln708 = store i16 %trunc_ln708_1, i15 %dwbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="349" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge298.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_8_VITIS_LOOP_97_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge298.loopexit:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="351" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge298.loopexit:20 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="352" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge298.loopexit:33 %ret_V = add i29 %lhs_1, i29 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge298.loopexit:34 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
._crit_edge298.loopexit:35 %store_ln708 = store i16 %trunc_ln, i10 %dx_addr_2

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge298.loopexit:46 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge303.loopexit:0 %br_ln0 = br void %._crit_edge303

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge303:0 %br_ln103 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_7 = phi i31 0, void %._crit_edge303, i31 %add_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %add_ln103 = add i31 %i_7, i31 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %i_7_cast = zext i31 %i_7

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %icmp_ln103 = icmp_eq  i32 %i_7_cast, i32 %ydim_read

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %br_ln103 = br i1 %icmp_ln103, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge308.loopexit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %trunc_ln703 = trunc i31 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %zext_ln703 = zext i10 %trunc_ln703

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703

]]></Node>
<StgValue><ssdm name="dbbuf_V_addr"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %dbbuf_V_load = load i10 %dbbuf_V_addr

]]></Node>
<StgValue><ssdm name="dbbuf_V_load"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703

]]></Node>
<StgValue><ssdm name="dy_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %dy_load = load i10 %dy_addr_2

]]></Node>
<StgValue><ssdm name="dy_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="371" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %dbbuf_V_load = load i10 %dbbuf_V_addr

]]></Node>
<StgValue><ssdm name="dbbuf_V_load"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %dy_load = load i10 %dy_addr_2

]]></Node>
<StgValue><ssdm name="dy_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %dy_load = load i10 %dy_addr_2

]]></Node>
<StgValue><ssdm name="dy_load"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge308.loopexit:0 %br_ln107 = br i1 %icmp_ln90, void %._crit_edge343, void %.lr.ph317.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph317.preheader:0 %br_ln107 = br void %.lr.ph317

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph317:0 %i_8 = phi i64 %add_ln107, void %._crit_edge313, i64 0, void %.lr.ph317.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph317:1 %add_ln107 = add i64 %i_8, i64 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph317:2 %icmp_ln107 = icmp_eq  i64 %i_8, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph317:3 %br_ln107 = br i1 %icmp_ln107, void %.split16, void %._crit_edge343.loopexit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="384" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="64">
<![CDATA[
.split16:0 %trunc_ln107 = trunc i64 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="385" st_id="46" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split16:2 %empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="386" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fwprop_read" val="0"/>
<literal name="icmp_ln90" val="1"/>
<literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge343.loopexit:0 %br_ln0 = br void %._crit_edge343

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="387" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp><and_exp><literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge343:0 %indvars_iv_next31 = add i32 %indvars_iv30, i32 4294967264

]]></Node>
<StgValue><ssdm name="indvars_iv_next31"/></StgValue>
</operation>

<operation id="388" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp><and_exp><literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge343:1 %indvars_iv_next29 = add i32 %indvars_iv28, i32 4294967264

]]></Node>
<StgValue><ssdm name="indvars_iv_next29"/></StgValue>
</operation>

<operation id="389" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp><and_exp><literal name="fwprop_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge343:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="390" st_id="47" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split16:2 %empty_55 = mul i31 %trunc_ln107, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="391" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="392" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split16:3 %empty_56 = add i31 %empty_55, i31 %shl_ln

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.split16:4 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_56, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="394" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16:5 %empty_57 = add i32 %tmp_4, i32 %dwt_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="395" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:6 %br_ln108 = br i1 %cmp36319, void %._crit_edge313, void %.lr.ph312

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="396" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph312:0 %trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_57, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="397" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph312:1 %sext_ln108 = sext i31 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="398" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph312:2 %gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln108

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="399" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="64">
<![CDATA[
.lr.ph312:4 %trunc_ln109 = trunc i64 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="5">
<![CDATA[
.lr.ph312:5 %zext_ln109 = zext i5 %trunc_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph312:6 %mul_ln109 = mul i15 %zext_ln109, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="402" st_id="49" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph312:6 %mul_ln109 = mul i15 %zext_ln109, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="403" st_id="50" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph312:6 %mul_ln109 = mul i15 %zext_ln109, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="404" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph312:3 %empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="405" st_id="51" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph312:6 %mul_ln109 = mul i15 %zext_ln109, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="406" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph312:7 %br_ln108 = br void

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="407" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i31 %add_ln108, void %.split14, i31 0, void %.lr.ph312

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="408" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln108 = add i31 %j_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="409" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="31">
<![CDATA[
:2 %j_4_cast = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="410" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="411" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln108 = icmp_eq  i32 %j_4_cast, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="412" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="413" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln108 = br i1 %icmp_ln108, void %.split14, void %._crit_edge313.loopexit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="414" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="31">
<![CDATA[
.split14:1 %trunc_ln109_1 = trunc i31 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="415" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split14:2 %add_ln109 = add i15 %mul_ln109, i15 %trunc_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="416" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="15">
<![CDATA[
.split14:3 %zext_ln109_1 = zext i15 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="417" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split14:4 %dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr_2"/></StgValue>
</operation>

<operation id="418" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="15">
<![CDATA[
.split14:5 %dwbuf_V_load = load i15 %dwbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_V_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="419" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="15">
<![CDATA[
.split14:5 %dwbuf_V_load = load i15 %dwbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dwbuf_V_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="420" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split14:6 %write_ln109 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.split14:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="423" st_id="55" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge313.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="424" st_id="56" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge313.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="425" st_id="57" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge313.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="426" st_id="58" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge313.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="427" st_id="59" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge313.loopexit:0 %empty_60 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="428" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge313.loopexit:1 %br_ln107 = br void %._crit_edge313

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="429" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge313:0 %br_ln0 = br void %.lr.ph317

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="430" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph322:0 %i_1 = phi i32 %add_ln65, void %.split18, i32 0, void %.lr.ph322.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="431" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph322:1 %add_ln65 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="432" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph322:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="433" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph322:3 %icmp_ln65 = icmp_eq  i32 %i_1, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="434" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph322:4 %br_ln65 = br i1 %icmp_ln65, void %.split18, void %._crit_edge323.loopexit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="435" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="32">
<![CDATA[
.split18:1 %trunc_ln66 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="436" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="10">
<![CDATA[
.split18:2 %zext_ln66 = zext i10 %trunc_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="437" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:3 %dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln66

]]></Node>
<StgValue><ssdm name="dx_addr"/></StgValue>
</operation>

<operation id="438" st_id="60" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split18:4 %store_ln66 = store i16 0, i10 %dx_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="439" st_id="61" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split18:4 %store_ln66 = store i16 0, i10 %dx_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="440" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="441" st_id="62" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split18:4 %store_ln66 = store i16 0, i10 %dx_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.split18:5 %br_ln0 = br void %.lr.ph322

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="443" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge323.loopexit:0 %icmp_ln69 = icmp_sgt  i32 %ub, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="444" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge323.loopexit:1 %br_ln69 = br i1 %icmp_ln69, void %._crit_edge343, void %.lr.ph332.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="445" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph332.preheader:0 %br_ln69 = br void %.lr.ph332

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="446" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph332:0 %i_4 = phi i64 %add_ln69, void %._crit_edge328, i64 0, void %.lr.ph332.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="447" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph332:1 %add_ln69 = add i64 %i_4, i64 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="448" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph332:2 %icmp_ln69_1 = icmp_eq  i64 %i_4, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="449" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph332:3 %br_ln69 = br i1 %icmp_ln69_1, void %.split22, void %.lr.ph342.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="450" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="31" op_0_bw="64">
<![CDATA[
.split22:0 %trunc_ln69 = trunc i64 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="451" st_id="64" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split22:2 %empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="452" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph342.preheader:0 %br_ln76 = br void %.lr.ph342

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="453" st_id="65" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split22:2 %empty_44 = mul i31 %trunc_ln69, i31 %trunc_ln49

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="454" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="455" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split22:3 %empty_45 = add i31 %empty_44, i31 %shl_ln

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="456" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.split22:4 %tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_45, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="457" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split22:5 %empty_46 = add i32 %tmp_3, i32 %wt_read

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="458" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split22:6 %br_ln70 = br i1 %cmp36319, void %._crit_edge328, void %.lr.ph327

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph327:0 %trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_46, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph327:1 %sext_ln70 = sext i31 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph327:2 %gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln70

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="64">
<![CDATA[
.lr.ph327:4 %trunc_ln71 = trunc i64 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="463" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="464" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="465" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="466" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="467" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="5">
<![CDATA[
.lr.ph327:5 %zext_ln71 = zext i5 %trunc_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="468" st_id="70" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph327:6 %mul_ln71 = mul i15 %zext_ln71, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="469" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="470" st_id="71" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph327:6 %mul_ln71 = mul i15 %zext_ln71, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="471" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="472" st_id="72" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph327:6 %mul_ln71 = mul i15 %zext_ln71, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="473" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph327:3 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="474" st_id="73" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph327:6 %mul_ln71 = mul i15 %zext_ln71, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="475" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph327:7 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="476" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i31 %add_ln70, void %.split20, i31 0, void %.lr.ph327

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="477" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln70 = add i31 %j_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="478" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="31">
<![CDATA[
:2 %j_2_cast = zext i31 %j_2

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="479" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="480" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln70 = icmp_eq  i32 %j_2_cast, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="481" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="482" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln70 = br i1 %icmp_ln70, void %.split20, void %._crit_edge328.loopexit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="483" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="31">
<![CDATA[
.split20:1 %trunc_ln71_1 = trunc i31 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="484" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split20:2 %add_ln71 = add i15 %mul_ln71, i15 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="485" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split20:5 %gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="486" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="487" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="15">
<![CDATA[
.split20:3 %zext_ln71_1 = zext i15 %add_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="488" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split20:4 %wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="wbuf_V_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
.split20:6 %store_ln71 = store i16 %gmem_addr_2_read, i15 %wbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="490" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.split20:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="491" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp36319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge328.loopexit:0 %br_ln0 = br void %._crit_edge328

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="492" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge328:0 %br_ln0 = br void %.lr.ph332

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="493" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph342:0 %i_6 = phi i64 %add_ln76, void %._crit_edge338.loopexit, i64 0, void %.lr.ph342.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="494" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph342:1 %add_ln76 = add i64 %i_6, i64 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="495" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph342:2 %icmp_ln76 = icmp_eq  i64 %i_6, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="496" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph342:3 %br_ln76 = br i1 %icmp_ln76, void %.split25, void %._crit_edge343.loopexit45

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="497" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="64">
<![CDATA[
.split25:1 %trunc_ln78 = trunc i64 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="498" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="10">
<![CDATA[
.split25:2 %zext_ln78 = zext i10 %trunc_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="499" st_id="78" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:3 %mul_ln78 = mul i15 %zext_ln78, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="500" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge343.loopexit45:0 %br_ln0 = br void %._crit_edge343

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="501" st_id="79" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:3 %mul_ln78 = mul i15 %zext_ln78, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="502" st_id="80" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:3 %mul_ln78 = mul i15 %zext_ln78, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="503" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split25:4 %add_ln78 = add i10 %trunc_ln78, i10 %trunc_ln53_2

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="504" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
.split25:5 %zext_ln78_1 = zext i10 %add_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="505" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split25:6 %bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="bbuf_V_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="10">
<![CDATA[
.split25:7 %bbuf_V_load = load i10 %bbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="bbuf_V_load"/></StgValue>
</operation>

<operation id="507" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split25:8 %y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="508" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:0 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="509" st_id="81" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:3 %mul_ln78 = mul i15 %zext_ln78, i15 1000

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="510" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="10">
<![CDATA[
.split25:7 %bbuf_V_load = load i10 %bbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="bbuf_V_load"/></StgValue>
</operation>

<operation id="511" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.split25:9 %br_ln80 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="512" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %j_3 = phi i32 0, void %.split25, i32 %add_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="513" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %add_ln80 = add i32 %j_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="514" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %icmp_ln80 = icmp_eq  i32 %j_3, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="515" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %br_ln80 = br i1 %icmp_ln80, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge338.loopexit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="516" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:1 %trunc_ln1116 = trunc i32 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="517" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:2 %zext_ln1116 = zext i15 %trunc_ln1116

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="518" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %add_ln1116 = add i15 %mul_ln78, i15 %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="519" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1116

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="520" st_id="82" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %x_load_2 = load i10 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="521" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %zext_ln1116_1 = zext i15 %add_ln1116

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="522" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="wbuf_V_addr_2"/></StgValue>
</operation>

<operation id="523" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %r_V = load i15 %wbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="524" st_id="83" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %x_load_2 = load i10 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="525" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %r_V = load i15 %wbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="526" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="29" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:7 %sext_ln727 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln727"/></StgValue>
</operation>

<operation id="527" st_id="84" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %x_load_2 = load i10 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="528" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="29" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:10 %sext_ln727_1 = sext i16 %x_load_2

]]></Node>
<StgValue><ssdm name="sext_ln727_1"/></StgValue>
</operation>

<operation id="529" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="530" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="531" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %rhs = phi i16 %bbuf_V_load, void %.split25, i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="532" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>

<operation id="533" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:12 %rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="534" st_id="86" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:13 %ret_V_2 = add i29 %rhs_1, i29 %mul_ln727

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="535" st_id="87" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %store_ln81 = store i16 %rhs, i10 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="536" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="537" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:0 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="538" st_id="87" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:13 %ret_V_2 = add i29 %rhs_1, i29 %mul_ln727

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="539" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:14 %trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="540" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:15 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="541" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge338.loopexit:0 %br_ln0 = br void %.lr.ph342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="542" st_id="89" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul156 = mul i32 %ydim_read, i32 %xdim_read

]]></Node>
<StgValue><ssdm name="mul156"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="543" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln119 = icmp_sgt  i32 %mul156, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="544" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln119 = br i1 %icmp_ln119, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="545" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln119 = trunc i32 %mul156

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="546" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="547" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:2 %sext_ln119 = sext i31 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="548" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3 %trunc_ln119_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="549" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:4 %sext_ln119_1 = sext i31 %trunc_ln119_1

]]></Node>
<StgValue><ssdm name="sext_ln119_1"/></StgValue>
</operation>

<operation id="550" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln119 = br void

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="551" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i31 %add_ln119, void %.split, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="552" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln119 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="553" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="554" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln119_1 = icmp_eq  i31 %i_2, i31 %trunc_ln119

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="555" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="556" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln119 = br i1 %icmp_ln119_1, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="557" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="31">
<![CDATA[
.split:1 %zext_ln120 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="558" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:2 %x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln120

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="559" st_id="91" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="10">
<![CDATA[
.split:3 %x_load = load i10 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="560" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %add_ln120 = add i32 %zext_ln120, i32 %sext_ln119

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="561" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.split:5 %gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln120

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="562" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln120

]]></Node>
<StgValue><ssdm name="dx_addr_1"/></StgValue>
</operation>

<operation id="563" st_id="91" stage="3" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="10">
<![CDATA[
.split:10 %dx_load = load i10 %dx_addr_1

]]></Node>
<StgValue><ssdm name="dx_load"/></StgValue>
</operation>

<operation id="564" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:11 %add_ln121 = add i32 %zext_ln120, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="565" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.split:12 %gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln121

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="566" st_id="92" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="10">
<![CDATA[
.split:3 %x_load = load i10 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="567" st_id="92" stage="2" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="10">
<![CDATA[
.split:10 %dx_load = load i10 %dx_addr_1

]]></Node>
<StgValue><ssdm name="dx_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="568" st_id="93" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="10">
<![CDATA[
.split:3 %x_load = load i10 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="569" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split:6 %gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_req"/></StgValue>
</operation>

<operation id="570" st_id="93" stage="1" lat="3">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="10">
<![CDATA[
.split:10 %dx_load = load i10 %dx_addr_1

]]></Node>
<StgValue><ssdm name="dx_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="571" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
.split:7 %write_ln120 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="572" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:13 %gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="573" st_id="95" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split:8 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="574" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:14 %write_ln121 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="575" st_id="96" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split:8 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="576" st_id="96" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="577" st_id="97" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split:8 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="578" st_id="97" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="579" st_id="98" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split:8 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="580" st_id="98" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="581" st_id="99" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split:8 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="582" st_id="99" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="583" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="584" st_id="100" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="585" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.split:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="586" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="debugip_read" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="587" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
