

================================================================
== Vitis HLS Report for 'dpu_pack'
================================================================
* Date:           Thu Dec 29 14:58:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2743|     2743|  27.430 us|  27.430 us|  2743|  2743|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79   |dpu_pack_Pipeline_VITIS_LOOP_75_1   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87  |dpu_pack_Pipeline_VITIS_LOOP_433_2  |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_431_1  |     2742|     2742|       457|          -|          -|     6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     8254|    27880|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|    24587|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    32841|    27986|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87  |dpu_pack_Pipeline_VITIS_LOOP_433_2  |        0|   0|    50|   9014|    0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79   |dpu_pack_Pipeline_VITIS_LOOP_75_1   |        0|   0|  8204|  18866|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                         |                                    |        0|   0|  8254|  27880|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |addr_fu_130_p2        |         +|   0|  0|  14|           7|           6|
    |j_15_fu_120_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln431_fu_114_p2  |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          13|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  37|          7|    1|          7|
    |j_10_fu_54    |   9|          2|    3|          6|
    |ptr_o         |  14|          3|   32|         96|
    |ptr_o_ap_vld  |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         |  74|         15|   37|        112|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+------+----+------+-----------+
    |                            Name                           |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                  |     6|   0|     6|          0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79_ap_start_reg   |     1|   0|     1|          0|
    |j_10_fu_54                                                 |     3|   0|     3|          0|
    |this_0_load_reg_187                                        |  8192|   0|  8192|          0|
    |this_5_0_fu_58                                             |  8192|   0|  8192|          0|
    |this_5_0_load_reg_182                                      |  8192|   0|  8192|          0|
    +-----------------------------------------------------------+------+----+------+-----------+
    |Total                                                      | 24587|   0| 24587|          0|
    +-----------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------+-----+------+------------+--------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_return        |  out|  8192|  ap_ctrl_hs|      dpu_pack|  return value|
|this_0_address0  |  out|     8|   ap_memory|        this_0|         array|
|this_0_ce0       |  out|     1|   ap_memory|        this_0|         array|
|this_0_q0        |   in|  8192|   ap_memory|        this_0|         array|
|pk_address0      |  out|    11|   ap_memory|            pk|         array|
|pk_ce0           |  out|     1|   ap_memory|            pk|         array|
|pk_we0           |  out|     1|   ap_memory|            pk|         array|
|pk_d0            |  out|     8|   ap_memory|            pk|         array|
|pk_address1      |  out|    11|   ap_memory|            pk|         array|
|pk_ce1           |  out|     1|   ap_memory|            pk|         array|
|pk_we1           |  out|     1|   ap_memory|            pk|         array|
|pk_d1            |  out|     8|   ap_memory|            pk|         array|
|ptr_i            |   in|    32|     ap_ovld|           ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|           ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|           ptr|       pointer|
+-----------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 7 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_0 = alloca i32 1"   --->   Operation 8 'alloca' 'this_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_5_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'this_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln429 = store i32 32, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:429]   --->   Operation 13 'store' 'store_ln429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln431 = store i3 0, i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 14 'store' 'store_ln431' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln431 = br void %VITIS_LOOP_433_2" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 15 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = load i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 16 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.56ns)   --->   "%icmp_ln431 = icmp_eq  i3 %j, i3 6" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 17 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.71ns)   --->   "%j_15 = add i3 %j, i3 1" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 19 'add' 'j_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln431 = br i1 %icmp_ln431, void %VITIS_LOOP_433_2.split, void %if.end840" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 20 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i3 %j" [HLS_Final_vitis_src/dpu.cpp:432]   --->   Operation 21 'zext' 'zext_ln432' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%addr = add i7 %zext_ln432, i7 63" [HLS_Final_vitis_src/dpu.cpp:432]   --->   Operation 22 'add' 'addr' <Predicate = (!icmp_ln431)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%idxprom_i = zext i7 %addr" [HLS_Final_vitis_src/dpu.cpp:432]   --->   Operation 23 'zext' 'idxprom_i' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%this_0_addr = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i" [HLS_Final_vitis_src/dpu.cpp:432]   --->   Operation 24 'getelementptr' 'this_0_addr' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 25 'load' 'this_0_load' <Predicate = (!icmp_ln431)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln431 = store i3 %j_15, i3 %j_10" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 26 'store' 'store_ln431' <Predicate = (!icmp_ln431)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%this_5_0_load_1 = load i8192 %this_5_0" [HLS_Final_vitis_src/dpu.cpp:581]   --->   Operation 27 'load' 'this_5_0_load_1' <Predicate = (icmp_ln431)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln581 = ret i8192 %this_5_0_load_1" [HLS_Final_vitis_src/dpu.cpp:581]   --->   Operation 28 'ret' 'ret_ln581' <Predicate = (icmp_ln431)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%this_5_0_load = load i8192 %this_5_0"   --->   Operation 29 'load' 'this_5_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 30 'load' 'this_0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_3 : Operation 31 [2/2] (0.46ns)   --->   "%call_ln75 = call void @dpu_pack_Pipeline_VITIS_LOOP_75_1, i8192 %this_5_0_load, i8192 %this_0_load, i8192 %this_5_1_loc" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 31 'call' 'call_ln75' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 32 [1/2] (0.73ns)   --->   "%call_ln75 = call void @dpu_pack_Pipeline_VITIS_LOOP_75_1, i8192 %this_5_0_load, i8192 %this_0_load, i8192 %this_5_1_loc" [HLS_Final_vitis_src/dpu.cpp:75]   --->   Operation 32 'call' 'call_ln75' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%this_5_1_loc_load = load i8192 %this_5_1_loc"   --->   Operation 33 'load' 'this_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack_Pipeline_VITIS_LOOP_433_2, i8192 %this_5_1_loc_load, i8 %pk, i32 %ptr"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln431 = store i8192 %this_5_1_loc_load, i8192 %this_5_0" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 35 'store' 'store_ln431' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln431 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 36 'specloopname' 'specloopname_ln431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack_Pipeline_VITIS_LOOP_433_2, i8192 %this_5_1_loc_load, i8 %pk, i32 %ptr"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln431 = br void %VITIS_LOOP_433_2" [HLS_Final_vitis_src/dpu.cpp:431]   --->   Operation 38 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_10                       (alloca                ) [ 0111111]
this_5_0                   (alloca                ) [ 0011111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
this_5_1_loc               (alloca                ) [ 0011111]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
store_ln429                (store                 ) [ 0000000]
store_ln431                (store                 ) [ 0000000]
br_ln431                   (br                    ) [ 0000000]
j                          (load                  ) [ 0000000]
icmp_ln431                 (icmp                  ) [ 0011111]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000000]
j_15                       (add                   ) [ 0000000]
br_ln431                   (br                    ) [ 0000000]
zext_ln432                 (zext                  ) [ 0000000]
addr                       (add                   ) [ 0000000]
idxprom_i                  (zext                  ) [ 0000000]
this_0_addr                (getelementptr         ) [ 0001000]
store_ln431                (store                 ) [ 0000000]
this_5_0_load_1            (load                  ) [ 0000000]
ret_ln581                  (ret                   ) [ 0000000]
this_5_0_load              (load                  ) [ 0000100]
this_0_load                (load                  ) [ 0000100]
call_ln75                  (call                  ) [ 0000000]
this_5_1_loc_load          (load                  ) [ 0000001]
store_ln431                (store                 ) [ 0000000]
specloopname_ln431         (specloopname          ) [ 0000000]
call_ln0                   (call                  ) [ 0000000]
br_ln431                   (br                    ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack_Pipeline_VITIS_LOOP_75_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack_Pipeline_VITIS_LOOP_433_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_10_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="this_5_0_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="this_5_1_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_1_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="this_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8192" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_0_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_0_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="8192" slack="0"/>
<pin id="82" dir="0" index="2" bw="8192" slack="0"/>
<pin id="83" dir="0" index="3" bw="8192" slack="2"/>
<pin id="84" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8192" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="0" index="3" bw="32" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8192" slack="1"/>
<pin id="98" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_0_load_1/2 this_5_0_load/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln429_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln429/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln431_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln431/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln431_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_15_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln432_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln432/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="addr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="idxprom_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln431_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="1"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln431/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="this_5_1_loc_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8192" slack="4"/>
<pin id="148" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_1_loc_load/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln431_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8192" slack="0"/>
<pin id="152" dir="0" index="1" bw="8192" slack="4"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln431/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="j_10_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="162" class="1005" name="this_5_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8192" slack="1"/>
<pin id="164" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_0 "/>
</bind>
</comp>

<comp id="168" class="1005" name="this_5_1_loc_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8192" slack="2"/>
<pin id="170" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="this_5_1_loc "/>
</bind>
</comp>

<comp id="177" class="1005" name="this_0_addr_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_0_addr "/>
</bind>
</comp>

<comp id="182" class="1005" name="this_5_0_load_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8192" slack="1"/>
<pin id="184" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_0_load "/>
</bind>
</comp>

<comp id="187" class="1005" name="this_0_load_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8192" slack="1"/>
<pin id="189" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="99"><net_src comp="96" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="145"><net_src comp="120" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="54" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="165"><net_src comp="58" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="171"><net_src comp="62" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="79" pin=3"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="180"><net_src comp="66" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="185"><net_src comp="96" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="190"><net_src comp="73" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {5 6 }
	Port: ptr | {1 5 6 }
 - Input state : 
	Port: dpu_pack : this_0 | {2 3 }
	Port: dpu_pack : pk | {}
	Port: dpu_pack : ptr | {5 6 }
  - Chain level:
	State 1
		store_ln431 : 1
	State 2
		icmp_ln431 : 1
		j_15 : 1
		br_ln431 : 2
		zext_ln432 : 1
		addr : 2
		idxprom_i : 3
		this_0_addr : 4
		this_0_load : 5
		store_ln431 : 2
		ret_ln581 : 1
	State 3
		call_ln75 : 1
	State 4
	State 5
		call_ln0 : 1
		store_ln431 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   |  grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 |    0    |  16393  |  14690  |
|          | grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87 | 1.92429 |   8252  |   8909  |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                  j_15_fu_120                 |    0    |    0    |    10   |
|          |                  addr_fu_130                 |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln431_fu_114              |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln432_fu_126              |    0    |    0    |    0    |
|          |               idxprom_i_fu_136               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              | 1.92429 |  24645  |  23631  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     j_10_reg_155    |    3   |
| this_0_addr_reg_177 |    8   |
| this_0_load_reg_187 |  8192  |
|this_5_0_load_reg_182|  8192  |
|   this_5_0_reg_162  |  8192  |
| this_5_1_loc_reg_168|  8192  |
+---------------------+--------+
|        Total        |  32779 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_73              |  p0  |   2  |   8  |   16   ||    9    |
| grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 |  p1  |   2  | 8192 |  16384 ||    9    |
| grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 |  p2  |   2  | 8192 |  16384 ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  32784 ||   1.38  ||    27   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  24645 |  23631 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  32779 |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  57424 |  23658 |
+-----------+--------+--------+--------+
