# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pacman_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/map_vga8_640x480.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:39 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/map_vga8_640x480.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity map_vga8_640x480
# -- Compiling architecture imp of map_vga8_640x480
# -- Loading package STANDARD
# End time: 21:10:42 on Apr 15,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red1_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:42 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red1_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity red1_vga8_25x25
# -- Compiling architecture imp of red1_vga8_25x25
# End time: 21:10:42 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red2_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:42 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red2_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity red2_vga8_25x25
# -- Compiling architecture imp of red2_vga8_25x25
# End time: 21:10:42 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan1_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:42 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan1_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cyan1_vga8_25x25
# -- Compiling architecture imp of cyan1_vga8_25x25
# End time: 21:10:42 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan2_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:42 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan2_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cyan2_vga8_25x25
# -- Compiling architecture imp of cyan2_vga8_25x25
# End time: 21:10:42 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange1_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:42 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange1_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity orange1_vga8_25x25
# -- Compiling architecture imp of orange1_vga8_25x25
# End time: 21:10:43 on Apr 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange2_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange2_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity orange2_vga8_25x25
# -- Compiling architecture imp of orange2_vga8_25x25
# End time: 21:10:43 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink1_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink1_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pink1_vga8_25x25
# -- Compiling architecture imp of pink1_vga8_25x25
# End time: 21:10:43 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink2_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink2_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pink2_vga8_25x25
# -- Compiling architecture imp of pink2_vga8_25x25
# End time: 21:10:43 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared1_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared1_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity scared1_vga8_25x25
# -- Compiling architecture imp of scared1_vga8_25x25
# End time: 21:10:43 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared2_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared2_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity scared2_vga8_25x25
# -- Compiling architecture imp of scared2_vga8_25x25
# End time: 21:10:44 on Apr 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanopen_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:44 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanopen_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pacmanopen_vga8_25x25
# -- Compiling architecture imp of pacmanopen_vga8_25x25
# End time: 21:10:44 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanclosed_vga8_25x25.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:44 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanclosed_vga8_25x25.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pacmanclosed_vga8_25x25
# -- Compiling architecture imp of pacmanclosed_vga8_25x25
# End time: 21:10:44 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:44 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de10_vga_raster
# -- Compiling architecture rtl of de10_vga_raster
# End time: 21:10:44 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:44 on Apr 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity de10_vga_raster_tb
# -- Compiling architecture test_bench of de10_vga_raster_tb
# End time: 21:10:45 on Apr 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  de10_vga_raster_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" de10_vga_raster_tb 
# Start time: 21:10:45 on Apr 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.de10_vga_raster_tb(test_bench)
# Loading work.de10_vga_raster(rtl)
# Loading work.map_vga8_640x480(imp)
# Loading work.red1_vga8_25x25(imp)
# Loading work.red2_vga8_25x25(imp)
# Loading work.cyan1_vga8_25x25(imp)
# Loading work.cyan2_vga8_25x25(imp)
# Loading work.orange1_vga8_25x25(imp)
# Loading work.orange2_vga8_25x25(imp)
# Loading work.pink1_vga8_25x25(imp)
# Loading work.pink2_vga8_25x25(imp)
# Loading work.scared1_vga8_25x25(imp)
# Loading work.scared2_vga8_25x25(imp)
# Loading work.pacmanopen_vga8_25x25(imp)
# Loading work.pacmanclosed_vga8_25x25(imp)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /de10_vga_raster_tb/vga_system
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /de10_vga_raster_tb/vga_system
# ** Failure: Test completed
#    Time: 600 ns  Iteration: 0  Process: /de10_vga_raster_tb/line__81 File: C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd
# Break in Process line__81 at C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd line 112
# End time: 21:18:51 on Apr 15,2022, Elapsed time: 0:08:06
# Errors: 0, Warnings: 2
