{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1551368314818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1551368314818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 28 16:38:34 2019 " "Processing started: Thu Feb 28 16:38:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1551368314818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1551368314818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1551368314818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1551368315427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1551368316083 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1551368316083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PARTITA_INIZIATA\";  expecting \"then\" Perudo_Datapath.vhd(125) " "VHDL syntax error at Perudo_Datapath.vhd(125) near text \"PARTITA_INIZIATA\";  expecting \"then\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement Perudo_Datapath.vhd(132) " "VHDL syntax error at Perudo_Datapath.vhd(132) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" Perudo_Datapath.vhd(132) " "VHDL syntax error at Perudo_Datapath.vhd(132) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" Perudo_Datapath.vhd(140) " "VHDL syntax error at Perudo_Datapath.vhd(140) near text \"if\";  expecting \"process\"" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 140 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file perudo_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1551368316083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1551368316271 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 28 16:38:36 2019 " "Processing ended: Thu Feb 28 16:38:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1551368316271 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1551368316271 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1551368316271 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1551368316271 ""}
