Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 18:31:47 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/FFT_Xilinx/timing_report_32.txt
| Design       : Test_Xilinx_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.683        0.000                      0                 4158        0.063        0.000                      0                 4158        3.000        0.000                       0                  1865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Test_Xilinx_clk_wiz_0_1        6.683        0.000                      0                 4158        0.063        0.000                      0                 4158        4.020        0.000                       0                  1861  
  clkfbout_Test_Xilinx_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clkfbout_Test_Xilinx_clk_wiz_0_1                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.999ns (31.948%)  route 2.128ns (68.052%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/Q
                         net (fo=3, unplaced)         0.759    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/Q[1]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/current_state[1]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.611 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/current_state[1]_i_2/O
                         net (fo=1, unplaced)         0.902     0.291    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state_reg[1]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     0.415 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state[1]_i_1/O
                         net (fo=3, unplaced)         0.467     0.882    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_1_reg[1]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.006 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_i_1/O
                         net (fo=1, unplaced)         0.000     1.006    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_2
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.029     7.688    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.999ns (31.948%)  route 2.128ns (68.052%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/current_state_reg[1]/Q
                         net (fo=3, unplaced)         0.759    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/Q[1]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/current_state[1]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.611 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/current_state[1]_i_2/O
                         net (fo=1, unplaced)         0.902     0.291    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state_reg[1]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     0.415 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state[1]_i_1/O
                         net (fo=3, unplaced)         0.467     0.882    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/start_reg_reg[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/start_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.006 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/start_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.006    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg_reg/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.029     7.688    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg_reg
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.999ns (35.961%)  route 1.779ns (64.039%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/Q
                         net (fo=111, unplaced)       0.843    -0.822    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/reset_pipe[0]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.527 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1/O
                         net (fo=8, unplaced)         0.487    -0.040    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_enable
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1[4]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     0.084 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1[4]_i_3/O
                         net (fo=1, unplaced)         0.449     0.533    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1[4]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     0.657 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.657    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/p_0_in[4]
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1_reg[4]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDSE (Setup_fdse_C_D)        0.029     7.688    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/add_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.993ns (35.758%)  route 1.784ns (64.242%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/Q
                         net (fo=111, unplaced)       0.843    -0.822    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/reset_pipe[0]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.527 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0_i_1/O
                         net (fo=6, unplaced)         0.481    -0.046    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/rd_enable
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/rd_valid_2_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     0.072 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/rd_valid_2_i_1/O
                         net (fo=2, unplaced)         0.460     0.532    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/rd_valid_2_i_1_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     0.656 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.656    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[3]_i_1_n_0
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[3]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDSE (Setup_fdse_C_D)        0.029     7.688    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.999ns (36.039%)  route 1.773ns (63.961%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/Q
                         net (fo=111, unplaced)       0.843    -0.822    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/reset_pipe[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.527 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0_i_1/O
                         net (fo=6, unplaced)         0.481    -0.046    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/rd_enable
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     0.078 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_2/O
                         net (fo=1, unplaced)         0.449     0.527    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_2_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     0.651 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.651    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1[4]_i_1_n_0
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
                         FDSE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[4]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDSE (Setup_fdse_C_D)        0.029     7.688    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/add_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.606ns (58.125%)  route 1.157ns (41.875%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, unplaced)         0.498    -1.167    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/A[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.872 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__4/O
                         net (fo=2, unplaced)         0.650    -0.222    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__4_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.285 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     0.294    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.642 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     0.642    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.062     7.721    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.606ns (58.209%)  route 1.153ns (41.791%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=4, unplaced)         0.494    -1.171    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/B[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.876 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_5/O
                         net (fo=2, unplaced)         0.650    -0.226    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/count_mask[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/no_load_add_one.carryinmux_CARRY4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.281 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/no_load_add_one.carryinmux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     0.290    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.638 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     0.638    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.062     7.721    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.606ns (58.209%)  route 1.153ns (41.791%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=4, unplaced)         0.494    -1.171    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/A[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.876 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__2/O
                         net (fo=2, unplaced)         0.650    -0.226    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_5__2_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.281 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     0.290    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.638 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     0.638    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.062     7.721    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.606ns (58.336%)  route 1.147ns (41.664%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, unplaced)         0.488    -1.177    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/A[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.882 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__1/O
                         net (fo=2, unplaced)         0.650    -0.232    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__1_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.275 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     0.284    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.632 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     0.632    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.062     7.721    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.606ns (58.336%)  route 1.147ns (41.664%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 7.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.121ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.507    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.601 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.801    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.705 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.584    -2.121    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.665 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, unplaced)         0.488    -1.177    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/A[0]
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.882 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__3/O
                         net (fo=2, unplaced)         0.650    -0.232    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_5__3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.275 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/no_load_add_one.carryinmux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     0.284    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.632 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     0.632    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.851 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.610    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     6.701 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.439     7.140    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.593     7.734    
                         clock uncertainty           -0.074     7.659    
                         FDRE (Setup_fdre_C_D)        0.062     7.721    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  7.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[0]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[2]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[4]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[6]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[8]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[10]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[12]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.902 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.761    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1_0[14]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.280    -0.888    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.824    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][2]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[35][2]_srl4/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][2]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.701 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][2]_srl32/Q31
                         net (fo=1, unplaced)         0.000    -0.701    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][2]_srl32_n_1
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[35][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[35][2]_srl4/CLK
                         clock pessimism              0.280    -0.888    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.771    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[35][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[34][0]_srl3/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.266    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.510 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.173    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.114    -1.033    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.701 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/Q31
                         net (fo=1, unplaced)         0.000    -0.701    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32_n_1
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[34][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.811 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.456    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.427 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1859, unplaced)      0.259    -1.168    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
                         SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[34][0]_srl3/CLK
                         clock pessimism              0.280    -0.888    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.771    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[34][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845                Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360              Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.340     5.340 f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410     3.189 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355     3.544    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
                                                                      f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     3.573 f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.259     3.832    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
                         MMCME2_ADV                                   f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.228    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -4.149 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -3.390    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -3.299 r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.860    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
                         MMCME2_ADV                                   r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clock | sys_clock   |         3.317 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



