# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:20 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:27:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:20 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# ** Error: ./collisions.sv(9): (vlog-2730) Undefined variable: 'xLineDrawer'.
# ** Error: ./collisions.sv(10): (vlog-2730) Undefined variable: 'yLineDrawer'.
# ** Error (suppressible): ./collisions.sv(25): (vlog-2388) 'xLineDrawer' already declared in this scope (collisions).
# ** Error (suppressible): ./collisions.sv(25): (vlog-2388) 'yLineDrawer' already declared in this scope (collisions).
# -- Compiling module collisions_testbench
# End time: 14:27:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./collisions.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:28:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:28:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:28:20 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench 
# Start time: 14:28:21 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'collisions_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut/ranges File: ./paddlePositionsROM.v
# ** Error: (vsim-3033) ./paddlePositionsROM.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut/ranges File: ./paddlePositionsROM.v
#         Searched libraries:
#             C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/work
# Loading work.line_drawer
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:39 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:28:39 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:39 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:28:39 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:39 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:28:39 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench 
# Start time: 14:28:21 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# ** Error: (vsim-3033) ./paddlePositionsROM.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut/ranges File: ./paddlePositionsROM.v
#         Searched libraries:
#             C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/work
# Loading work.line_drawer
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
vsim -voptargs=\"+acc\" -t 1ps -lib work work.collisions_testbench -Lf altera_mf_ver
# vsim -voptargs=""+acc"" -t 1ps -lib work work.collisions_testbench -Lf altera_mf_ver 
# Start time: 14:28:21 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:07 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:29:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:07 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:29:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:07 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:29:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:29:08 on Jun 02,2022, Elapsed time: 0:00:47
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench altera_mf_ver 
# Start time: 14:29:08 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# ** Error: (vsim-3033) ./paddlePositionsROM.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut/ranges File: ./paddlePositionsROM.v
#         Searched libraries:
#             C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/work
# Loading work.line_drawer
# ** Error: (vsim-3170) Could not find 'altera_mf_ver'.
#         Searched libraries:
#             C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:26 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:29:26 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:26 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:29:26 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:26 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:29:26 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: (vish-3296) Unknown option '-lf'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Error in macro ./runlab.do line 15
# Error loading design
#     while executing
# "error "Error loading design""
#     (procedure "vsim" line 148)
#     invoked from within
# "vsim -voptargs="+acc" -t 1ps -lib work collisions_testbench -lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:30:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:30:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:17 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:30:17 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:29:08 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# WARNING: No extended dataflow license exists
# ** Error: Cannot open macro file: collisions_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: collisions_wave.do
#     while executing
# "do collisions_wave.do"
add wave -position end  sim:/collisions_testbench/clk
add wave -position end  sim:/collisions_testbench/reset
add wave -position end  sim:/collisions_testbench/x
add wave -position end  sim:/collisions_testbench/y
add wave -position end  sim:/collisions_testbench/paddleXLeft
add wave -position end  sim:/collisions_testbench/paddleXRight
add wave -position end  sim:/collisions_testbench/lose
add wave -position end  sim:/collisions_testbench/dut/drawCircle/x0
add wave -position end  sim:/collisions_testbench/dut/drawCircle/y0
add wave -position end  sim:/collisions_testbench/dut/drawCircle/slope
add wave -position end  sim:/collisions_testbench/dut/drawCircle/start
add wave -position end  sim:/collisions_testbench/dut/drawCircle/x
add wave -position end  sim:/collisions_testbench/dut/drawCircle/y
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:44 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:31:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:44 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:31:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:44 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:31:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:31:45 on Jun 02,2022, Elapsed time: 0:02:37
# Errors: 5, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:31:45 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(133)
#    Time: 4010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 133
add wave -position end  sim:/collisions_testbench/dut/drawCircle/x1
add wave -position end  sim:/collisions_testbench/dut/drawCircle/y1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:47 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:32:47 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:47 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:32:47 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:47 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:32:47 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:48 on Jun 02,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:32:48 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(133)
#    Time: 4010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 133
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:07 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:34:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:07 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:34:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:07 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:34:07 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:34:08 on Jun 02,2022, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:34:08 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(133)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 133
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:42 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:39:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:42 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:39:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:42 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:39:42 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:43 on Jun 02,2022, Elapsed time: 0:05:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:39:43 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(133)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 133
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:28 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:52:28 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:28 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:52:28 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:28 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:52:28 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:29 on Jun 02,2022, Elapsed time: 0:12:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:52:29 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
add wave -position end  sim:/collisions_testbench/dut/check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:53:04 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:53:04 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:53:04 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:05 on Jun 02,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:53:05 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:02 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:54:02 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:02 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:54:02 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:02 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:54:02 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:54:04 on Jun 02,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:54:04 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:10 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:56:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:10 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:56:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:10 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:56:10 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:11 on Jun 02,2022, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:56:11 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:52 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:56:52 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:52 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:56:52 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:52 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:56:52 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:53 on Jun 02,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:56:53 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do'
# Cannot open macro file: runlab.do'
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:44 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:58:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:44 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:58:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:44 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:58:44 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:58:45 on Jun 02,2022, Elapsed time: 0:01:52
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:58:45 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-8378) ./collisions.sv(129): Port size (11) does not match connection size (10) for implicit .name connection port 'x'. The port definition is at: ./collisions.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut File: ./collisions.sv
# ** Error: (vsim-8378) ./collisions.sv(129): Port size (11) does not match connection size (9) for implicit .name connection port 'y'. The port definition is at: ./collisions.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut File: ./collisions.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:34 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 14:59:34 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:34 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 14:59:34 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:34 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 14:59:34 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:58:45 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-8378) ./collisions.sv(129): Port size (11) does not match connection size (10) for implicit .name connection port 'x'. The port definition is at: ./collisions.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut File: ./collisions.sv
# ** Error: (vsim-8378) ./collisions.sv(129): Port size (11) does not match connection size (9) for implicit .name connection port 'y'. The port definition is at: ./collisions.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /collisions_testbench/dut File: ./collisions.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:05 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 15:00:05 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:05 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 15:00:05 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:05 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 15:00:05 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 14:58:45 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:09 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 15:02:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:09 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 15:02:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:09 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 15:02:09 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:02:10 on Jun 02,2022, Elapsed time: 0:03:25
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 15:02:10 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:15 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 15:03:15 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:15 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 15:03:15 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:15 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 15:03:15 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:03:17 on Jun 02,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 15:03:17 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 15:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 15:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 15:09:16 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:09:18 on Jun 02,2022, Elapsed time: 0:06:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 15:09:18 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/collisions_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:53 on Jun 02,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 15:09:53 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:53 on Jun 02,2022
# vlog -reportprogress 300 ./collisions.sv 
# -- Compiling module collisions
# -- Compiling module collisions_testbench
# 
# Top level modules:
# 	collisions_testbench
# End time: 15:09:53 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:53 on Jun 02,2022
# vlog -reportprogress 300 ./paddlePositionsROM.v 
# -- Compiling module paddlePositionsROM
# 
# Top level modules:
# 	paddlePositionsROM
# End time: 15:09:53 on Jun 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:09:54 on Jun 02,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work collisions_testbench -Lf altera_mf_ver 
# Start time: 15:09:54 on Jun 02,2022
# Loading sv_std.std
# Loading work.collisions_testbench
# Loading work.collisions
# Loading work.paddlePositionsROM
# Loading altera_mf_ver.altsyncram
# Loading work.line_drawer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./collisions.sv(141)
#    Time: 80010 ps  Iteration: 1  Instance: /collisions_testbench
# Break in Module collisions_testbench at ./collisions.sv line 141
