/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [15:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  reg [5:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [51:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_1z[1] : celloutsig_0_2z[2];
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_1z[0] : celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_6z ? celloutsig_0_6z : celloutsig_0_5z[1];
  assign celloutsig_0_20z = !(celloutsig_0_2z[1] ? celloutsig_0_15z : celloutsig_0_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_4z[46] | celloutsig_1_4z[32]) & celloutsig_1_1z);
  assign celloutsig_1_0z = ~((in_data[156] | in_data[145]) & in_data[188]);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_2z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[163]);
  assign celloutsig_0_9z = celloutsig_0_7z ^ celloutsig_0_1z[1];
  assign celloutsig_1_12z = celloutsig_1_10z[10:4] == celloutsig_1_10z[13:7];
  assign celloutsig_0_12z = { celloutsig_0_11z[6:4], celloutsig_0_5z } == in_data[72:63];
  assign celloutsig_1_15z = celloutsig_1_6z[20:7] >= in_data[119:106];
  assign celloutsig_1_19z = celloutsig_1_17z > { celloutsig_1_16z[3:0], celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_2z[6:5], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z } > { in_data[55:46], celloutsig_0_16z };
  assign celloutsig_1_3z = { in_data[158], celloutsig_1_0z, celloutsig_1_2z } && { in_data[137], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[28:6] % { 1'h1, celloutsig_1_4z[50:31], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_11z = { in_data[91:86], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z } % { 1'h1, in_data[44:38], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_1z[1] ? { in_data[84:81], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } : in_data[94:88];
  assign celloutsig_0_15z = celloutsig_0_5z[6:2] != in_data[73:69];
  assign celloutsig_1_5z = in_data[140:137] != celloutsig_1_4z[27:24];
  assign celloutsig_1_7z = { celloutsig_1_6z[7:4], celloutsig_1_5z } != { in_data[189:187], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_2z[3:1] !== in_data[78:76];
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_12z } !== { celloutsig_0_5z[4:1], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_8z = in_data[157:150] | celloutsig_1_6z[14:7];
  assign celloutsig_0_1z = in_data[9:7] | celloutsig_0_0z[13:11];
  assign celloutsig_1_11z = celloutsig_1_4z[28] & celloutsig_1_8z[6];
  assign celloutsig_0_3z = ~^ celloutsig_0_0z[12:1];
  assign celloutsig_1_16z = { celloutsig_1_6z[19:18], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_2z } << { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:1] << celloutsig_0_0z[16:9];
  assign celloutsig_1_10z = { celloutsig_1_4z[19:3], celloutsig_1_7z } >> { celloutsig_1_4z[43:27], celloutsig_1_9z };
  assign celloutsig_1_4z = { in_data[174:133], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ~^ in_data[186:135];
  assign celloutsig_1_18z = celloutsig_1_6z[10:8] ^ { celloutsig_1_17z[2:1], celloutsig_1_1z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 20'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[59:40];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_17z = celloutsig_1_8z[6:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_21z = { celloutsig_0_11z[6:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_17z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
