Warning: bus naming style '' is not valid. (UCN-32)
set design_name "cpu"  ;  # Name of the design
cpu
# CONFIGURATION
# ==========================================================================
set TOOL_NAME "ICC"
ICC
# directory where tcl src is located 
set SCRIPTS_DIR "../../src/apr"
../../src/apr
# Configure design, libraries
# ==========================================================================
source ${SCRIPTS_DIR}/setup_nangate.tcl -echo
set results "results"
set reports "reports"
file mkdir ./$results
file mkdir ./$reports
# Project and design
# ==========================================================================
set CORNER "LOW"
# ICC runtime 
# ==========================================================================
# Silence the unholy number of warnings that are known to be harmless
#suppress_message "DPI-025"
#suppress_message "PSYN-485"
# Library setup
# ==========================================================================
set DESIGN_MW_LIB_NAME "design_lib"
# Logic libraries
set ADK_PATH [getenv "ADK_PATH"]
set TARGETCELLLIB_PATH "$ADK_PATH"
set ADDITIONAL_SEARCH_PATHS [list \
                                 "$TARGETCELLLIB_PATH"
                                ]
set TARGET_LIBS [list \
                     "stdcells-wc.db" \
                         "stdcells-bc.db" \
                    ]
#Used by sdc 
set ADDITIONAL_TARGET_LIBS {}
# RAM_16B_512.db}
set ADDITIONAL_SYMBOL_LIBS {}
set SYMBOL_LIB "stdcells.db"
set SYNOPSYS_SYNTHETIC_LIB "dw_foundation.sldb"
# Reference libraries
set MW_REFERENCE_LIBS "$ADK_PATH/stdcells.mwlib"
set MW_ADDITIONAL_REFERENCE_LIBS {}
# ./RAM_16B_512}
# # Worst case library
set LIB_WC_FILE   "stdcells-wc.db"
set LIB_WC_NAME   $LIB_WC_FILE:NangateOpenCellLibrary
# # Best case library
set LIB_BC_FILE   "stdcells-bc.db"
set LIB_BC_NAME   $LIB_BC_FILE:NangateOpenCellLibrary
# # Operating conditions
set LIB_WC_OPCON  "slow"
set LIB_BC_OPCON  "fast"
# Technology files
set MW_TECHFILE_PATH "$ADK_PATH"
set MW_TECHFILE "rtk-tech.tf"
# POWER NETWORK CONFIG
# ==========================================================================
set MESH_FILE "mesh.tpl"
set MESH_NAME "core_mesh"
#set CUSTOM_POWER_PLAN_SCRIPT "macro_power.tcl"
# FUNCTIONAL CONFIG
# ==========================================================================
set_route_zrt_common_options -global_max_layer_mode hard
if {$TOOL_NAME == "ICC"} {
    # Zroute and the common router do not respect macro blockage layers by default
    set_route_zrt_common_options \
        -read_user_metal_blockage_layer "true" \
        -wide_macro_pin_as_fat_wire "true"
}
set FILL_CELLS {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set TAP_CELLS {WELLTAP_X1}
set TIE_CELLS {LOGIC0_X1 LOGIC1_X1}
set ANTENNA_CELLS {ANTENNA_X1}
# RESULT GENERATION AND REPORTING
# ==========================================================================
set reports "reports" ; # Directory for reports
set results "results" ; # For generated design files
source ${SCRIPTS_DIR}/common_procs.tcl
source ${SCRIPTS_DIR}/library.tcl -echo
# SPECIFY LIBRARIES
# ==========================================================================
# Set library search path
set_app_var search_path [concat $search_path $ADDITIONAL_SEARCH_PATHS]
# Set the target libraries
set_app_var target_library "$TARGET_LIBS $ADDITIONAL_TARGET_LIBS"
# Set symbol library, link path, and link libs
set_app_var symbol_library "$SYMBOL_LIB"
if {[llength $ADDITIONAL_SYMBOL_LIBS] > 0} {
   set_app_var symbol_library "$symbol_library $ADDITIONAL_SYMBOL_LIBS"
} 
# Set symbol library, link path, and link libs
set_app_var link_path [list "*" $TARGET_LIBS]
set_app_var link_library "* $TARGET_LIBS $SYNOPSYS_SYNTHETIC_LIB"
if {[llength $ADDITIONAL_TARGET_LIBS] > 0} {
   set_app_var target_library "$target_library $ADDITIONAL_TARGET_LIBS"
   set_app_var link_path "$link_path $ADDITIONAL_TARGET_LIBS"
   set_app_var link_library "$link_library $ADDITIONAL_TARGET_LIBS"
}
# Set up tlu_plus files (for virtual route and post route extraction)
#set_tlu_plus_files \
#  -max_tluplus $MW_TLUPLUS_PATH/$MAX_TLUPLUS_FILE \
#  -min_tluplus $MW_TLUPLUS_PATH/$MIN_TLUPLUS_FILE \
#  -tech2itf_map $MW_TLUPLUS_PATH/$TECH2ITF_MAP_FILE
# Create a MW design lib and attach the reference lib and techfiles
if {[file isdirectory $DESIGN_MW_LIB_NAME]} {
  file delete -force $DESIGN_MW_LIB_NAME
}
if {[llength $MW_ADDITIONAL_REFERENCE_LIBS] > 0} {
  set ref_libs [list $MW_REFERENCE_LIBS $MW_ADDITIONAL_REFERENCE_LIBS] 
} else {
  set ref_libs [list $MW_REFERENCE_LIBS] 
}
extend_mw_layers
create_mw_lib $DESIGN_MW_LIB_NAME \
  -technology $MW_TECHFILE_PATH/$MW_TECHFILE \
  -mw_reference_library $ref_libs 
Start to load technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf has been loaded successfully.
open_mw_lib $DESIGN_MW_LIB_NAME
{design_lib}
# READ DESIGN
# ==========================================================================
# Read in the verilog, uniquify and save the CEL view.
import_designs $design_name.syn.v -format verilog -top $design_name
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:02, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'cpu.CEL' now...
Total number of cell instances: 23415
Total number of nets: 24980
Total number of ports: 137 (include 0 PG ports)
Total number of hierarchical cell instances: 9

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
1
link
1
# TIMING CONSTRAINTS
# ==========================================================================
read_sdc ./$design_name.syn.sdc
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/gtech.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/standard.sldb'
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Using operating conditions 'slow' found in library 'NangateOpenCellLibrary'.
Using operating conditions 'fast' found in library 'NangateOpenCellLibrary'.
Current design is 'cpu'.
Current design is 'cpu'.
 Info: hierarchy_separator was changed to /
1
check_timing
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# FLOORPLAN CREATION
# =========================================================================
# Create core shape and pin placement
source ${SCRIPTS_DIR}/floorplan.tcl -echo
# ==========================================================================
# GENERAL ROUTING PARAMETERS
# ==========================================================================
# Set Min/Max Routing Layers and routing directions
#Then, once routing layer preferences have been established, place pins.
# set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
#  set_pin_physical_constraints [all_inputs] \
#                   -side 1 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#  set_pin_physical_constraints [all_outputs] \
#                   -side 3 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#set_physical_constraints [all_inputs] \
#                    -side 1 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
#
#set_physical_constraints [all_outputs] \
#                    -side 3 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 23415 power ports and 23415 ground ports
derive_pg_connection
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 23415/23415
Unconnected power pins:           0/0

Other ground nets:                23415/23415
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
if {[file isfile pin_placement.txt]} {
    exec python3 $SCRIPTS_DIR/gen_pin_placement.py -t pin_placement.txt -o pin_placement.tcl
    }
if {[file isfile pin_placement.tcl]} {
    # Fix the pin metal layer change problem
    set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
    source pin_placement.tcl -echo
}
set_pin_physical_constraints -pin_name {clk} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 15.95
set_pin_physical_constraints -pin_name {reset} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 17.35
set_pin_physical_constraints -pin_name {A} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 15.96
Warning: Cell cpu does not have a port named {A} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {B} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 17.36
Warning: Cell cpu does not have a port named {B} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output1} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 15.96
Warning: Cell cpu does not have a port named {Output1} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output2} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 17.36
Warning: Cell cpu does not have a port named {Output2} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Status[2]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 15.95
Warning: Cell cpu does not have a port named {Status[2]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[1]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 17.35
Warning: Cell cpu does not have a port named {Status[1]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[0]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 18.75
Warning: Cell cpu does not have a port named {Status[0]} (PDC-001)
#### SET MODULE FLOORPLAN #####
create_bounds -name "fetchBound" -coordinate {14.0 14.0 64.0 570} fetch0
Information: The bound fetchBound is created successfully. (PSYN-129)
create_bounds -name "decodeBound" -coordinate {89.0 14.0 139.0 570} decode0
Information: The bound decodeBound is created successfully. (PSYN-129)
create_bounds -name "regfileBound" -coordinate {164.0 14.0 314.0 570} regfile0
Information: The bound regfileBound is created successfully. (PSYN-129)
create_bounds -name "execBound" -coordinate {339.0 14.0 539.0 570} exec0
Information: The bound execBound is created successfully. (PSYN-129)
#### SET FLOORPLAN VARIABLES ######
set CELL_HEIGHT 1.4
set CORE_WIDTH_IN_CELL_HEIGHTS  400
set CORE_HEIGHT_IN_CELL_HEIGHTS 400
set POWER_RING_CHANNEL_WIDTH [expr 10*$CELL_HEIGHT]
set CORE_WIDTH  [expr $CORE_WIDTH_IN_CELL_HEIGHTS * $CELL_HEIGHT]
set CORE_HEIGHT [expr $CORE_HEIGHT_IN_CELL_HEIGHTS * $CELL_HEIGHT]
create_floorplan -control_type width_and_height \
                 -core_width  $CORE_WIDTH \
                 -core_height $CORE_HEIGHT \
                 -core_aspect_ratio 1.50 \
                 -left_io2core $POWER_RING_CHANNEL_WIDTH \
                 -right_io2core $POWER_RING_CHANNEL_WIDTH \
                 -top_io2core $POWER_RING_CHANNEL_WIDTH \
                 -bottom_io2core $POWER_RING_CHANNEL_WIDTH \
                 -flip_first_row
9 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core aspect ratio adjusted to 1.000
Core Utilization adjusted to 0.099
Start to create wire tracks ...
GRC reference (25200,25200), dimensions (2800, 2800)
Number of terminals created: 137.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cpu               137
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.099
        Number Of Rows = 400
        Core Width = 559.93
        Core Height = 560
        Aspect Ratio = 1.000
        Double Back ON
        Flip First Row = YES
        Start From First Row = NO
Planner run through successfully.
Warning: Undo stack cleared by command 'create_floorplan' (HDUEDIT-104)
# Power straps are not created on the very top and bottom edges of the core, so to
# prevent cells (especially filler) from being placed there, later to create LVS
# errors, remove all the rows and then re-add them with offsets
cut_row -all
add_row \
   -within [get_attribute [get_core_area] bbox] \
   -top_offset $CELL_HEIGHT \
   -bottom_offset $CELL_HEIGHT
Info: created 398 rows.
#-flip_first_row \

### ADD STUFF HERE FOR THE MACRO PLACEMENT.
##### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set REGF "regfile0"
#  # Get height and width of RAM
#  set REGF_HEIGHT [get_attribute $RAM_16B_512 height]
#  set REGF_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set REGF_LLX [expr 30*$CELL_HEIGHT - 45]
#  set REGF_LLY [expr 30*$CELL_HEIGHT - 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set REGF_URX [expr $IRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set REGF_URY [expr $IRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $IRAM_16B_512_LLX ] [expr $IRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $IRAM_16B_512_LLX - $GUARD_SPACING] [expr $IRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $IRAM_16B_512_URX + $GUARD_SPACING] [expr $IRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# #### ADD STUFF HERE FOR THE MACRO PLACEMENT.
# ###### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "DMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set DRAM_16B_512_LLX [expr 30*$CELL_HEIGHT + 45]
#  set DRAM_16B_512_LLY [expr 30*$CELL_HEIGHT + 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set DRAM_16B_512_URX [expr $DRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set DRAM_16B_512_URY [expr $DRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $DRAM_16B_512_LLX ] [expr $DRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $DRAM_16B_512_LLX - $GUARD_SPACING] [expr $DRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $DRAM_16B_512_URX + $GUARD_SPACING] [expr $DRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# PHYSICAL POWER NETWORK
# ==========================================================================
save_mw_cel -as ${design_name}_prepns
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_prepns. (UIG-5)
Warning: Undo stack cleared by command 'save_mw_cel' (HDUEDIT-104)
1
source ${SCRIPTS_DIR}/power.tcl -echo
# Clean slate in case we are rerunning
remove_power_plan_regions -all
No power plan region is set.
# Create a power plan region for the core
set core_ppr_name "ppr_core"
create_power_plan_regions $core_ppr_name \
   -core
# Generate the power ring
# =============================
#Plan your power. The outer ring extends out to hit the pin and inner stripe shrinks to cover the core.
# Set the strategies for the rings
set hlay    metal6      ; # horizontal ring layer
set vlay    metal7      ; # vertical ring layer
set rw      3 ; # ring width
set vss_os  1.2 ; # offset relative to core edge
set vdd_os [expr $vss_os+ $rw + 2]; #offset of the vdd relative to the core edge. 
set vss_ring_strategy_name "vss_ring"
set vdd_ring_strategy_name "vdd_ring"
set_power_ring_strategy $vss_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VSS} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vss($hlay,$vlay,$rw,$vss_os)
set_power_ring_strategy $vdd_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VDD} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vdd($hlay,$vlay,$rw,$vdd_os)
# Constrain the core meshes
# =============================
#### FIRST BLOCK POWER METALS FROM ROUTING OVER YOUR RAM ######
# Grab the area for each RAM in your design. Create power plan region around them.
set RAM_cells [get_cells -regexp -hierarchical -filter "ref_name =~ RAM_16B_512"]
Warning: No cell objects matched '.*' (SEL-004)
# Create some lists defining macros with M4, and their regions. 
set m4_macros [concat $RAM_cells]
set m4_macro_regions {}
# Loop: Every RAM cell, create power plan region and expand.
set i 1
foreach_in_collection cell $m4_macros {
    set name1 macro_region_m4_$i
    create_power_plan_regions $name1 \
  -group_of_macros $cell \
  -expand [list $CELL_HEIGHT $CELL_HEIGHT] 
    lappend m4_macro_regions macro_region_m4_$i
    incr i 1
}
# Set power mesh blockage for RAM cells. 
lappend core_mesh_blockages [list \
          [list "power_plan_regions:" $m4_macro_regions] \
          [list "layers:" {metal1 metal2 metal3 metal4}] \
         ]
# Specify the mesh (only reaches to up to the core boundary)
set num_m1m2 [expr int($CORE_HEIGHT_IN_CELL_HEIGHTS/2)]
set mesh_strategy_name "mesh"
set_power_plan_strategy $mesh_strategy_name \
    -power_plan_regions $core_ppr_name \
    -nets {VDD VSS} \
    -extension { {nets:"VDD VSS"} {stop: outermost_ring} } \
    -template ${SCRIPTS_DIR}/${MESH_FILE}:${MESH_NAME}(0,$num_m1m2) \
    -blockage $core_mesh_blockages
# Create the core rings
compile_power_plan -ring -strategy $vss_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.09 seconds
Ring synthesis begins...
Ring synthesis took     0.01 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

23415 cells out of bound
Committing ring took     0.06 seconds
Ring is created successfully.
compile_power_plan -ring -strategy $vdd_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.10 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

23415 cells out of bound
Committing ring took     0.07 seconds
Ring is created successfully.
# Compile the power mesh
compile_power_plan -strategy $mesh_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.09 seconds
Power plan synthesis begins...
Power plan synthesis took     0.68 seconds
Committing power straps begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

23415 cells out of bound
Committing power straps took     4.65 seconds
Power network is created successfully.
create_preroute_vias \
   -nets {VDD VSS} \
   -from_object_strap \
   -to_object_strap \
   -from_layer metal2 \
   -to_layer   metal1 \
   -advanced_via_rule
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

23415 cells out of bound
Totally 399 vias are created

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      344M Data =        4M
1
# PLACEMENT OPTIMIZATION
# ==========================================================================
save_mw_cel -as ${design_name}_preplaceopt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preplaceopt. (UIG-5)
1
source ${SCRIPTS_DIR}/placeopt.tcl -echo
# PLACEMENT OPTIMIZATION
# ================================
add_tap_cell_array -master_cell_name WELLTAP_X1 -distance 80 \
   -ignore_soft_blockage false -connect_power_name VDD -connect_ground_name VSS \
   -respect_keepout -pattern stagger_every_other_row -tap_cell_identifier WELLTAP
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
-respect keepout margins-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    23415 placeable cells
    0 cover cells
    137 IO cells/pins
    23552 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = horizontal
... first tap cell name is tapfiller!WELLTAP!WELLTAP_X1!0
Total 2800 array taps inserted successfully
Information: PG PORT PUNCHING: Number of ports connected:                5600 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  5600 (MW-339)
# Optimize
set place_opt_args "-effort low -congestion"
echo "place_opt $place_opt_args"
place_opt -effort low -congestion
eval "place_opt $place_opt_args"
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1147860 1145200) is different from CEL Core Area (28000 28000) (1147860 1148000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.05 0.05 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.053 0.053 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4e-06 4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 646

 Processing Buffer Trees ... 

    [65]  10% ...
    [130]  20% ...
    [195]  30% ...
    [260]  40% ...
    [325]  50% ...
    [390]  60% ...
Warning: New port 'regfile0/IN0' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[3]'. (PSYN-850)
Warning: New port 'regfile0/IN1' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[2]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN0' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg1Dec[2]'. (PSYN-850)
Warning: New port 'regfile0/IN2' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[4]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN1' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg1Dec[4]'. (PSYN-850)
    [455]  70% ...
Warning: New port 'regfile0/IN3' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/rb_addr[2]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN2' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg2Dec[2]'. (PSYN-850)
Warning: New port 'regfile0/IN4' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/rb_addr[4]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN3' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg2Dec[4]'. (PSYN-850)
    [520]  80% ...
    [585]  90% ...
Warning: New port 'decode0/IN0' is generated to sub_module 'decode0' as an additional of original port 'decode0/inst[30]'. (PSYN-850)
    [646] 100% Done ...


Information: Automatic high-fanout synthesis deletes 806 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 679 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : metal9
    Derived Maximum Upper Layer   : metal10
  ------------------------------------------
  Total 186 nets to be assigned.
  Total 3 nets assigned with min/max constraint.
  Total 3 nets assigned with min/max constraint by tool.
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)

  Design  WNS: 8.59  TNS: 135.78  Number of Violating Paths: 42

  Nets with DRC Violations: 2
  Total moveable cell area: 31695.5
  Total fixed cell area: 0.0
  Total physical cell area: 31695.5
  Core area: (28000 28000 1147860 1148000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   31695.5      8.59     135.8     642.9                          
    0:00:28   31697.1      8.59     135.8     642.2                          


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   31697.1      8.59     135.8     642.2                          
  
Fixing max_transition rule(DRC-101)

    0:00:28   31697.1      8.59     135.8     642.2                          
    0:00:28   31698.7      8.59     135.8     642.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   31698.7      8.59     135.8     642.0                          
    0:00:31   31789.7      7.55     125.3     642.0 exec0/alu_out_reg_0_/D   
    0:00:31   31875.6      7.19     120.8     640.0 exec0/alu_out_reg_0_/D   
    0:00:32   31944.5      7.04     119.1     640.0 exec0/alu_out_reg_0_/D   
    0:00:33   31991.8      6.91     117.8     640.0 exec0/alu_out_reg_0_/D   
    0:00:33   32050.9      6.80     116.4     640.0 exec0/alu_out_reg_0_/D   
    0:00:34   32095.0      6.67     115.6     640.0 exec0/alu_out_reg_0_/D   
    0:00:35   32139.4      6.61     114.8     640.0 exec0/alu_out_reg_0_/D   
    0:00:35   32185.7      6.55     114.2     637.3 exec0/alu_out_reg_0_/D   
    0:00:36   32232.0      6.47     113.6     637.3 exec0/alu_out_reg_0_/D   
    0:00:37   32257.6      6.43     113.0     637.3 exec0/alu_out_reg_0_/D   
    0:00:37   32284.2      6.39     112.7     637.3 exec0/alu_out_reg_0_/D   
    0:00:38   32316.3      6.33     112.5     637.3 exec0/alu_out_reg_0_/D   
    0:00:38   32339.5      6.31     112.3     637.3 exec0/alu_out_reg_0_/D   
    0:00:39   32351.2      6.30     112.3     637.3 exec0/alu_out_reg_0_/D   
    0:00:39   32372.5      6.29     112.1     637.3 exec0/alu_out_reg_0_/D   
    0:00:40   32394.3      6.26     111.8     637.3 exec0/alu_out_reg_0_/D   
    0:00:40   32415.0      6.23     111.5     637.3 exec0/alu_out_reg_0_/D   
    0:00:41   32426.5      6.22     111.4     637.3 exec0/alu_out_reg_0_/D   
    0:00:41   32456.5      6.18     111.1     637.3 exec0/alu_out_reg_0_/D   
    0:00:42   32491.1      6.15     110.6     637.3 exec0/alu_out_reg_0_/D   
    0:00:42   32528.6      6.12     110.2     637.3 exec0/alu_out_reg_0_/D   
    0:00:43   32563.5      6.09     109.8     637.3 exec0/alu_out_reg_0_/D   
    0:00:43   32576.8      6.08     109.7     637.3 exec0/alu_out_reg_0_/D   
    0:00:44   32607.6      6.04     109.5     629.3 exec0/alu_out_reg_0_/D   
    0:00:44   32624.6      6.03     109.3     629.3 exec0/alu_out_reg_0_/D   
    0:00:45   32654.2      6.01     108.9     617.3 exec0/alu_out_reg_0_/D   
    0:00:46   32678.9      5.98     108.7     613.3 exec0/alu_out_reg_0_/D   
    0:00:46   32706.8      5.95     108.6     613.3 exec0/alu_out_reg_0_/D   
    0:00:47   32734.8      5.94     108.5     613.3 exec0/alu_out_reg_0_/D   
    0:00:47   32764.3      5.92     108.3     611.3 exec0/alu_out_reg_0_/D   
    0:00:48   32783.2      5.89     108.1     607.3 exec0/alu_out_reg_0_/D   
    0:00:48   32808.7      5.86     107.9     607.3 exec0/alu_out_reg_0_/D   
    0:00:49   32838.0      5.82     107.3     607.3 exec0/alu_out_reg_0_/D   
    0:00:49   32871.2      5.80     107.1     607.3 exec0/alu_out_reg_0_/D   
    0:00:50   32908.7      5.78     106.8     599.3 exec0/alu_out_reg_0_/D   
    0:00:50   32925.2      5.77     106.7     599.3 exec0/alu_out_reg_0_/D   
    0:00:51   32948.6      5.76     106.5     599.3 exec0/alu_out_reg_0_/D   
    0:00:51   32965.9      5.74     106.4     599.3 exec0/alu_out_reg_0_/D   
    0:00:52   32984.5      5.74     106.3     599.3 exec0/alu_out_reg_0_/D   
    0:00:52   33007.1      5.73     107.6     594.3 exec0/alu_out_reg_0_/D   
    0:00:53   33050.0      5.70     107.3     594.3 exec0/alu_out_reg_0_/D   
    0:00:53   33071.5      5.69     107.2     594.3 exec0/alu_out_reg_0_/D   
    0:00:54   33106.6      5.68     107.1     593.3 exec0/alu_out_reg_0_/D   
    0:00:55   33122.3      5.67     106.9     593.3 exec0/alu_out_reg_0_/D   
    0:00:55   33134.0      5.65     106.7     593.3 exec0/alu_out_reg_0_/D   
    0:00:55   33158.2      5.64     106.6     593.3 exec0/alu_out_reg_0_/D   
    0:00:56   33174.7      5.63     106.5     593.3 exec0/alu_out_reg_0_/D   
    0:00:56   33184.6      5.62     106.4     590.3 exec0/alu_out_reg_0_/D   
    0:00:57   33214.9      5.61     106.2     586.3 exec0/alu_out_reg_0_/D   
    0:00:57   33227.1      5.59     106.1     586.3 exec0/alu_out_reg_0_/D   
    0:00:58   33242.0      5.59     106.0     586.3 exec0/alu_out_reg_0_/D   
    0:00:58   33249.7      5.57     105.9     586.3 exec0/alu_out_reg_0_/D   
    0:00:59   33263.8      5.55     105.2     586.3 exec0/alu_out_reg_0_/D   
    0:00:59   33281.7      5.54     105.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:00   33294.7      5.54     105.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:00   33301.3      5.53     104.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:00   33320.0      5.52     104.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:01   33341.8      5.51     104.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:01   33360.1      5.50     104.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:02   33377.7      5.49     104.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:02   33402.9      5.49     104.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:03   33421.6      5.47     104.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:03   33433.5      5.46     104.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:04   33439.1      5.46     104.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:04   33452.7      5.45     104.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:04   33466.8      5.44     104.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:05   33472.1      5.44     104.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:05   33479.6      5.44     104.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:05   33483.8      5.44     104.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:06   33486.7      5.43     104.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:06   33500.0      5.43     104.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:06   33503.2      5.43     104.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:07   33512.3      5.43     104.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:07   33526.9      5.42     103.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:07   33550.0      5.42     103.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:08   33556.2      5.41     103.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:08   33566.8      5.40     103.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:09   33585.2      5.40     103.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:09   33593.7      5.39     103.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:09   33601.1      5.39     103.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:10   33614.4      5.39     103.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:10   33621.3      5.38     103.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:11   33631.2      5.38     103.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:11   33646.3      5.38     103.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:11   33649.8      5.37     103.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:12   33649.5      5.37     103.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:12   33655.9      5.37     103.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:12   33676.4      5.36     103.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:13   33690.0      5.36     103.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:13   33693.4      5.35     103.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:14   33711.5      5.35     103.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:14   33730.1      5.35     103.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:14   33733.1      5.35     103.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:15   33743.4      5.34     103.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:15   33752.5      5.34     103.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:15   33752.7      5.34     103.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:16   33762.3      5.33     103.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:16   33767.6      5.33     103.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:16   33779.3      5.33     103.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:17   33800.1      5.32     103.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:17   33809.7      5.32     102.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:17   33822.4      5.32     102.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:18   33835.5      5.32     102.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:18   33850.6      5.31     102.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:19   33863.1      5.30     102.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:19   33878.6      5.30     102.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:19   33889.2      5.30     102.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:19   33891.9      5.29     102.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:20   33897.2      5.29     102.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:20   33910.5      5.29     102.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:20   33926.2      5.28     102.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:21   33936.3      5.28     102.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:21   33955.4      5.27     102.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:22   33962.9      5.27     102.6     586.3 exec0/alu_out_reg_0_/D   
    0:01:22   33968.7      5.27     102.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:22   33968.2      5.27     102.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:22   33971.7      5.26     102.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:23   33975.6      5.26     102.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:23   33988.7      5.26     102.5     586.3 exec0/alu_out_reg_0_/D   
    0:01:23   34008.1      5.25     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:24   34015.8      5.25     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:24   34028.6      5.25     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:24   34040.6      5.25     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:25   34041.6      5.24     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:25   34045.3      5.24     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:25   34068.5      5.24     102.4     586.3 exec0/alu_out_reg_0_/D   
    0:01:26   34078.6      5.23     102.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:26   34085.2      5.23     102.3     586.3 exec0/alu_out_reg_0_/D   
    0:01:27   34100.7      5.22     102.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:27   34122.5      5.22     102.2     586.3 exec0/alu_out_reg_0_/D   
    0:01:28   34152.3      5.21     102.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:29   34154.7      5.21     102.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:29   34155.5      5.21     102.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:29   34163.2      5.20     102.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:29   34166.6      5.20     102.1     586.3 exec0/alu_out_reg_0_/D   
    0:01:30   34164.8      5.20     102.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:30   34167.7      5.19     102.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:30   34172.0      5.19     102.0     586.3 exec0/alu_out_reg_0_/D   
    0:01:30   34175.7      5.19     101.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:30   34175.4      5.18     101.9     586.3 exec0/alu_out_reg_0_/D   
    0:01:31   34181.5      5.17     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:31   34183.1      5.17     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:31   34183.9      5.17     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:31   34187.9      5.17     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:32   34196.7      5.16     101.7     586.3 exec0/alu_out_reg_0_/D   
    0:01:32   34200.9      5.16     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:32   34208.7      5.16     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:32   34210.3      5.15     101.8     586.3 exec0/alu_out_reg_0_/D   
    0:01:32   34212.1      5.15     101.8     587.3 exec0/alu_out_reg_0_/D   
    0:01:33   34215.6      5.15     101.7     607.3 exec0/alu_out_reg_0_/D   
    0:01:33   34223.6      5.15     101.7     607.3 exec0/alu_out_reg_0_/D   
    0:01:33   34223.0      5.15     101.7     607.3 exec0/alu_out_reg_0_/D   
    0:01:33   34231.8      5.14     101.7     607.3 exec0/alu_out_reg_0_/D   
    0:01:34   34236.6      5.12     100.1     612.3 exec0/alu_out_reg_0_/D   
    0:01:34   34238.2      5.11     100.0     612.3 exec0/alu_out_reg_0_/D   
    0:01:34   34236.6      5.10      99.9     612.3 exec0/alu_out_reg_0_/D   
    0:01:35   34244.3      5.09      99.8     643.0 exec0/alu_out_reg_0_/D   
    0:01:35   34252.3      5.04      99.4     640.0 exec0/alu_out_reg_0_/D   
    0:01:36   34252.6      5.04      99.4     640.0 exec0/alu_out_reg_0_/D   
    0:01:36   34272.2      5.04      99.3     641.5 exec0/alu_out_reg_0_/D   
    0:01:36   34290.1      5.03      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:37   34296.4      5.02      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:37   34298.8      5.02      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:37   34306.0      5.02      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:37   34315.1      5.02      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:38   34316.9      5.02      99.2     642.5 exec0/alu_out_reg_0_/D   
    0:01:38   34322.2      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:38   34322.5      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:38   34327.0      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:38   34330.2      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:39   34333.2      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:39   34337.4      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:39   34341.1      5.01      99.1     642.5 exec0/alu_out_reg_0_/D   
    0:01:39   34351.2      5.00      99.0     642.5 exec0/alu_out_reg_0_/D   
    0:01:40   34356.0      5.00      99.0     642.5 exec0/alu_out_reg_0_/D   
    0:01:40   34356.3      5.00      99.0     642.5 exec0/alu_out_reg_0_/D   
    0:01:40   34356.0      4.99      99.0     642.5 exec0/alu_out_reg_0_/D   
    0:01:40   34356.3      4.99      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:41   34362.7      4.99      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:41   34370.7      4.99      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:41   34376.0      4.99      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:41   34382.6      4.99      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:42   34393.3      4.98      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:42   34397.5      4.98      98.9     642.5 exec0/alu_out_reg_0_/D   
    0:01:42   34410.6      4.98      98.8     642.5 exec0/alu_out_reg_0_/D   
    0:01:42   34412.4      4.98      98.8     642.5 exec0/alu_out_reg_0_/D   
    0:01:42   34415.9      4.97      98.8     643.5 exec0/alu_out_reg_0_/D   
    0:01:43   34423.6      4.97      98.8     643.5 exec0/alu_out_reg_0_/D   
    0:01:43   34424.9      4.97      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:43   34439.0      4.97      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:44   34442.5      4.97      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:44   34442.5      4.97      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:44   34448.9      4.96      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:44   34455.2      4.96      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:44   34461.6      4.96      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:45   34465.6      4.96      98.7     643.5 exec0/alu_out_reg_0_/D   
    0:01:45   34476.8      4.96      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:45   34476.5      4.96      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:45   34476.5      4.96      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:45   34479.5      4.95      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:46   34484.0      4.95      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:46   34484.2      4.95      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:46   34488.2      4.95      98.6     643.5 exec0/alu_out_reg_0_/D   
    0:01:47   34495.7      4.94      98.5     637.5 exec0/alu_out_reg_0_/D   
    0:01:47   34489.0      4.93      98.4     685.0 exec0/alu_out_reg_0_/D   
    0:01:47   34492.0      4.93      98.4     670.0 exec0/alu_out_reg_0_/D   
    0:01:48   34500.2      4.92      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:48   34511.9      4.92      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:48   34513.5      4.92      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:48   34517.2      4.92      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:48   34522.8      4.92      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:49   34528.4      4.91      98.3     670.0 exec0/alu_out_reg_0_/D   
    0:01:49   34539.0      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:49   34542.0      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:49   34546.2      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:50   34552.1      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:50   34553.1      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:50   34553.1      4.91      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:50   34562.4      4.90      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:50   34563.2      4.90      98.2     670.0 exec0/alu_out_reg_0_/D   
    0:01:51   34574.4      4.90      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:51   34577.9      4.90      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:51   34582.7      4.90      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:51   34578.1      4.90      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:52   34580.3      4.90      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:52   34588.5      4.89      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:52   34594.9      4.89      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:52   34599.7      4.89      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:52   34603.1      4.88      98.1     670.0 exec0/alu_out_reg_0_/D   
    0:01:53   34603.7      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:53   34604.2      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:53   34605.0      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:53   34608.2      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:53   34616.4      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:54   34619.4      4.87      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:54   34622.0      4.86      98.0     670.0 exec0/alu_out_reg_0_/D   
    0:01:54   34628.9      4.86      97.9     670.0 exec0/alu_out_reg_0_/D   
    0:01:54   34634.0      4.86      97.9     670.0 exec0/alu_out_reg_0_/D   
    0:01:55   34638.0      4.86      97.9     670.0 exec0/alu_out_reg_0_/D   
    0:01:55   34640.6      4.86      97.9     670.0 exec0/alu_out_reg_0_/D   
    0:01:55   34644.9      4.86      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:55   34650.2      4.85      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:56   34662.7      4.85      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:56   34664.1      4.85      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:56   34666.2      4.84      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:56   34669.4      4.84      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:57   34675.0      4.84      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:58   34680.3      4.84      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:58   34683.2      4.83      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:58   34689.1      4.83      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:58   34689.1      4.83      97.8     670.0 exec0/alu_out_reg_0_/D   
    0:01:58   34689.1      4.83      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:01:59   34696.5      4.83      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:01:59   34701.3      4.83      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:01:59   34706.6      4.83      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:01:59   34711.7      4.83      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:02:00   34711.4      4.82      97.7     670.0 exec0/alu_out_reg_0_/D   
    0:02:00   34719.4      4.82      97.7     668.0 exec0/alu_out_reg_0_/D   
    0:02:00   34719.9      4.82      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34723.6      4.82      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34727.4      4.81      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34726.0      4.81      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34727.1      4.81      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34736.1      4.81      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:01   34735.3      4.81      97.6     668.0 exec0/alu_out_reg_0_/D   
    0:02:02   34745.2      4.80      97.5     668.0 exec0/alu_out_reg_0_/D   
    0:02:02   34747.8      4.80      97.5     668.0 exec0/alu_out_reg_0_/D   
    0:02:02   34749.7      4.80      97.5     668.0 exec0/alu_out_reg_0_/D   
    0:02:02   34759.0      4.80      97.4     668.0 exec0/alu_out_reg_0_/D   
    0:02:03   34767.0      4.79      97.4     668.0 exec0/alu_out_reg_0_/D   
    0:02:03   34771.5      4.79      97.4     668.0 exec0/alu_out_reg_0_/D   
    0:02:03   34778.7      4.79      97.4     668.0 exec0/alu_out_reg_0_/D   
    0:02:03   34781.1      4.78      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:04   34784.8      4.78      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:04   34779.0      4.78      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:04   34780.6      4.78      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:04   34779.8      4.78      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:05   34782.7      4.77      97.3     668.0 exec0/alu_out_reg_0_/D   
    0:02:05   34785.9      4.77      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:05   34788.5      4.77      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:05   34788.5      4.77      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34790.4      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34790.9      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34793.6      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34794.7      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34796.0      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:06   34803.7      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:07   34812.0      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:07   34820.7      4.76      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:07   34822.3      4.75      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:07   34822.6      4.75      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:08   34825.0      4.75      97.2     668.0 exec0/alu_out_reg_0_/D   
    0:02:08   34828.4      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:08   34834.0      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:08   34834.3      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:08   34838.0      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34848.9      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34848.9      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34848.9      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34851.9      4.75      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34856.1      4.74      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:09   34859.6      4.74      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:10   34861.2      4.74      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:10   34866.7      4.74      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:10   34868.6      4.74      97.1     668.0 exec0/alu_out_reg_0_/D   
    0:02:10   34876.9      4.74      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:11   34880.0      4.74      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:11   34889.9      4.74      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:11   34895.5      4.74      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:11   34895.5      4.74      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:11   34900.0      4.73      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:12   34903.7      4.73      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:12   34906.9      4.73      97.0     668.0 exec0/alu_out_reg_0_/D   
    0:02:12   34919.9      4.73      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:12   34926.9      4.73      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:12   34929.5      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:13   34932.2      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:13   34934.8      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:13   34935.1      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:13   34938.3      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:14   34939.6      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:14   34941.0      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:14   34948.1      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:14   34952.4      4.72      96.9     668.0 exec0/alu_out_reg_0_/D   
    0:02:14   34959.6      4.71      96.8     668.0 exec0/alu_out_reg_0_/D   
    0:02:15   34960.1      4.71      96.8     668.0 exec0/alu_out_reg_0_/D   
    0:02:15   34959.8      4.71      96.8     668.0 exec0/alu_out_reg_0_/D   
    0:02:15   34959.0      4.71      96.8     668.0 exec0/alu_out_reg_0_/D   
    0:02:15   34964.1      4.71      96.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:16   34964.4      4.71      96.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:16   34964.6      4.71      96.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:16   34970.0      4.70      96.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:16   34973.9      4.70      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:16   34978.5      4.70      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:17   34982.5      4.70      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:17   34986.2      4.69      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:17   34986.4      4.69      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:17   34992.8      4.69      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:17   34998.9      4.69      96.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:18   35004.8      4.69      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:18   35005.6      4.69      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:18   35006.4      4.69      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:18   35011.5      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:19   35013.8      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:19   35013.6      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:19   35014.9      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:19   35021.6      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:19   35022.9      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:20   35030.9      4.68      96.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:20   35034.3      4.68      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:20   35042.8      4.68      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:20   35042.6      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35043.4      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35045.5      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35043.9      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35046.8      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35049.5      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:21   35055.9      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:22   35056.4      4.67      96.5     670.2 exec0/alu_out_reg_0_/D   
    0:02:22   35059.6      4.66      96.4     670.2 exec0/alu_out_reg_0_/D   
    0:02:22   35065.4      4.66      96.4     670.2 exec0/alu_out_reg_0_/D   
    0:02:23   35072.6      4.65      96.4     670.2 exec0/alu_out_reg_0_/D   
    0:02:23   35073.4      4.65      96.3     670.2 exec0/alu_out_reg_0_/D   
    0:02:23   35079.3      4.64      96.3     670.2 exec0/alu_out_reg_0_/D   
    0:02:23   35080.9      4.64      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:24   35080.9      4.64      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:24   35081.7      4.64      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:24   35083.3      4.64      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:24   35085.9      4.63      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:24   35096.0      4.63      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35105.3      4.63      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35105.9      4.63      96.2     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35107.5      4.63      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35112.5      4.62      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35118.9      4.62      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:25   35124.2      4.62      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:26   35129.8      4.62      96.1     670.2 exec0/alu_out_reg_1_/D   
    0:02:26   35133.3      4.62      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:26   35138.6      4.61      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:27   35149.5      4.61      96.1     670.2 exec0/alu_out_reg_1_/D   
    0:02:27   35155.4      4.61      96.1     670.2 exec0/alu_out_reg_0_/D   
    0:02:27   35162.3      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:27   35164.7      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:28   35171.6      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:28   35174.0      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:28   35177.2      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:28   35182.8      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:28   35184.1      4.60      96.0     670.2 exec0/alu_out_reg_0_/D   
    0:02:29   35185.7      4.60      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:29   35194.5      4.60      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:29   35197.9      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:29   35200.8      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:30   35208.8      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:30   35207.8      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:30   35209.9      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:30   35211.5      4.59      95.9     670.2 exec0/alu_out_reg_0_/D   
    0:02:30   35213.3      4.58      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:31   35220.0      4.58      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:31   35226.1      4.58      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:31   35229.0      4.58      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:31   35232.0      4.58      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:32   35235.4      4.57      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:32   35236.0      4.57      95.8     670.2 exec0/alu_out_reg_0_/D   
    0:02:32   35240.2      4.57      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:32   35246.3      4.57      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:33   35249.8      4.57      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:33   35254.0      4.56      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:33   35255.4      4.56      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:33   35257.5      4.56      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:34   35261.5      4.56      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:34   35262.3      4.56      95.7     670.2 exec0/alu_out_reg_0_/D   
    0:02:34   35262.8      4.56      95.6     670.2 exec0/alu_out_reg_0_/D   
    0:02:34   35274.8      4.55      95.6     671.2 exec0/alu_out_reg_0_/D   
    0:02:35   35274.8      4.55      95.6     671.2 exec0/alu_out_reg_0_/D   
    0:02:35   35287.6      4.55      95.6     665.2 exec0/alu_out_reg_0_/D   
    0:02:35   35290.5      4.54      95.5     665.2 exec0/alu_out_reg_0_/D   
    0:02:36   35291.0      4.54      95.5     665.2 exec0/alu_out_reg_0_/D   
    0:02:36   35302.7      4.54      95.5     665.2 exec0/alu_out_reg_0_/D   
    0:02:36   35302.7      4.54      95.5     665.2 exec0/alu_out_reg_0_/D   
    0:02:36   35303.3      4.54      95.5     665.2 exec0/alu_out_reg_0_/D   
    0:02:37   35316.6      4.53      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:37   35316.3      4.53      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:38   35321.1      4.53      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:38   35325.9      4.52      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:38   35326.7      4.52      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:38   35333.0      4.52      95.4     665.2 exec0/alu_out_reg_0_/D   
    0:02:39   35341.8      4.52      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:39   35344.0      4.52      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:39   35351.7      4.51      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:39   35352.7      4.51      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:40   35359.4      4.51      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:40   35353.0      4.50      95.3     665.2 exec0/alu_out_reg_0_/D   
    0:02:40   35359.4      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:40   35363.4      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:41   35362.6      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:41   35363.6      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:41   35363.6      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:41   35381.2      4.50      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:42   35383.6      4.49      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:42   35383.6      4.49      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:42   35386.5      4.49      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:42   35388.9      4.49      95.2     665.2 exec0/alu_out_reg_0_/D   
    0:02:42   35392.1      4.49      95.1     665.2 exec0/alu_out_reg_0_/D   
    0:02:43   35401.1      4.49      95.1     665.2 exec0/alu_out_reg_0_/D   
    0:02:43   35404.9      4.49      95.1     665.2 exec0/alu_out_reg_0_/D   
    0:02:43   35410.2      4.48      95.1     665.2 exec0/alu_out_reg_0_/D   
    0:02:43   35411.8      4.48      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:44   35414.2      4.48      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:44   35414.2      4.48      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:44   35417.9      4.48      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:44   35420.8      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:45   35423.0      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:45   35425.9      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:45   35426.9      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:45   35429.1      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:45   35434.9      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:46   35436.0      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:46   35432.8      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:46   35433.3      4.47      95.0     665.2 exec0/alu_out_reg_0_/D   
    0:02:46   35435.7      4.46      94.9     665.2 exec0/alu_out_reg_0_/D   
    0:02:47   35446.6      4.46      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:47   35457.5      4.46      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:47   35467.4      4.46      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:48   35469.8      4.46      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:48   35471.1      4.46      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:48   35475.1      4.45      94.9     662.2 exec0/alu_out_reg_0_/D   
    0:02:48   35475.1      4.45      94.9     663.2 exec0/alu_out_reg_0_/D   
    0:02:48   35483.9      4.45      94.9     663.2 exec0/alu_out_reg_0_/D   
    0:02:49   35488.7      4.45      94.9     663.2 exec0/alu_out_reg_0_/D   
    0:02:49   35486.0      4.45      94.9     663.2 exec0/alu_out_reg_0_/D   
    0:02:49   35488.4      4.45      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:49   35490.8      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:49   35492.6      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:50   35496.9      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:50   35497.4      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:50   35500.9      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:50   35507.5      4.44      94.8     663.2 exec0/alu_out_reg_0_/D   
    0:02:50   35512.1      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:51   35516.1      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:51   35528.0      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:51   35532.0      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:51   35531.5      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:52   35531.2      4.43      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:52   35532.8      4.42      94.7     663.2 exec0/alu_out_reg_0_/D   
    0:02:52   35534.9      4.42      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:52   35542.7      4.42      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:53   35545.6      4.42      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:53   35550.4      4.42      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:53   35550.6      4.42      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:53   35554.1      4.41      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:53   35559.4      4.41      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:54   35558.9      4.41      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:54   35561.8      4.41      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:54   35563.4      4.41      94.6     663.2 exec0/alu_out_reg_0_/D   
    0:02:54   35561.0      4.41      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:54   35562.3      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:55   35565.0      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:55   35573.0      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:55   35582.0      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:55   35586.3      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:56   35586.8      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:56   35591.6      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:56   35593.7      4.40      94.5     663.2 exec0/alu_out_reg_0_/D   
    0:02:56   35582.6      4.40      94.5     685.5 exec0/alu_out_reg_0_/D   
    0:02:56   35588.1      4.40      94.5     693.6 exec0/alu_out_reg_0_/D   
    0:02:56   35588.4      4.39      94.5     693.6 exec0/alu_out_reg_0_/D   
    0:02:57   35593.5      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:57   35595.9      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:57   35600.1      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:57   35603.0      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:58   35605.2      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:58   35609.4      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:58   35615.3      4.39      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:58   35618.7      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:58   35620.3      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:59   35620.6      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:59   35623.0      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:59   35638.9      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:59   35639.5      4.38      94.4     693.6 exec0/alu_out_reg_0_/D   
    0:02:59   35646.9      4.38      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:00   35653.0      4.38      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:00   35655.2      4.37      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:00   35661.0      4.37      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:01   35666.9      4.37      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:01   35669.5      4.37      94.3     693.6 exec0/alu_out_reg_0_/D   
    0:03:01   35673.0      4.37      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:01   35681.2      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:01   35680.7      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:02   35683.4      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:02   35682.8      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:02   35686.6      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:02   35688.2      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:02   35680.4      4.36      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:03   35691.1      4.35      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:03   35692.9      4.35      94.2     693.6 exec0/alu_out_reg_0_/D   
    0:03:03   35695.3      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:03   35696.7      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:04   35696.7      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:04   35698.5      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:04   35701.5      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:04   35709.7      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:04   35711.3      4.35      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:05   35717.4      4.34      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:05   35718.2      4.34      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:05   35713.7      4.34      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:05   35717.7      4.34      94.1     693.6 exec0/alu_out_reg_0_/D   
    0:03:06   35724.6      4.34      94.0     693.6 exec0/alu_out_reg_0_/D   
    0:03:06   35732.8      4.34      94.0     693.6 exec0/alu_out_reg_0_/D   
    0:03:06   35733.9      4.33      94.0     693.6 exec0/alu_out_reg_0_/D   
    0:03:06   35740.6      4.33      94.0     693.6 exec0/alu_out_reg_0_/D   
    0:03:07   35744.3      4.32      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:07   35758.6      4.32      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:07   35759.7      4.32      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:07   35762.9      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:08   35761.6      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:08   35766.6      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:08   35767.2      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:08   35779.1      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:08   35784.4      4.31      93.9     693.6 exec0/alu_out_reg_0_/D   
    0:03:09   35789.5      4.31      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:09   35790.6      4.31      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:09   35793.8      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:09   35797.5      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:09   35802.5      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:10   35806.0      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:10   35811.3      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:10   35816.6      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:10   35818.2      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:10   35823.0      4.30      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:11   35827.0      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:11   35838.2      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:11   35838.2      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:11   35839.8      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:11   35844.8      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:12   35851.2      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:12   35857.3      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:12   35860.5      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:12   35864.0      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:12   35867.2      4.29      93.8     693.6 exec0/alu_out_reg_0_/D   
    0:03:13   35865.8      4.29      93.7     693.6 exec0/alu_out_reg_0_/D   
    0:03:13   35872.0      4.29      93.7     693.6 exec0/alu_out_reg_0_/D   
    0:03:13   35879.1      4.29      93.7     693.6 exec0/alu_out_reg_0_/D   
    0:03:13   35881.8      4.28      93.7     693.6 exec0/alu_out_reg_0_/D   
    0:03:14   35893.2      4.28      93.7     693.6 exec0/alu_out_reg_0_/D   
    0:03:14   35893.5      4.28      93.7     692.6 exec0/alu_out_reg_0_/D   
    0:03:14   35900.7      4.28      93.7     692.6 exec0/alu_out_reg_0_/D   
    0:03:14   35908.7      4.27      93.7     692.6 exec0/alu_out_reg_0_/D   
    0:03:14   35912.7      4.27      93.7     692.6 exec0/alu_out_reg_0_/D   
    0:03:15   35915.9      4.27      93.7     692.6 exec0/alu_out_reg_0_/D   
    0:03:15   35922.5      4.27      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:15   35923.6      4.27      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:15   35931.3      4.27      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:16   35933.4      4.27      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:16   35942.2      4.27      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:16   35949.6      4.26      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:16   35946.2      4.26      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:16   35948.8      4.26      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:17   35957.1      4.26      93.6     692.6 exec0/alu_out_reg_0_/D   
    0:03:17   35959.5      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:17   35962.7      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:17   35964.5      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:18   35970.1      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:18   35976.0      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:18   35977.0      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:18   35977.6      4.25      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:19   35981.6      4.24      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:19   35983.4      4.24      93.5     692.6 exec0/alu_out_reg_0_/D   
    0:03:19   35985.8      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:19   35981.6      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:20   35984.7      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:20   35985.0      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:20   35986.3      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35986.9      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35985.3      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35988.2      4.24      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35989.5      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35991.9      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:21   35996.2      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:22   35996.7      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:22   35996.7      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:22   35999.9      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:22   35999.4      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:23   35999.4      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:23   35998.8      4.23      93.4     692.6 exec0/alu_out_reg_0_/D   
    0:03:23   36001.2      4.23      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:23   36004.4      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:23   36008.2      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:24   36017.2      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:24   36018.5      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:24   36024.6      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:24   36030.5      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:24   36034.0      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:25   36034.2      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:25   36035.6      4.22      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:25   36041.9      4.21      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:25   36041.1      4.21      93.3     692.6 exec0/alu_out_reg_0_/D   
    0:03:26   36042.5      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:26   36047.5      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:26   36048.3      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:26   36051.5      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:26   36056.3      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:27   36056.8      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:27   36059.8      4.21      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:27   36061.4      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:28   36062.9      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:28   36075.2      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:28   36077.6      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:28   36081.8      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:29   36086.6      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:29   36093.8      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:29   36094.3      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:30   36097.8      4.20      93.2     692.6 exec0/alu_out_reg_0_/D   
    0:03:30   36097.5      4.20      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:30   36095.9      4.20      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:30   36092.7      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:30   36098.6      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:31   36098.6      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:31   36102.6      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:31   36103.4      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:31   36105.5      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:31   36106.6      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:32   36119.9      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:32   36123.3      4.19      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:32   36120.9      4.18      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:32   36128.4      4.18      93.1     692.6 exec0/alu_out_reg_0_/D   
    0:03:32   36128.7      4.18      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:33   36131.0      4.18      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:33   36134.2      4.18      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:33   36131.0      4.18      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:33   36138.0      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36139.8      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36142.0      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36139.6      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36137.4      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36140.6      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:34   36145.4      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:35   36147.3      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:35   36152.1      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:35   36155.8      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:35   36161.6      4.17      93.0     692.6 exec0/alu_out_reg_0_/D   
    0:03:35   36164.3      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:36   36165.1      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:36   36165.6      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:36   36168.8      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:36   36169.1      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:36   36166.4      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:37   36166.4      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:37   36169.3      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:37   36171.5      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:37   36171.2      4.16      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:37   36174.4      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36178.4      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36180.5      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36180.8      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36181.9      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36184.0      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:38   36188.2      4.15      92.9     692.6 exec0/alu_out_reg_0_/D   
    0:03:39   36189.8      4.15      92.8     692.6 exec0/alu_out_reg_0_/D   
    0:03:39   36189.8      4.15      92.8     692.6 exec0/alu_out_reg_0_/D   
    0:03:39   36194.1      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:39   36195.7      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:40   36195.2      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:40   36194.9      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:40   36194.9      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:40   36197.5      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:40   36199.9      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:41   36199.4      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:41   36200.5      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:41   36201.5      4.14      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:41   36207.7      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:42   36210.0      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:42   36213.2      4.13      92.8     695.1 exec0/alu_out_reg_1_/D   
    0:03:42   36217.0      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:42   36216.4      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:43   36215.4      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:43   36224.1      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:43   36228.4      4.13      92.8     695.1 exec0/alu_out_reg_0_/D   
    0:03:43   36229.7      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:43   36232.4      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:44   36238.8      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:44   36241.7      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:44   36243.0      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:44   36245.4      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:45   36244.6      4.13      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:45   36249.1      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:45   36252.3      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:45   36252.3      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:46   36255.5      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:46   36256.1      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:46   36256.3      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:46   36258.5      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:46   36257.4      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36257.4      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36256.9      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36257.4      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36256.6      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36265.1      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:47   36268.6      4.12      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:48   36281.6      4.11      92.7     695.1 exec0/alu_out_reg_0_/D   
    0:03:48   36284.5      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:48   36285.1      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:48   36286.7      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36289.0      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36292.8      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36298.9      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36300.8      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36301.3      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:49   36305.5      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:50   36312.2      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:50   36311.9      4.11      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:50   36312.5      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:50   36313.8      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:50   36315.6      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36318.6      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36322.0      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36322.8      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36322.6      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36328.4      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:51   36329.5      4.10      92.6     695.1 exec0/alu_out_reg_0_/D   
    0:03:52   36333.5      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:52   36333.7      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:52   36343.0      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:52   36346.5      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:53   36347.8      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:53   36350.5      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:53   36351.8      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:53   36355.0      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:54   36355.0      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:54   36354.0      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:54   36356.1      4.10      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:54   36355.3      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:54   36355.0      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:55   36355.0      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:55   36355.0      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:55   36355.8      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:56   36356.6      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:56   36355.8      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:56   36354.8      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:56   36355.3      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:56   36365.1      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:57   36367.5      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:57   36365.9      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:57   36366.7      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:57   36371.8      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:57   36372.8      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:58   36377.1      4.09      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:58   36379.0      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:58   36386.9      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:58   36387.7      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:58   36390.1      4.08      92.5     695.1 exec0/alu_out_reg_1_/D   
    0:03:59   36389.3      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:59   36390.1      4.08      92.5     695.1 exec0/alu_out_reg_1_/D   
    0:03:59   36393.9      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:59   36397.0      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:03:59   36397.0      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:04:00   36394.4      4.08      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:04:00   36397.0      4.07      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:04:00   36397.3      4.07      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:04:01   36397.3      4.07      92.5     695.1 exec0/alu_out_reg_0_/D   
    0:04:01   36405.3      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:01   36408.7      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:01   36409.0      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:01   36408.7      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:02   36408.5      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:02   36409.3      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:02   36412.7      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:02   36415.7      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:02   36415.4      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36413.3      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36417.8      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36418.9      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36415.1      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36418.1      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:03   36419.4      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:04   36419.7      4.07      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:04   36420.2      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:04   36427.1      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:04   36427.6      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36435.3      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36438.0      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36438.8      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36438.8      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36443.1      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:05   36443.1      4.06      92.4     695.1 exec0/alu_out_reg_0_/D   
    0:04:06   36445.7      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:06   36447.9      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:06   36449.7      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:06   36449.7      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:06   36450.8      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:07   36450.0      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:07   36450.0      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:07   36456.4      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:07   36454.2      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:08   36457.4      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:08   36460.6      4.06      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:08   36457.7      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:08   36458.0      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:09   36458.5      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:09   36461.2      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:09   36464.3      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:09   36465.9      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:09   36471.5      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:10   36473.7      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:10   36477.4      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:10   36480.6      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36481.9      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36481.1      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36483.8      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36483.5      4.05      92.3     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36484.3      4.05      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:11   36485.9      4.05      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:12   36498.9      4.04      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:12   36501.3      4.04      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:12   36500.5      4.04      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:12   36501.3      4.04      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:13   36499.2      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:13   36505.3      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:13   36510.4      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:13   36511.4      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:14   36514.9      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:14   36514.1      4.03      92.2     695.1 exec0/alu_out_reg_0_/D   
    0:04:14   36514.6      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:14   36521.3      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:15   36523.7      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:15   36523.1      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:15   36523.1      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:15   36524.7      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:15   36524.7      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:16   36524.7      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:16   36525.5      4.03      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:16   36524.7      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:16   36526.9      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:16   36527.1      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:17   36529.2      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:17   36532.2      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:17   36532.4      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:17   36533.0      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:17   36534.3      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:18   36536.7      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:18   36538.0      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:18   36539.1      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:18   36541.0      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:18   36542.5      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36544.1      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36544.1      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36547.9      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36549.5      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36553.5      4.02      92.1     695.1 exec0/alu_out_reg_0_/D   
    0:04:19   36555.0      4.02      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:20   36554.8      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:21   36554.3      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:21   36555.8      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:21   36555.3      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:21   36556.6      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36557.7      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36562.2      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36573.9      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36573.7      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36573.9      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:22   36576.1      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:23   36581.6      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:23   36583.5      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:23   36584.0      4.01      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:23   36589.4      4.00      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:24   36591.5      4.00      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:24   36591.5      4.00      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:24   36596.8      4.00      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:24   36602.9      4.00      92.0     695.1 exec0/alu_out_reg_0_/D   
    0:04:24   36605.6      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:25   36606.4      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:25   36607.5      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:25   36612.5      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:25   36613.6      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:25   36615.2      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:26   36614.9      4.00      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:26   36622.9      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:26   36629.0      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:26   36628.5      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:26   36634.8      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:27   36639.1      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:27   36638.0      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:27   36639.1      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:27   36638.0      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:28   36641.0      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:28   36644.7      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:28   36645.0      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:28   36647.9      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:29   36647.6      3.99      91.9     695.1 exec0/alu_out_reg_0_/D   
    0:04:29   36646.6      3.99      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:29   36646.3      3.99      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:29   36650.0      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:29   36651.1      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:30   36650.8      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:30   36654.0      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:30   36657.5      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:30   36659.9      3.98      91.8     695.1 exec0/alu_out_reg_0_/D   
    0:04:31   36660.9      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:31   36659.9      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:31   36662.2      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:31   36664.1      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:31   36666.0      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:32   36667.0      3.98      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:32   36669.7      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:32   36670.0      3.97      91.8     697.5 exec0/alu_out_reg_0_/D   
    0:04:32   36672.9      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:32   36674.5      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:33   36676.9      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:33   36680.3      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:33   36682.7      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:33   36684.6      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:34   36689.4      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:34   36693.1      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:34   36697.4      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:34   36701.9      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:35   36704.0      3.97      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:35   36705.3      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:35   36709.6      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:35   36714.4      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:35   36724.2      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:36   36727.2      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:36   36727.2      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:36   36727.7      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:36   36731.4      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:36   36735.4      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:37   36740.7      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:37   36742.8      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:37   36743.1      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:37   36749.0      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:38   36752.2      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:38   36752.2      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:38   36753.5      3.96      91.7     697.5 exec0/alu_out_reg_0_/D   
    0:04:38   36767.3      3.95      91.7     698.5 exec0/alu_out_reg_0_/D   
    0:04:38   36770.5      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36772.1      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36772.9      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36774.8      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36777.7      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36781.1      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:39   36778.8      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:40   36779.6      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:40   36778.2      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:40   36781.9      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:40   36791.0      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:40   36791.5      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:41   36793.1      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:41   36794.2      3.95      91.6     698.5 exec0/alu_out_reg_0_/D   
    0:04:41   36798.4      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:41   36805.1      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:41   36805.1      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:42   36804.0      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:42   36803.5      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:42   36802.7      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:42   36804.0      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:42   36807.0      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:43   36806.7      3.94      91.6     699.5 exec0/alu_out_reg_0_/D   
    0:04:43   36808.0      3.94      91.6     697.1 exec0/alu_out_reg_0_/D   
    0:04:43   36808.3      3.94      91.6     697.1 exec0/alu_out_reg_0_/D   
    0:04:43   36811.5      3.94      91.6     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36814.7      3.94      91.6     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36823.4      3.94      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36824.0      3.94      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36826.1      3.94      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36825.6      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:44   36825.6      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:45   36826.1      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:45   36832.0      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:45   36832.0      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:45   36834.6      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:45   36839.4      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:46   36841.0      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:46   36841.0      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:46   36843.9      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:47   36846.3      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:47   36847.6      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:47   36848.4      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:47   36849.8      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:47   36850.3      3.93      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:48   36853.0      3.92      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:48   36851.1      3.92      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:48   36854.3      3.92      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:48   36857.0      3.92      91.5     697.1 exec0/alu_out_reg_0_/D   
    0:04:49   36864.1      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:49   36873.2      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:49   36875.3      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:49   36878.5      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:49   36879.8      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:50   36882.2      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:50   36882.8      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:50   36882.8      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:50   36883.8      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:50   36885.4      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36883.3      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36884.1      3.92      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36886.2      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36890.5      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36894.2      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:51   36897.1      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:52   36897.7      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:52   36897.1      3.91      91.4     697.1 exec0/alu_out_reg_0_/D   
    0:04:52   36900.6      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:53   36901.1      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:53   36905.1      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:53   36904.8      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:53   36905.4      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:54   36905.9      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:54   36907.5      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:54   36907.8      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:54   36907.8      3.91      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:54   36917.6      3.90      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:55   36925.9      3.90      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:55   36930.9      3.90      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:55   36929.3      3.90      91.3     697.1 exec0/alu_out_reg_0_/D   
    0:04:55   36942.3      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:56   36944.5      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:56   36949.0      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:56   36951.7      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:56   36951.7      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:56   36955.4      3.90      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:57   36963.9      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:57   36970.8      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:57   36972.7      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:57   36976.1      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:57   36980.4      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:58   36982.8      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:58   36986.5      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:58   36993.9      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:58   37001.9      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:58   37004.1      3.89      91.3     691.1 exec0/alu_out_reg_0_/D   
    0:04:59   37003.5      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:04:59   37009.1      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:04:59   37015.2      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:04:59   37017.1      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:00   37023.7      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:00   37025.6      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:00   37027.5      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:00   37041.6      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:01   37041.6      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:01   37044.2      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:01   37046.4      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:01   37049.8      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:01   37051.7      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:02   37054.3      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:02   37057.3      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:02   37057.3      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:02   37061.8      3.88      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:02   37061.0      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37063.4      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37066.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37066.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37072.2      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37071.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:03   37071.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:04   37070.0      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:04   37067.9      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:04   37067.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:04   37067.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:04   37068.7      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:05   37067.6      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:05   37069.8      3.87      91.2     691.1 exec0/alu_out_reg_0_/D   
    0:05:05   37070.6      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:05   37074.5      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:05   37074.5      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:06   37076.7      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:06   37079.3      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:06   37079.3      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:06   37082.5      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:06   37083.6      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:07   37086.5      3.87      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:07   37092.6      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:07   37093.2      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:07   37097.7      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:08   37097.7      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:08   37098.2      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:08   37101.9      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:09   37101.9      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:09   37103.0      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:09   37104.3      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:09   37103.8      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37105.1      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37107.8      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37109.4      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37111.8      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37116.0      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:10   37120.3      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:11   37120.6      3.86      91.1     691.1 exec0/alu_out_reg_0_/D   
    0:05:12   37120.8      3.86      91.1     691.1                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 3.86  TNS: 91.11  Number of Violating Paths: 42

  Nets with DRC Violations: 7
  Total moveable cell area: 37120.8
  Total fixed cell area: 0.0
  Total physical cell area: 37120.8
  Core area: (28000 28000 1147860 1148000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
44%...56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:41:41 2023
****************************************
Std cell utilization: 11.90%  (139552/(1172906-0))
(Non-fixed + Fixed)
Std cell utilization: 11.96%  (139552/(1172906-5600))
(Non-fixed only)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        139552   sites, (non-fixed:139552 fixed:0)
                      26080    cells, (non-fixed:26080  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5600     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:41:41 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 26075 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:41:42 2023
****************************************

avg cell displacement:    0.364 um ( 0.26 row height)
max cell displacement:    1.310 um ( 0.94 row height)
std deviation:            0.200 um ( 0.14 row height)
number of cell moved:     26074 cells (out of 26080 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)

  Design  WNS: 3.89  TNS: 88.70  Number of Violating Paths: 42

  Nets with DRC Violations: 6
  Total moveable cell area: 37120.8
  Total fixed cell area: 0.0
  Total physical cell area: 37120.8
  Core area: (28000 28000 1147860 1148000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:32   37120.8      3.89      88.7     658.7                          
    0:05:33   37137.6      3.84      88.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:33   37147.2      3.82      88.4     658.7 exec0/alu_out_reg_0_/D   
    0:05:34   37153.5      3.81      88.3     658.7 exec0/alu_out_reg_0_/D   
    0:05:34   37159.1      3.80      88.3     658.7 exec0/alu_out_reg_0_/D   
    0:05:34   37174.6      3.79      88.2     658.7 exec0/alu_out_reg_0_/D   
    0:05:35   37182.5      3.78      88.2     658.7 exec0/alu_out_reg_0_/D   
    0:05:35   37183.3      3.77      88.1     658.7 exec0/alu_out_reg_0_/D   
    0:05:36   37198.8      3.77      88.1     658.7 exec0/alu_out_reg_0_/D   
    0:05:36   37206.0      3.76      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:36   37213.1      3.76      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:37   37218.5      3.75      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:37   37223.5      3.75      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:37   37225.1      3.75      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:38   37231.5      3.75      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:38   37237.1      3.74      88.0     658.7 exec0/alu_out_reg_0_/D   
    0:05:38   37235.5      3.73      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:39   37243.7      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:39   37244.3      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:39   37244.3      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:40   37250.4      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:40   37250.9      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:40   37256.8      3.72      87.9     658.7 exec0/alu_out_reg_0_/D   
    0:05:40   37263.4      3.72      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:41   37264.2      3.71      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:41   37264.7      3.71      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:41   37264.5      3.71      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:41   37273.0      3.71      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:42   37273.5      3.71      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:42   37279.6      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:42   37283.1      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:42   37289.2      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:43   37292.1      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:43   37294.8      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:43   37299.3      3.70      87.8     658.7 exec0/alu_out_reg_0_/D   
    0:05:44   37300.4      3.70      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:44   37303.3      3.69      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:44   37303.6      3.69      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:44   37306.8      3.69      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:45   37313.9      3.69      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:45   37321.1      3.68      87.7     658.7 exec0/alu_out_reg_0_/D   
    0:05:45   37322.2      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:45   37324.1      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:46   37324.1      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:46   37324.6      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:46   37334.4      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:47   37345.1      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:47   37349.6      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:48   37348.8      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:48   37353.3      3.68      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:48   37353.8      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:49   37354.4      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:49   37357.3      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:49   37357.6      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:49   37355.4      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:49   37353.6      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37352.0      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37355.4      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37363.7      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37363.4      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37363.7      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37364.8      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:50   37368.5      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:51   37371.9      3.67      87.6     658.7 exec0/alu_out_reg_0_/D   
    0:05:51   37374.1      3.67      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:51   37376.5      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:51   37378.9      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37378.3      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37382.6      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37387.1      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37387.1      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37389.2      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37394.0      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:52   37393.7      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:53   37393.7      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:53   37395.3      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:53   37395.3      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:53   37398.0      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:53   37400.4      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:54   37403.9      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:54   37408.4      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:54   37407.3      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:54   37409.4      3.66      87.5     658.7 exec0/alu_out_reg_0_/D   
    0:05:54   37409.4      3.66      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:54   37412.1      3.66      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:55   37412.1      3.66      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:55   37425.7      3.65      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:55   37425.9      3.65      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:55   37426.5      3.65      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:55   37426.5      3.65      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:56   37429.1      3.65      87.5     659.7 exec0/alu_out_reg_0_/D   
    0:05:56   37431.5      3.65      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:56   37431.3      3.65      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:56   37434.4      3.65      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:56   37434.7      3.65      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:56   37441.9      3.65      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:57   37442.4      3.64      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:57   37458.7      3.64      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:57   37462.1      3.64      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:57   37458.4      3.64      87.4     660.7 exec0/alu_out_reg_0_/D   
    0:05:58   37460.2      3.64      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:58   37459.2      3.64      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:58   37466.1      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:58   37467.7      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37470.1      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37472.5      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37476.5      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37474.9      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37474.9      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:05:59   37474.9      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:00   37476.5      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:00   37478.1      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:00   37477.5      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:00   37479.1      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:00   37480.7      3.63      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:01   37485.0      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:01   37485.8      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:01   37492.7      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:01   37495.4      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:01   37498.0      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37500.1      3.62      87.3     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37505.2      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37511.6      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37509.2      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37515.3      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:02   37523.6      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:03   37527.8      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:03   37529.9      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:03   37535.5      3.62      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:03   37536.1      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:03   37536.9      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:04   37535.8      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:04   37535.0      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:04   37535.0      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:04   37532.9      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:04   37532.9      3.61      87.2     660.7 exec0/alu_out_reg_0_/D   
    0:06:05   37533.7      3.60      87.2     664.7 exec0/alu_out_reg_0_/D   
    0:06:05   37536.9      3.60      87.2     664.7 exec0/alu_out_reg_0_/D   
    0:06:05   37537.4      3.60      87.2     664.7 exec0/alu_out_reg_0_/D   
    0:06:05   37540.3      3.60      87.2     664.7 exec0/alu_out_reg_0_/D   
    0:06:05   37543.0      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37545.1      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37547.5      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37548.0      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37550.7      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37557.1      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:06   37562.4      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:07   37570.1      3.60      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:07   37571.7      3.59      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:07   37573.3      3.59      87.1     664.7 exec0/alu_out_reg_0_/D   
    0:06:07   37574.9      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:07   37575.7      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:08   37577.6      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:08   37578.1      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:08   37580.5      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:08   37580.5      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:08   37579.4      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:09   37579.4      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:09   37582.3      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:09   37583.9      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:09   37585.0      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:09   37585.0      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:10   37588.5      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:10   37588.2      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:10   37588.5      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:10   37592.4      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:10   37593.0      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:11   37593.0      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:11   37593.0      3.59      87.1     665.8 exec0/alu_out_reg_0_/D   
    0:06:11   37594.0      3.59      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:12   37594.8      3.58      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:12   37587.9      3.58      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:12   37588.7      3.58      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:12   37593.0      3.58      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:12   37594.3      3.58      87.0     665.8 exec0/alu_out_reg_0_/D   
    0:06:13   37598.6      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:13   37597.8      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:13   37598.6      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:13   37605.5      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:13   37605.2      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:13   37606.8      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:14   37606.5      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:14   37606.5      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:14   37608.1      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:14   37612.1      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:14   37614.8      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:15   37617.7      3.58      87.0     663.8 exec0/alu_out_reg_0_/D   
    0:06:15   37620.9      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:15   37623.8      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:15   37622.8      3.58      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:15   37622.8      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:16   37625.7      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:16   37627.6      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:16   37629.7      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:16   37633.9      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:16   37633.9      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:17   37635.0      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:17   37636.9      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:17   37638.2      3.57      87.0     664.8 exec0/alu_out_reg_0_/D   
    0:06:18   37639.0      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:18   37639.3      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:18   37641.9      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:18   37643.3      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37644.9      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37645.4      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37644.6      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37645.1      3.57      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37644.6      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37646.7      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:19   37648.0      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:20   37647.5      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:20   37642.2      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:20   37641.9      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:20   37649.1      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:20   37649.1      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:21   37654.4      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:21   37655.8      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:21   37658.7      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:21   37660.8      3.56      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37660.0      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37660.0      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37664.3      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37664.3      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37664.0      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:22   37668.0      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37669.3      3.55      86.9     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37672.5      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37672.5      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37674.4      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37678.1      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:23   37679.7      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:24   37681.0      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:24   37680.2      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:25   37682.1      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:25   37682.9      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:25   37685.3      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:25   37686.3      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:25   37687.7      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:26   37685.0      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:26   37687.1      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:26   37689.5      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:26   37690.3      3.55      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:27   37693.5      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:27   37692.5      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:27   37695.9      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:27   37699.4      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:28   37703.4      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:28   37703.1      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:28   37704.7      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:29   37704.7      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:29   37706.6      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:29   37709.8      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:30   37709.2      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:30   37709.2      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:30   37710.6      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:30   37711.1      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:31   37714.5      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:31   37716.7      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:31   37715.6      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:31   37716.4      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:31   37718.0      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:32   37717.2      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:32   37720.4      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:32   37721.5      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:32   37721.5      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:32   37722.0      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:33   37723.3      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:33   37726.0      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:33   37726.0      3.54      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:33   37726.5      3.53      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:34   37728.4      3.53      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:34   37725.7      3.53      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:34   37727.3      3.53      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:34   37729.4      3.53      86.8     664.8 exec0/alu_out_reg_0_/D   
    0:06:35   37728.9      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:35   37728.9      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:35   37727.8      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:35   37730.8      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:36   37736.4      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:36   37737.4      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:36   37738.7      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:36   37737.4      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:37   37739.0      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:37   37742.2      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:37   37742.7      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:37   37745.4      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:37   37745.9      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37745.9      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37751.5      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37750.7      3.53      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37750.5      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37752.0      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:38   37753.1      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:39   37755.0      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:39   37757.1      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:39   37759.8      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:45   37759.0      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:45   37761.1      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:45   37762.2      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:45   37763.5      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:45   37762.4      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:46   37765.6      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:46   37764.8      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37766.1      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37765.6      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37770.9      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37770.9      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37770.9      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:47   37770.9      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:48   37770.9      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:48   37775.5      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:48   37776.8      3.52      86.7     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37780.2      3.52      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37780.2      3.52      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37781.3      3.52      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37780.8      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37782.9      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:49   37785.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37785.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37784.2      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37786.1      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37784.8      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37784.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:50   37784.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:51   37783.4      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:51   37784.5      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:51   37785.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:52   37788.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:52   37786.1      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:52   37785.6      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:52   37785.3      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:52   37786.9      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37785.3      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37785.6      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37785.6      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37788.8      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37789.3      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:53   37788.2      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:54   37789.0      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:54   37792.7      3.51      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:54   37799.1      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:54   37799.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:55   37799.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:55   37799.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:55   37799.4      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:56   37800.7      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:56   37802.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:56   37802.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:56   37802.9      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:57   37803.4      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:57   37805.0      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:57   37804.5      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:57   37805.0      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:57   37806.0      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:58   37808.2      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:58   37809.0      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:58   37811.1      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:58   37810.8      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:58   37811.6      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:59   37811.6      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
    0:06:59   37810.6      3.50      86.6     664.8 exec0/alu_out_reg_0_/D   
  
Fixing max_capacitance rule(DRC-100)

    0:07:00   37811.1      3.50      86.6     664.8                          
    0:07:00   37815.9      3.50      86.6     573.0                          
    0:07:00   37815.9      3.50      86.6     573.0                          
    0:07:02   37814.8      3.50      86.6     573.0                          
    0:07:03   37816.7      3.50      86.6     573.0                          
    0:07:04   37817.0      3.50      86.5     573.0                          
    0:07:06   37820.9      3.50      86.5     573.0                          
    0:07:07   37822.3      3.50      86.5     573.0                          
    0:07:07   37823.6      3.50      86.5     573.0                          
    0:07:08   37824.4      3.49      86.5     573.0                          
    0:07:09   37827.6      3.49      86.5     573.0                          
    0:07:10   37826.3      3.49      86.5     573.0                          
    0:07:11   37823.6      3.49      86.5     573.0                          
    0:07:11   37825.2      3.49      86.5     573.0                          
    0:07:12   37827.1      3.49      86.5     573.0                          
    0:07:12   37827.3      3.49      86.5     573.0                          
    0:07:13   37827.6      3.49      86.5     573.0                          
    0:07:13   37828.7      3.49      86.3     573.0                          
    0:07:13   37838.5      3.49      83.7     573.0                          
    0:07:13   37844.9      3.49      81.2     573.0                          
    0:07:13   37881.1      3.49      79.4     573.0                          
    0:07:13   37900.7      3.49      78.4     573.0                          
    0:07:14   37925.5      3.49      77.8     573.0                          
    0:07:14   37948.9      3.49      77.3     573.0                          
    0:07:14   37962.2      3.49      77.0     573.0                          
    0:07:14   37960.6      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:14   37960.6      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:15   37961.7      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:15   37968.6      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:15   37968.6      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:16   37968.6      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:16   37968.3      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:17   37967.2      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
    0:07:17   37969.1      3.49      77.0     573.0 exec0/alu_out_reg_0_/D   
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:32 2023
****************************************
Std cell utilization: 12.17%  (142741/(1172906-0))
(Non-fixed + Fixed)
Std cell utilization: 12.23%  (142741/(1172906-5600))
(Non-fixed only)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        142741   sites, (non-fixed:142741 fixed:0)
                      26455    cells, (non-fixed:26455  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5600     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:32 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1835 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:33 2023
****************************************

avg cell displacement:    0.512 um ( 0.37 row height)
max cell displacement:    2.018 um ( 1.44 row height)
std deviation:            0.254 um ( 0.18 row height)
number of cell moved:      1421 cells (out of 26455 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 3.50  TNS: 76.68  Number of Violating Paths: 41

  Nets with DRC Violations: 0
  Total moveable cell area: 37969.1
  Total fixed cell area: 0.0
  Total physical cell area: 37969.1
  Core area: (28000 28000 1147860 1148000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(1175860,1176000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: Object hazard_detect0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object memaccess0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object decode0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object fetch0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object exec0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wb0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object regfile0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U24 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U14 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U27 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U1 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U17 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U26 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U2 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U16 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U21 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U3 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U11 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U20 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U4 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U10 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U23 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U5 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U19 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U13 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U22 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U6 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U18 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U12 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U7 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U8 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U25 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U9 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U15 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: No cells with ports for tie-off found. (APL-035)
INFO: 0 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
#insert_stdcell_filler \
#   -cell_with_metal $FILL_CELLS \
#   -respect_keepout
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1147860 1145200) is different from CEL Core Area (28000 28000) (1147860 1148000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 24190/24190
Unconnected power pins:           5065/5065

Other ground nets:                24190/24190
Unconnected ground pins:          5065/5065
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell cpu.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 2800 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:51 2023
****************************************
Std cell utilization: 12.17%  (142741/(1172906-0))
(Non-fixed + Fixed)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        142741   sites, (non-fixed:142741 fixed:0)
                      26455    cells, (non-fixed:26455  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:51 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(1175860,1176000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 37969.1
  Total fixed cell area: 0.0
  Total physical cell area: 37969.1
  Core area: (28000 28000 1147860 1148000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.03
LR: Layer metal7: Average tracks per gcell 6.5, utilization 0.04
LR: Layer metal8: Average tracks per gcell 1.7, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 1475
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044249

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      10 buffers used (total size = 81.396)
CTS:      11 clock nets total capacitance = worst[2682.183 2682.183]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      10 buffers used (total size = 81.396)
CTS:      11 clock nets total capacitance = worst[2682.183 2682.183]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.506673
CTS: BA: Max skew at toplevel pins = 0.095704
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.053624.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088498
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 1.000 ns
Using leaf_max_transition for clock clk: 1.000 ns
Using the following target skews for global optimization:
  Corner 'max': 0.060 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns


Starting optimization for clock clk.
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.035 0.000 0.035)
    Estimated Insertion Delay (r/f/b) = (0.367  -inf 0.367)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.006 0.000 0.006)
    Estimated Insertion Delay (r/f/b) = (0.014  -inf 0.014)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.8 pf
  Max transition = 0.103 ns
  Cells = 11 (area=81.395996)
  Inverters = 10 (area=81.395996)
  Inverter Types
  ==============
    INV_X32: 9
    INV_X8: 1

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.335, 0.372), End (0.335, 0.372) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Coarse optimization for clock 'clk'
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
 No back-to-back buffer chains found
 Start (0.272, 0.290), End (0.272, 0.290) 

Detailed optimization for clock 'clk'
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

 Start (0.269, 0.289), End (0.269, 0.289) 

Start area recovery: (0.269204, 0.288542)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Switch to low metal layer for clock 'clk':

 Total 5 out of 11 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.269204, 0.288542)
 Start (0.269, 0.289), End (0.269, 0.289) 

Buffer removal for area recovery: (0.269204, 0.288542)
Area recovery optimization for clock 'clk':
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Sizing for area recovery: (0.269204, 0.288542)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.269204, 0.288542)
Buffer pair removal for area recovery: (0.269204, 0.288542)
End area recovery: (0.269204, 0.288542)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.019 0.000 0.019)
    Estimated Insertion Delay (r/f/b) = (0.289  -inf 0.289)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.005 0.000 0.005)
    Estimated Insertion Delay (r/f/b) = (0.011  -inf 0.011)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.7 pf
  Max transition = 0.089 ns
  Cells = 11 (area=62.775997)
  Inverters = 10 (area=62.775997)
  Inverter Types
  ==============
    INV_X32: 5
    INV_X16: 4
    INV_X2: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1175) 
 clk (port)                                     27  27   27 r (  31 1175) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       27   0   27 r (  57 1118) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f (  57 1118) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   75 f (  86 1104) 
 INV_X32_G1B3I1/ZN (INV_X16)                    35  56  132 r (  86 1105) 
 clk_G1B2I1 (net)                       2  49                 
 INV_X32_G1B2I1/A (INV_X16)                     35   2  133 r ( 410  346) 
 INV_X32_G1B2I1/ZN (INV_X16)                    22  40  173 f ( 410  345) 
 clk_G1B3I1 (net)                       3 110                 
 INV_X32_G1B1I4/A (INV_X16)                     22   3  176 f ( 201  275) 
 INV_X32_G1B1I4/ZN (INV_X16)                    89 108  284 r ( 201  276) 
 clk_G1B4I4 (net)                      168 153                
 decode0/rs2_value_o_reg_30_/CK (DFF_X1)        89   5  289 r ( 217   43) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1175) 
 clk (port)                                     27  27   27 r (  31 1175) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       27   0   27 r (  57 1118) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f (  57 1118) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   75 f (  86 1104) 
 INV_X32_G1B3I1/ZN (INV_X16)                    35  56  132 r (  86 1105) 
 clk_G1B2I1 (net)                       2  49                 
 INV_X32_G1B2I1/A (INV_X16)                     35   2  133 r ( 410  346) 
 INV_X32_G1B2I1/ZN (INV_X16)                    22  40  173 f ( 410  345) 
 clk_G1B3I1 (net)                       3 110                 
 INV_X32_G1B1I5/A (INV_X32)                     22   4  177 f ( 492  460) 
 INV_X32_G1B1I5/ZN (INV_X32)                    73  90  267 r ( 492  461) 
 clk_G1B4I5 (net)                      264 240                
 regfile0/register_reg_6__19_/CK (DFF_X1)       73   2  269 r ( 507  511) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1175) 
 clk (port)                                      0   0    0 r (  31 1175) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r (  57 1118) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f (  57 1118) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f (  86 1104) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r (  86 1105) 
 clk_G1B2I1 (net)                       2  49                 
 INV_X32_G1B2I1/A (INV_X16)                      2   1    2 r ( 410  346) 
 INV_X32_G1B2I1/ZN (INV_X16)                     0   0    2 f ( 410  345) 
 clk_G1B3I1 (net)                       3 110                 
 INV_X32_G1B1I1/A (INV_X32)                      3   3    5 f ( 547  174) 
 INV_X32_G1B1I1/ZN (INV_X32)                     0   0    5 r ( 547  175) 
 clk_G1B4I1 (net)                      291 265                
 regfile0/register_reg_12__28_/CK (DFF_X1)       8   7   11 r ( 335   63) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1175) 
 clk (port)                                      0   0    0 r (  31 1175) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r (  57 1118) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f (  57 1118) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f (  86 1104) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r (  86 1105) 
 clk_G1B2I1 (net)                       2  49                 
 INV_X32_G1B2I1/A (INV_X16)                      2   1    2 r ( 410  346) 
 INV_X32_G1B2I1/ZN (INV_X16)                     0   0    2 f ( 410  345) 
 clk_G1B3I1 (net)                       3 110                 
 INV_X32_G1B1I5/A (INV_X32)                      3   3    5 f ( 492  460) 
 INV_X32_G1B1I5/ZN (INV_X32)                     0   0    5 r ( 492  461) 
 clk_G1B4I5 (net)                      264 240                
 regfile0/register_reg_6__19_/CK (DFF_X1)        1   1    6 r ( 507  511) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:59 2023
****************************************
Std cell utilization: 12.19%  (142977/(1172906-0))
(Non-fixed + Fixed)
Std cell utilization: 12.23%  (142741/(1172906-5836))
(Non-fixed only)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        142977   sites, (non-fixed:142741 fixed:236)
                      26465    cells, (non-fixed:26455  fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5836     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:59 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 3 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:43:59 2023
****************************************

avg cell displacement:    1.069 um ( 0.76 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.177 um ( 0.13 row height)
number of cell moved:         3 cells (out of 26455 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 11 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 3.6129  TNS: 81.0991  Number of Violating Paths: 43

  Nets with DRC Violations: 3
  Total moveable cell area: 37969.1
  Total fixed cell area: 62.8
  Total physical cell area: 38031.9
  Core area: (28000 28000 1147860 1148000)



  Design (Hold)  WNS: 0.2247  TNS: 76.0202  Number of Violating Paths: 1166

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   38031.9      3.61      81.1    1861.7                              -76.02  
    0:00:05   38041.5      3.61      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:05   38040.4      3.61      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:05   38042.5      3.61      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:05   38047.3      3.61      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:06   38048.9      3.61      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:06   38058.7      3.60      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:06   38063.3      3.60      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:07   38069.7      3.60      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:07   38069.7      3.60      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:07   38068.1      3.60      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:08   38073.9      3.60      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:08   38075.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:08   38075.5      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:08   38074.7      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:08   38073.6      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:09   38074.4      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:09   38075.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:10   38076.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:10   38075.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:10   38075.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:10   38075.0      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:11   38074.4      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:11   38074.7      3.59      81.1    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:11   38075.8      3.59      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:11   38078.2      3.59      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:12   38079.8      3.59      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:12   38079.5      3.59      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:12   38078.4      3.59      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:12   38081.1      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38082.2      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38082.2      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38083.2      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38084.0      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38084.0      3.58      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:13   38086.7      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38089.1      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38092.3      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38093.1      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38092.0      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38092.0      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:14   38089.3      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:15   38091.2      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:15   38094.4      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:15   38099.2      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:15   38098.4      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:15   38098.4      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:16   38100.8      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:16   38102.4      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:16   38104.8      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:17   38105.8      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:17   38106.9      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:17   38110.9      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:17   38111.1      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:17   38111.7      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:18   38111.7      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:18   38113.0      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:18   38113.8      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:18   38114.3      3.57      81.0    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:19   38112.2      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:19   38112.2      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:19   38113.0      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:19   38112.7      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:19   38114.1      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:20   38114.3      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:20   38114.1      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:20   38113.0      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:21   38113.0      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:21   38117.5      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:21   38117.5      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:21   38118.3      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:22   38118.9      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:22   38118.9      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:22   38119.9      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:22   38126.8      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:22   38129.8      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:23   38131.1      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:23   38130.8      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:23   38132.7      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:23   38132.2      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:23   38131.9      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:24   38129.8      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:24   38129.8      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
    0:00:24   38130.3      3.56      80.9    1861.7 exec0/alu_out_reg_0_/D       -76.02  
  
Fixing max_capacitance rule(DRC-100)

    0:00:25   38130.3      3.56      80.9    1861.7                              -76.02  
    0:00:25   38133.0      3.56      80.9    1857.7                              -76.02  
  
Fixing max_capacitance rule(DRC-100)

    0:00:25   38133.0      3.56      80.9    1857.7                              -76.02  
    0:00:25   38134.8      3.56      80.9    1856.0                              -76.02  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:25   38134.8      3.56      80.9    1856.0                              -76.02  
    0:00:27   39441.7      3.55      80.9    1854.0 fetch0/instr_o_reg_20_/D      -0.21  
    0:00:27   39445.1      3.55      80.9    1854.0                               -0.13  


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:27   39445.1      3.55      80.9    1854.0                               -0.13  
    0:00:27   39444.3      3.55      80.9    1854.0 exec0/alu_out_reg_0_/D        -0.13  
    0:00:27   39444.3      3.55      80.9    1854.0 exec0/alu_out_reg_0_/D        -0.13  
    0:00:28   39444.3      3.55      80.9    1854.0 exec0/alu_out_reg_0_/D        -0.13  
    0:00:29   39444.3      3.55      80.9    1854.0 exec0/alu_out_reg_0_/D        -0.13  
    0:00:29   39444.6      3.55      80.9    1854.0 exec0/alu_out_reg_0_/D        -0.13  
    0:00:31   39445.4      3.55      80.9    1854.0                               -0.13  
    0:00:35   39445.7      3.55      80.9    1855.0                               -0.13  
    0:00:36   39452.6      3.55      80.9    1855.0                               -0.13  
    0:00:36   39452.9      3.55      80.9    1855.0                               -0.13  
    0:00:37   39455.8      3.55      80.9    1855.0                               -0.13  
    0:00:39   39457.1      3.55      80.9    1855.0                               -0.13  
    0:00:39   39458.2      3.55      80.9    1855.0                               -0.13  
    0:00:40   39455.0      3.55      80.9    1855.0                               -0.13  
    0:00:41   39456.0      3.55      80.9    1855.0                               -0.13  
    0:00:42   39458.7      3.55      80.9    1855.0                               -0.13  
    0:00:43   39460.8      3.55      80.9    1855.0                               -0.13  
    0:00:44   39463.8      3.55      80.9    1855.0                               -0.13  
    0:00:44   39463.8      3.55      80.9    1855.0                               -0.13  
    0:00:45   39464.0      3.55      80.8    1855.0                               -0.13  
    0:00:45   39464.0      3.55      80.8    1855.0                               -0.15  
    0:00:45   39468.5      3.55      80.7    1855.0                               -0.15  
    0:00:46   39470.9      3.55      80.7    1855.0                               -0.15  
    0:00:46   39470.4      3.55      80.6    1855.0                               -0.15  
    0:00:46   39495.4      3.55      78.5    1855.0                               -0.16  
    0:00:47   39501.5      3.55      76.3    1852.0                               -0.16  
    0:00:47   39507.4      3.55      76.0    1852.0                               -0.16  
    0:00:47   39523.6      3.55      75.0    1852.0                               -0.16  
    0:00:47   39527.9      3.55      74.0    1852.0                               -0.16  
    0:00:48   39534.5      3.55      73.9    1852.0                               -0.16  
    0:00:48   39544.9      3.55      73.6    1852.0                               -0.16  
    0:00:49   39542.2      3.55      73.5    1852.0                               -0.17  
    0:00:50   39549.1      3.55      73.4    1852.0                               -0.16  
    0:00:50   39549.4      3.55      73.3    1852.0                               -0.16  
    0:00:50   39548.3      3.55      73.3    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:50   39549.4      3.55      73.3    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:52   39547.5      3.55      73.3    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:52   39549.1      3.54      73.3    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:53   39553.7      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:54   39554.2      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:54   39560.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:54   39560.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:54   39561.4      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:54   39561.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:55   39562.2      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:55   39560.3      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:55   39561.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:55   39561.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:56   39563.0      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:56   39563.0      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:56   39563.0      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:57   39563.8      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:57   39564.6      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:57   39566.4      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:57   39567.8      3.54      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:58   39568.6      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:58   39568.8      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:58   39568.3      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:58   39567.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:58   39566.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:59   39565.1      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:59   39564.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:00:59   39564.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:00   39565.9      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:00   39566.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:00   39566.7      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:00   39566.4      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39567.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39567.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39567.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39565.4      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39566.2      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:01   39567.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:02   39567.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:02   39568.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:02   39568.0      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:03   39568.3      3.53      73.2    1852.0 exec0/alu_out_reg_0_/D        -0.16  
    0:01:04   39570.4      3.53      73.2    1849.0 exec0/alu_out_reg_7_/D        -0.13  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:04   39586.1      3.53      73.2    1849.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
64%...73%...82%...91%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:45:20 2023
****************************************
Std cell utilization: 12.69%  (148820/(1172906-0))
(Non-fixed + Fixed)
Std cell utilization: 12.73%  (148584/(1172906-5836))
(Non-fixed only)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        148820   sites, (non-fixed:148584 fixed:236)
                      26994    cells, (non-fixed:26984  fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5836     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:45:20 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 25565 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:45:21 2023
****************************************

avg cell displacement:    0.361 um ( 0.26 row height)
max cell displacement:    0.933 um ( 0.67 row height)
std deviation:            0.199 um ( 0.14 row height)
number of cell moved:     25512 cells (out of 26984 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 3.2293  TNS: 67.8852  Number of Violating Paths: 40

  Nets with DRC Violations: 1
  Total moveable cell area: 39523.3
  Total fixed cell area: 62.8
  Total physical cell area: 39586.1
  Core area: (28000 28000 1147860 1148000)



  Design (Hold)  WNS: 0.0116  TNS: 0.0769  Number of Violating Paths: 26

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:21   39586.1      3.23      67.9    1850.7                               -0.08  
    0:01:22   39587.7      3.19      67.7    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:22   39595.7      3.18      67.7    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:23   39593.6      3.17      67.6    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:23   39593.0      3.17      67.6    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:24   39591.7      3.16      67.6    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:24   39593.3      3.15      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:25   39590.4      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:25   39588.0      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:25   39592.0      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:26   39596.5      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:26   39600.7      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:26   39607.7      3.14      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:27   39606.1      3.13      67.5    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:27   39616.4      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:27   39617.2      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:27   39617.8      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:28   39616.2      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:28   39612.2      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:28   39612.2      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:29   39613.0      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:29   39614.0      3.13      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:29   39612.7      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:29   39614.0      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:29   39617.5      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:30   39615.9      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:30   39615.6      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:30   39615.9      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:30   39620.2      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:30   39620.2      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39620.7      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39622.8      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39621.8      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39620.7      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39625.0      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:31   39625.0      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:32   39626.3      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:32   39624.7      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:32   39624.4      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:32   39627.3      3.12      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:33   39627.1      3.11      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:33   39627.1      3.11      67.4    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:33   39625.5      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:33   39624.4      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:33   39632.4      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:34   39631.9      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:34   39632.9      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:34   39633.7      3.11      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:34   39633.7      3.10      67.3    1850.7 exec0/alu_out_reg_0_/D        -0.08  
    0:01:35   39632.9      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:35   39633.5      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:35   39635.9      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:35   39635.6      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:36   39636.4      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:36   39636.1      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:36   39636.4      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:36   39641.4      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:37   39641.4      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:37   39642.8      3.10      67.3    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:37   39643.8      3.10      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:37   39648.6      3.10      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39650.8      3.10      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39650.5      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39651.8      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39653.2      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39652.6      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:38   39653.9      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:39   39652.4      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:39   39652.6      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:39   39653.9      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:39   39654.5      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:40   39655.8      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:40   39657.1      3.09      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:40   39657.4      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:40   39659.0      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:41   39663.0      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:41   39664.1      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:41   39665.1      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:41   39665.1      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:41   39665.1      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:42   39667.2      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:42   39666.2      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:42   39666.2      3.08      67.2    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:42   39665.4      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:43   39666.7      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:43   39666.5      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:43   39664.3      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:43   39665.9      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:43   39669.1      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39669.6      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39669.6      3.08      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39671.5      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39671.2      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39672.0      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:44   39672.6      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:45   39673.1      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:45   39673.1      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:45   39671.0      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:45   39671.0      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:46   39673.4      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:46   39674.4      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:46   39674.4      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:46   39677.6      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:47   39680.5      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:47   39681.3      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:47   39681.9      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:47   39682.1      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:47   39680.8      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:48   39681.1      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:48   39683.2      3.07      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:48   39682.7      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:48   39683.5      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:48   39692.0      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:49   39693.6      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:49   39693.3      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:49   39693.3      3.06      67.1    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:49   39694.1      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:49   39692.8      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:50   39692.3      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:50   39691.7      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:50   39693.8      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:50   39695.4      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:50   39695.4      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:51   39697.0      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:51   39696.5      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:51   39696.5      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:51   39696.2      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:52   39696.5      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:52   39697.0      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:52   39697.0      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:52   39699.4      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:52   39698.9      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:53   39699.7      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:53   39699.7      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:53   39700.8      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:53   39701.0      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:53   39701.3      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:54   39701.8      3.06      67.0    1858.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:54   39707.4      3.06      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:54   39706.9      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:54   39706.9      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:55   39709.0      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:55   39710.3      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:55   39710.6      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:56   39710.3      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:56   39711.9      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:56   39714.3      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:56   39714.3      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:56   39714.1      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39714.3      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39715.1      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39715.1      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39715.4      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39715.4      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:57   39715.4      3.05      67.0    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39719.4      3.05      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39725.0      3.05      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39726.6      3.05      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39726.3      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39726.3      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:58   39723.9      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:59   39725.8      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:59   39726.6      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:59   39727.4      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:59   39729.8      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:01:59   39732.7      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:00   39732.4      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:00   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:00   39734.8      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:00   39734.8      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:00   39735.6      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:01   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:01   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.0      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.0      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.0      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:02   39733.2      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:03   39732.7      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:03   39732.7      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:03   39734.0      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:03   39731.4      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:03   39731.9      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39731.9      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39734.5      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39733.0      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39733.5      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39733.5      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:04   39733.5      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:05   39735.6      3.04      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:05   39738.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:05   39734.8      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:06   39734.8      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:06   39734.8      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:06   39732.2      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:06   39731.1      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:07   39731.9      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:07   39732.7      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:07   39733.5      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:08   39733.7      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:08   39732.7      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:08   39732.7      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:08   39733.2      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:09   39733.7      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:09   39734.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:09   39733.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:09   39733.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:10   39733.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:10   39735.9      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:10   39736.9      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:11   39738.0      3.03      66.9    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:11   39738.0      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:11   39737.2      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:11   39737.5      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:11   39737.5      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:12   39738.8      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:13   39741.5      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:13   39741.5      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:13   39739.9      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:13   39739.6      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:13   39737.7      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39738.0      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39739.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39740.4      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39739.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39738.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:14   39738.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:15   39738.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:16   39737.7      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:16   39737.7      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:16   39738.8      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:16   39739.1      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:16   39739.1      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:17   39739.3      3.03      66.8    1859.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:17   39741.7      3.03      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39742.5      3.03      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39742.5      3.03      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39742.5      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39740.7      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39740.7      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:18   39740.7      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:19   39741.2      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:19   39744.4      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:19   39744.9      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:19   39745.2      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:19   39745.7      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:20   39745.7      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:20   39748.1      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:20   39749.2      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:20   39755.3      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:20   39754.2      3.02      66.8    1860.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:21   39754.8      3.02      66.8    1861.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:21   39763.8      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:21   39760.1      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:21   39760.9      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:22   39756.1      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:22   39759.6      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:22   39759.8      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:22   39764.1      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:22   39761.4      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:23   39763.3      3.02      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:23   39763.3      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:23   39766.7      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:23   39765.9      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:23   39769.1      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:24   39768.6      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:24   39767.3      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:24   39767.0      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:24   39764.9      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:25   39764.9      3.01      66.8    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:25   39764.1      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:25   39765.7      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:25   39765.7      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:26   39765.7      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:26   39766.5      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:26   39767.8      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:26   39766.5      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:26   39766.2      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:27   39766.2      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:27   39769.7      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:27   39771.5      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:28   39772.6      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:28   39775.0      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:28   39775.8      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:28   39778.4      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:28   39778.7      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39776.3      3.01      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39773.1      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39773.6      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39773.6      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39774.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:29   39774.4      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39771.8      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39773.1      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39773.6      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39775.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39779.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:30   39781.4      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:31   39781.4      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:31   39781.4      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:31   39780.3      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:31   39780.0      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:31   39779.5      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:32   39776.6      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:32   39774.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:32   39775.8      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:32   39774.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:33   39780.3      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:33   39780.6      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:33   39782.7      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:33   39783.2      3.00      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:34   39784.0      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:34   39784.0      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:34   39784.6      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:34   39781.9      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:35   39780.3      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:35   39780.3      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:35   39783.0      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:35   39782.2      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:35   39782.2      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39782.7      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39784.0      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39785.4      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39785.4      2.99      66.7    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39784.3      2.99      66.6    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:36   39785.4      2.99      66.6    1862.0 exec0/alu_out_reg_0_/D        -0.08  
    0:02:37   39785.4      2.99      66.6    1862.0 exec0/alu_out_reg_0_/D        -0.08  
  
Fixing max_capacitance rule(DRC-100)

    0:02:38   39785.4      2.99      66.6    1862.0                               -0.08  
    0:02:38   39786.2      2.99      66.6    1852.7                               -0.08  
  
Fixing max_capacitance rule(DRC-100)

    0:02:38   39786.2      2.99      66.6    1852.7                               -0.08  
    0:02:38   39786.9      2.99      66.6    1851.0                               -0.08  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:38   39786.9      2.99      66.6    1851.0                               -0.08  
  
Fixing max_transition rule(DRC-101)

    0:02:38   39786.9      2.99      66.6    1851.0                               -0.08  
    0:02:38   39788.0      2.99      66.6    1851.0                               -0.08  
    0:02:38   39799.5      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:39   39799.2      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:39   39797.6      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:40   39797.1      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:40   39798.1      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:40   39799.2      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:41   39801.3      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:41   39801.6      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:41   39802.6      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:41   39803.7      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:42   39805.6      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:42   39807.7      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:42   39809.6      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:42   39811.7      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:43   39812.8      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:43   39813.8      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:43   39815.1      2.99      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:43   39812.2      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:43   39813.3      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:44   39814.9      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:44   39815.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:44   39815.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:44   39815.1      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:44   39818.3      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39818.1      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39819.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39819.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39819.9      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39819.9      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:45   39820.2      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:46   39819.7      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:46   39819.7      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:46   39821.8      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:47   39825.0      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:47   39826.1      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:47   39826.1      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:48   39826.1      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:48   39828.2      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:48   39828.2      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:48   39832.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:49   39833.0      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:49   39831.9      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:50   39831.4      2.98      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:50   39831.9      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:50   39832.4      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:51   39834.8      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:51   39834.6      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:51   39834.8      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:51   39834.3      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:51   39834.0      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:52   39836.4      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:52   39836.4      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:52   39837.0      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:52   39835.4      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:52   39836.4      2.97      66.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:53   39838.0      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:53   39834.3      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:53   39835.6      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:53   39834.8      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:54   39835.9      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:54   39835.9      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:54   39834.8      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:55   39835.9      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:57   39833.5      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:59   39830.6      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:02:59   39831.1      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:00   39830.3      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:03   39830.8      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:03   39831.4      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:03   39831.9      2.97      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:05   39833.5      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:05   39836.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:05   39836.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:05   39836.2      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:06   39836.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:07   39836.7      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:07   39838.6      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:07   39838.6      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:07   39839.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:07   39839.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:08   39840.1      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:08   39840.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:08   39843.3      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:09   39844.1      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:09   39844.7      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:09   39844.7      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:09   39843.6      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39844.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39845.2      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39848.1      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39848.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39848.1      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:10   39850.3      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:11   39851.3      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:11   39844.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:11   39845.7      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:11   39847.6      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:11   39845.2      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:12   39843.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:12   39844.1      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:12   39844.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:13   39844.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:13   39844.4      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:13   39844.7      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:14   39844.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:14   39843.9      2.96      66.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:18   39843.9      2.96      66.5    1846.0                               -0.01  
    0:03:19   39844.9      2.96      66.5    1846.0                               -0.01  
    0:03:20   39846.8      2.95      66.5    1846.0                               -0.01  
    0:03:22   39847.1      2.95      66.5    1846.0                               -0.01  
    0:03:22   39847.1      2.95      66.5    1846.0                               -0.01  
    0:03:24   39846.5      2.95      66.5    1846.0                               -0.01  
    0:03:25   39847.1      2.95      66.5    1846.0                               -0.01  
    0:03:26   39847.6      2.95      66.5    1846.0                               -0.01  
    0:03:27   39847.6      2.95      66.5    1846.0                               -0.01  
    0:03:28   39850.0      2.95      66.5    1846.0                               -0.01  
    0:03:29   39849.2      2.95      66.5    1846.0                               -0.01  
    0:03:30   39851.1      2.95      66.4    1846.0                               -0.01  
    0:03:30   39854.5      2.95      66.4    1846.0                               -0.01  
    0:03:31   39860.9      2.95      66.4    1846.0                               -0.01  
    0:03:32   39862.2      2.95      66.4    1846.0                               -0.01  
    0:03:33   39862.5      2.95      66.4    1846.0                               -0.01  
    0:03:34   39862.8      2.95      66.4    1846.0                               -0.01  
    0:03:36   39862.8      2.95      66.4    1846.0                               -0.01  
    0:03:36   39869.7      2.95      66.4    1846.0                               -0.01  
    0:03:37   39870.2      2.95      66.4    1846.0                               -0.01  
    0:03:37   39869.1      2.95      66.4    1846.0                               -0.01  
    0:03:38   39870.2      2.95      66.4    1846.0                               -0.01  
    0:03:39   39871.3      2.95      66.4    1846.0                               -0.01  
    0:03:40   39870.7      2.95      66.3    1846.0                               -0.01  
    0:03:40   39872.1      2.95      66.3    1846.0                               -0.01  
    0:03:40   39872.9      2.95      66.3    1846.0                               -0.01  
    0:03:40   39875.8      2.95      66.2    1846.0                               -0.01  
    0:03:40   39878.5      2.95      65.7    1846.0                               -0.01  
    0:03:41   39877.1      2.95      65.6    1846.0                               -0.01  
    0:03:41   39876.9      2.95      65.6    1846.0                               -0.01  
    0:03:41   39876.1      2.95      65.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:41   39875.0      2.95      65.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:42   39875.0      2.95      65.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:43   39878.2      2.95      65.6    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:43   39877.7      2.95      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:43   39873.9      2.95      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:44   39873.9      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:44   39874.5      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:44   39877.7      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:44   39877.9      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:44   39878.2      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:45   39880.3      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:45   39880.0      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:45   39880.0      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:45   39880.0      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:45   39880.0      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:46   39879.5      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:46   39880.3      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:46   39879.8      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:46   39880.0      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:46   39880.6      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:47   39881.4      2.94      67.5    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:47   39879.8      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:47   39879.8      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:47   39879.5      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:47   39879.5      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:48   39879.5      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:48   39878.2      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:48   39878.2      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:48   39877.9      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:48   39879.8      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:49   39879.8      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:49   39880.6      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:49   39878.2      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:49   39880.0      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:49   39880.6      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:50   39881.6      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:50   39881.9      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:50   39886.4      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:50   39887.8      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:51   39888.0      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:51   39888.0      2.94      67.4    1846.0 exec0/alu_out_reg_0_/D        -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
    0:03:52   39888.0      2.94      67.4    1846.0                               -0.01  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:03:53   39884.6      2.94      67.4    1846.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:47:55 2023
****************************************
Std cell utilization: 12.78%  (149942/(1172906-0))
(Non-fixed + Fixed)
Std cell utilization: 12.83%  (149706/(1172906-5836))
(Non-fixed only)
Chip area:            1172906  sites, bbox (14.00 14.00 573.93 574.00) um
Std cell area:        149942   sites, (non-fixed:149706 fixed:236)
                      27204    cells, (non-fixed:27194  fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      5836     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 398)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:47:55 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1791 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Sun Jun  4 22:47:56 2023
****************************************

avg cell displacement:    0.418 um ( 0.30 row height)
max cell displacement:    1.546 um ( 1.10 row height)
std deviation:            0.261 um ( 0.19 row height)
number of cell moved:      1572 cells (out of 27194 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 2.9431  TNS: 67.5294  Number of Violating Paths: 40

  Nets with DRC Violations: 0
  Total moveable cell area: 39821.8
  Total fixed cell area: 62.8
  Total physical cell area: 39884.6
  Core area: (28000 28000 1147860 1148000)



  Design (Hold)  WNS: 0.0003  TNS: 0.0003  Number of Violating Paths: 1
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(1175860,1176000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  143  Alloctr  144  Proc 2140 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,587.93,588.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Tech Data] Total (MB): Used  158  Alloctr  159  Proc 2140 
Net statistics:
Total number of nets     = 28775
Number of nets to route  = 11
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-medium = 15
Number of nets with max-layer-mode soft = 4
Number of nets with max-layer-mode soft-cost-medium = 4
Number of nets with max-layer-mode hard = 11
4 nets are partially connected,
 of which 0 are detail routed and 4 are global routed.
9 nets are fully connected,
 of which 2 are detail routed and 7 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   13  Alloctr   13  Proc    1 
[End of Build All Nets] Total (MB): Used  172  Alloctr  173  Proc 2142 
Average gCell capacity  6.92     on layer (1)    metal1
Average gCell capacity  8.14     on layer (2)    metal2
Average gCell capacity  5.18     on layer (3)    metal3
Average gCell capacity  3.19     on layer (4)    metal4
Average gCell capacity  3.14     on layer (5)    metal5
Average gCell capacity  2.98     on layer (6)    metal6
Average gCell capacity  1.68     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.87     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1764000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc   17 
[End of Build Congestion map] Total (MB): Used  176  Alloctr  177  Proc 2159 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   33  Alloctr   33  Proc   19 
[End of Build Data] Total (MB): Used  176  Alloctr  177  Proc 2159 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  176  Alloctr  178  Proc 2159 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  176  Alloctr  178  Proc 2159 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.00%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15045.82
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 1.56
Initial. Layer metal3 wire length = 6792.66
Initial. Layer metal4 wire length = 6970.60
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 544.60
Initial. Layer metal7 wire length = 736.40
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 4879
Initial. Via via1_4 count = 1499
Initial. Via via2_8 count = 1497
Initial. Via via3_2 count = 1836
Initial. Via via4_0 count = 15
Initial. Via via5_0 count = 15
Initial. Via via6_0 count = 17
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  176  Alloctr  178  Proc 2159 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.00%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 15045.82
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 1.56
phase1. Layer metal3 wire length = 6792.66
phase1. Layer metal4 wire length = 6970.60
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 544.60
phase1. Layer metal7 wire length = 736.40
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 4879
phase1. Via via1_4 count = 1499
phase1. Via via2_8 count = 1497
phase1. Via via3_2 count = 1836
phase1. Via via4_0 count = 15
phase1. Via via5_0 count = 15
phase1. Via via6_0 count = 17
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  176  Alloctr  178  Proc 2159 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 15045.82
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 1.56
phase2. Layer metal3 wire length = 6792.66
phase2. Layer metal4 wire length = 6970.60
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 544.60
phase2. Layer metal7 wire length = 736.40
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 4879
phase2. Via via1_4 count = 1499
phase2. Via via2_8 count = 1497
phase2. Via via3_2 count = 1836
phase2. Via via4_0 count = 15
phase2. Via via5_0 count = 15
phase2. Via via6_0 count = 17
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc   19 
[End of Whole Chip Routing] Total (MB): Used  176  Alloctr  178  Proc 2159 

Congestion utilization per direction:
Average vertical track utilization   =  0.35 %
Peak    vertical track utilization   = 45.45 %
Average horizontal track utilization =  0.14 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -14  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  168  Alloctr  169  Proc 2159 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   24  Alloctr   25  Proc   19 
[GR: Done] Total (MB): Used  168  Alloctr  169  Proc 2159 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   19 
[End of Global Routing] Total (MB): Used  143  Alloctr  144  Proc 2159 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Read routes] Total (MB): Used  154  Alloctr  155  Proc 2159 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 1080 of 5199


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   15  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used  155  Alloctr  156  Proc 2197 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used  155  Alloctr  156  Proc 2197 

Number of wires with overlap after iteration 1 = 319 of 4281


Wire length and via report:
---------------------------
Number of metal1 wires: 103               : 0
Number of metal2 wires: 1111             via1_4: 1495
Number of metal3 wires: 1470             via2_8: 1572
Number of metal4 wires: 1567             via3_2: 2026
Number of metal5 wires: 3                via4_0: 15
Number of metal6 wires: 17               via5_0: 15
Number of metal7 wires: 10               via6_0: 17
Number of metal8 wires: 0                via7_0: 0
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 4281              vias: 5140

Total metal1 wire length: 21.9
Total metal2 wire length: 176.2
Total metal3 wire length: 6809.2
Total metal4 wire length: 6961.8
Total metal5 wire length: 0.4
Total metal6 wire length: 535.9
Total metal7 wire length: 736.1
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 15241.6

Longest metal1 wire length: 0.4
Longest metal2 wire length: 0.9
Longest metal3 wire length: 35.1
Longest metal4 wire length: 82.8
Longest metal5 wire length: 0.1
Longest metal6 wire length: 162.1
Longest metal7 wire length: 265.8
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used   11  Alloctr   11  Proc   37 
[Track Assign: Done] Total (MB): Used  150  Alloctr  151  Proc 2197 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  158  Alloctr  159  Proc 2197 
Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 28761, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  3/1764 Partitions, Violations = 0
Routed  8/1764 Partitions, Violations = 0
Routed  17/1764 Partitions, Violations =        0
Routed  24/1764 Partitions, Violations =        0
Routed  32/1764 Partitions, Violations =        0
Routed  42/1764 Partitions, Violations =        0
Routed  48/1764 Partitions, Violations =        0
Routed  57/1764 Partitions, Violations =        0
Routed  64/1764 Partitions, Violations =        0
Routed  73/1764 Partitions, Violations =        0
Routed  80/1764 Partitions, Violations =        0
Routed  88/1764 Partitions, Violations =        0
Routed  97/1764 Partitions, Violations =        4
Routed  104/1764 Partitions, Violations =       4
Routed  112/1764 Partitions, Violations =       0
Routed  122/1764 Partitions, Violations =       0
Routed  128/1764 Partitions, Violations =       0
Routed  138/1764 Partitions, Violations =       0
Routed  144/1764 Partitions, Violations =       0
Routed  152/1764 Partitions, Violations =       5
Routed  162/1764 Partitions, Violations =       5
Routed  168/1764 Partitions, Violations =       0
Routed  176/1764 Partitions, Violations =       0
Routed  185/1764 Partitions, Violations =       0
Routed  192/1764 Partitions, Violations =       0
Routed  200/1764 Partitions, Violations =       0
Routed  208/1764 Partitions, Violations =       0
Routed  217/1764 Partitions, Violations =       0
Routed  224/1764 Partitions, Violations =       0
Routed  233/1764 Partitions, Violations =       0
Routed  240/1764 Partitions, Violations =       0
Routed  248/1764 Partitions, Violations =       0
Routed  256/1764 Partitions, Violations =       0
Routed  264/1764 Partitions, Violations =       0
Routed  272/1764 Partitions, Violations =       0
Routed  280/1764 Partitions, Violations =       0
Routed  289/1764 Partitions, Violations =       4
Routed  296/1764 Partitions, Violations =       4
Routed  304/1764 Partitions, Violations =       4
Routed  312/1764 Partitions, Violations =       0
Routed  320/1764 Partitions, Violations =       0
Routed  329/1764 Partitions, Violations =       0
Routed  336/1764 Partitions, Violations =       0
Routed  344/1764 Partitions, Violations =       0
Routed  352/1764 Partitions, Violations =       0
Routed  360/1764 Partitions, Violations =       0
Routed  369/1764 Partitions, Violations =       0
Routed  376/1764 Partitions, Violations =       0
Routed  384/1764 Partitions, Violations =       0
Routed  392/1764 Partitions, Violations =       0
Routed  401/1764 Partitions, Violations =       0
Routed  408/1764 Partitions, Violations =       0
Routed  416/1764 Partitions, Violations =       3
Routed  426/1764 Partitions, Violations =       3
Routed  432/1764 Partitions, Violations =       3
Routed  441/1764 Partitions, Violations =       3
Routed  448/1764 Partitions, Violations =       0
Routed  456/1764 Partitions, Violations =       0
Routed  464/1764 Partitions, Violations =       2
Routed  474/1764 Partitions, Violations =       2
Routed  480/1764 Partitions, Violations =       2
Routed  488/1764 Partitions, Violations =       2
Routed  498/1764 Partitions, Violations =       0
Routed  506/1764 Partitions, Violations =       0
Routed  512/1764 Partitions, Violations =       0
Routed  520/1764 Partitions, Violations =       4
Routed  531/1764 Partitions, Violations =       4
Routed  536/1764 Partitions, Violations =       4
Routed  544/1764 Partitions, Violations =       4
Routed  552/1764 Partitions, Violations =       4
Routed  560/1764 Partitions, Violations =       4
Routed  568/1764 Partitions, Violations =       4
Routed  576/1764 Partitions, Violations =       4
Routed  584/1764 Partitions, Violations =       0
Routed  592/1764 Partitions, Violations =       0
Routed  602/1764 Partitions, Violations =       5
Routed  608/1764 Partitions, Violations =       5
Routed  616/1764 Partitions, Violations =       7
Routed  624/1764 Partitions, Violations =       7
Routed  637/1764 Partitions, Violations =       7
Routed  641/1764 Partitions, Violations =       7
Routed  648/1764 Partitions, Violations =       9
Routed  656/1764 Partitions, Violations =       12
Routed  664/1764 Partitions, Violations =       12
Routed  673/1764 Partitions, Violations =       12
Routed  681/1764 Partitions, Violations =       12
Routed  688/1764 Partitions, Violations =       10
Routed  696/1764 Partitions, Violations =       5
Routed  711/1764 Partitions, Violations =       5
Routed  714/1764 Partitions, Violations =       5
Routed  720/1764 Partitions, Violations =       5
Routed  728/1764 Partitions, Violations =       5
Routed  736/1764 Partitions, Violations =       5
Routed  752/1764 Partitions, Violations =       5
Routed  753/1764 Partitions, Violations =       5
Routed  760/1764 Partitions, Violations =       5
Routed  768/1764 Partitions, Violations =       7
Routed  776/1764 Partitions, Violations =       7
Routed  791/1764 Partitions, Violations =       7
Routed  792/1764 Partitions, Violations =       7
Routed  800/1764 Partitions, Violations =       7
Routed  808/1764 Partitions, Violations =       5
Routed  816/1764 Partitions, Violations =       5
Routed  831/1764 Partitions, Violations =       5
Routed  832/1764 Partitions, Violations =       5
Routed  840/1764 Partitions, Violations =       5
Routed  848/1764 Partitions, Violations =       5
Routed  856/1764 Partitions, Violations =       5
Routed  872/1764 Partitions, Violations =       5
Routed  873/1764 Partitions, Violations =       5
Routed  880/1764 Partitions, Violations =       5
Routed  888/1764 Partitions, Violations =       7
Routed  896/1764 Partitions, Violations =       7
Routed  914/1764 Partitions, Violations =       7
Routed  915/1764 Partitions, Violations =       7
Routed  920/1764 Partitions, Violations =       7
Routed  928/1764 Partitions, Violations =       5
Routed  936/1764 Partitions, Violations =       5
Routed  944/1764 Partitions, Violations =       5
Routed  955/1764 Partitions, Violations =       5
Routed  960/1764 Partitions, Violations =       5
Routed  969/1764 Partitions, Violations =       5
Routed  977/1764 Partitions, Violations =       5
Routed  984/1764 Partitions, Violations =       5
Routed  997/1764 Partitions, Violations =       5
Routed  1000/1764 Partitions, Violations =      5
Routed  1008/1764 Partitions, Violations =      5
Routed  1017/1764 Partitions, Violations =      5
Routed  1036/1764 Partitions, Violations =      5
Routed  1037/1764 Partitions, Violations =      5
Routed  1043/1764 Partitions, Violations =      5
Routed  1048/1764 Partitions, Violations =      5
Routed  1056/1764 Partitions, Violations =      5
Routed  1073/1764 Partitions, Violations =      5
Routed  1075/1764 Partitions, Violations =      5
Routed  1081/1764 Partitions, Violations =      5
Routed  1088/1764 Partitions, Violations =      5
Routed  1096/1764 Partitions, Violations =      5
Routed  1109/1764 Partitions, Violations =      5
Routed  1113/1764 Partitions, Violations =      5
Routed  1120/1764 Partitions, Violations =      5
Routed  1130/1764 Partitions, Violations =      5
Routed  1145/1764 Partitions, Violations =      5
Routed  1148/1764 Partitions, Violations =      5
Routed  1154/1764 Partitions, Violations =      5
Routed  1160/1764 Partitions, Violations =      5
Routed  1168/1764 Partitions, Violations =      5
Routed  1182/1764 Partitions, Violations =      5
Routed  1188/1764 Partitions, Violations =      5
Routed  1192/1764 Partitions, Violations =      5
Routed  1200/1764 Partitions, Violations =      5
Routed  1216/1764 Partitions, Violations =      5
Routed  1221/1764 Partitions, Violations =      5
Routed  1224/1764 Partitions, Violations =      5
Routed  1232/1764 Partitions, Violations =      9
Routed  1248/1764 Partitions, Violations =      9
Routed  1249/1764 Partitions, Violations =      9
Routed  1256/1764 Partitions, Violations =      9
Routed  1264/1764 Partitions, Violations =      5
Routed  1279/1764 Partitions, Violations =      5
Routed  1280/1764 Partitions, Violations =      5
Routed  1288/1764 Partitions, Violations =      5
Routed  1296/1764 Partitions, Violations =      5
Routed  1309/1764 Partitions, Violations =      5
Routed  1313/1764 Partitions, Violations =      5
Routed  1320/1764 Partitions, Violations =      5
Routed  1328/1764 Partitions, Violations =      5
Routed  1340/1764 Partitions, Violations =      5
Routed  1347/1764 Partitions, Violations =      5
Routed  1353/1764 Partitions, Violations =      5
Routed  1368/1764 Partitions, Violations =      5
Routed  1369/1764 Partitions, Violations =      5
Routed  1378/1764 Partitions, Violations =      5
Routed  1384/1764 Partitions, Violations =      5
Routed  1396/1764 Partitions, Violations =      5
Routed  1400/1764 Partitions, Violations =      5
Routed  1409/1764 Partitions, Violations =      9
Routed  1423/1764 Partitions, Violations =      9
Routed  1424/1764 Partitions, Violations =      9
Routed  1433/1764 Partitions, Violations =      9
Routed  1449/1764 Partitions, Violations =      5
Routed  1450/1764 Partitions, Violations =      5
Routed  1459/1764 Partitions, Violations =      5
Routed  1474/1764 Partitions, Violations =      5
Routed  1476/1764 Partitions, Violations =      5
Routed  1480/1764 Partitions, Violations =      5
Routed  1499/1764 Partitions, Violations =      5
Routed  1500/1764 Partitions, Violations =      5
Routed  1504/1764 Partitions, Violations =      5
Routed  1522/1764 Partitions, Violations =      5
Routed  1523/1764 Partitions, Violations =      5
Routed  1531/1764 Partitions, Violations =      5
Routed  1545/1764 Partitions, Violations =      5
Routed  1547/1764 Partitions, Violations =      5
Routed  1553/1764 Partitions, Violations =      5
Routed  1569/1764 Partitions, Violations =      5
Routed  1573/1764 Partitions, Violations =      5
Routed  1592/1764 Partitions, Violations =      5
Routed  1610/1764 Partitions, Violations =      5
Routed  1627/1764 Partitions, Violations =      5
Routed  1643/1764 Partitions, Violations =      5
Routed  1658/1764 Partitions, Violations =      5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Same net spacing : 4
        Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used  166  Alloctr  167  Proc 2197 

End DR iteration 0 with 1764 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used  166  Alloctr  167  Proc 2197 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  151  Alloctr  152  Proc 2197 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  151  Alloctr  152  Proc 2197 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    15203 micron
Total Number of Contacts =             5102
Total Number of Wires =                3631
Total Number of PtConns =              0
Total Number of Routed Wires =       3631
Total Routed Wire Length =           15203 micron
Total Number of Routed Contacts =       5102
        Layer      metal1 :          0 micron
        Layer      metal2 :        175 micron
        Layer      metal3 :       6802 micron
        Layer      metal4 :       6952 micron
        Layer      metal5 :          0 micron
        Layer      metal6 :        537 micron
        Layer      metal7 :        736 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via6_0 :         17
        Via        via5_0 :         15
        Via        via4_0 :         15
        Via        via3_2 :        478
        Via   via3_2(rot) :       1521
        Via        via2_8 :          2
        Via   via2_8(rot) :       1559
        Via        via1_4 :        171
        Via   via1_4(rot) :       1323
        Via   via1_5(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
        Un-optimized = 100.00% (1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
        Un-optimized = 100.00% (1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
        Un-optimized = 100.00% (1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
        Un-optimized = 100.00% (1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
        Un-optimized = 100.00% (1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
        Un-optimized = 100.00% (1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
 

Total number of nets = 28775
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : cpu
Version: T-2022.03-SP3
Date   : Sun Jun  4 22:48:20 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1475      10        10        0.0169    0.2828      0             62.7760
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Sun Jun  4 22:48:21 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              47.00
  Critical Path Length:          9.60
  Critical Path Slack:          -0.60
  Critical Path Clk Period:      9.00
  Total Negative Slack:         -1.97
  No. of Violating Paths:        6.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.09
  Critical Path Slack:           7.48
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             199.00
  Critical Path Length:         19.63
  Critical Path Slack:         -10.79
  Critical Path Clk Period:      9.00
  Total Negative Slack:       -183.80
  No. of Violating Paths:       58.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2521
  Leaf Cell Count:              27204
  Buf/Inv Cell Count:            6294
  Buf Cell Count:                 595
  Inv Cell Count:                5699
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:     25729
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33197.066165
  Noncombinational Area:  6687.505760
  Buf/Inv Area:           6578.445998
  Total Buffer Area:          1187.69
  Total Inverter Area:        5390.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      345400.44
  Net YLength        :      400552.00
  -----------------------------------
  Cell Area:             39884.571925
  Design Area:           39884.571925
  Net Length        :       745952.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         28785
  Nets With Violations:            91
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           91
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              594.11
  -----------------------------------------
  Overall Compile Time:              594.29
  Overall Compile Wall Clock Time:   603.73

  --------------------------------------------------------------------

  Design  WNS: 10.79  TNS: 183.80  Number of Violating Paths: 58


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(exec0/alu0/n11172) has floating ports (dbId = 1821440 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11221) has floating ports (dbId = 1821441 numNodes = 10 numEdges = 0 numCmps = 10)
net(exec0/alu0/n11236) has floating ports (dbId = 1821442 numNodes = 11 numEdges = 0 numCmps = 11)
net(exec0/alu0/n11255) has floating ports (dbId = 1821443 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n11279) has floating ports (dbId = 1821444 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11281) has floating ports (dbId = 1821445 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11282) has floating ports (dbId = 1821446 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11353) has floating ports (dbId = 1821447 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11360) has floating ports (dbId = 1821448 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11385) has floating ports (dbId = 1821449 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n11427) has floating ports (dbId = 1821450 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n11498) has floating ports (dbId = 1821451 numNodes = 12 numEdges = 0 numCmps = 12)
net(exec0/alu0/n11533) has floating ports (dbId = 1821452 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n11535) has floating ports (dbId = 1821453 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n11538) has floating ports (dbId = 1821454 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11552) has floating ports (dbId = 1821455 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8627) has floating ports (dbId = 1820928 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8740) has floating ports (dbId = 1820929 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8759) has floating ports (dbId = 1820930 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n8794) has floating ports (dbId = 1820931 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8814) has floating ports (dbId = 1820932 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8815) has floating ports (dbId = 1820933 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8870) has floating ports (dbId = 1820934 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8889) has floating ports (dbId = 1820935 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8895) has floating ports (dbId = 1820936 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8914) has floating ports (dbId = 1820937 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9028) has floating ports (dbId = 1820938 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9219) has floating ports (dbId = 1820939 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9310) has floating ports (dbId = 1820940 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n9327) has floating ports (dbId = 1820941 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n9379) has floating ports (dbId = 1820942 numNodes = 6 numEdges = 0 numCmps = 6)
net(exec0/alu0/n9455) has floating ports (dbId = 1820943 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n9501) has floating ports (dbId = 1820944 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9654) has floating ports (dbId = 1820945 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9744) has floating ports (dbId = 1820946 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n9853) has floating ports (dbId = 1820947 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n9984) has floating ports (dbId = 1820948 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n10069) has floating ports (dbId = 1820949 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10243) has floating ports (dbId = 1820950 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10300) has floating ports (dbId = 1820951 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10305) has floating ports (dbId = 1820952 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n10460) has floating ports (dbId = 1820953 numNodes = 7 numEdges = 0 numCmps = 7)
net(exec0/alu0/n10535) has floating ports (dbId = 1820954 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10566) has floating ports (dbId = 1820955 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10611) has floating ports (dbId = 1820956 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10626) has floating ports (dbId = 1820957 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n10834) has floating ports (dbId = 1820958 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10903) has floating ports (dbId = 1820959 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n10918) has floating ports (dbId = 1820960 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10970) has floating ports (dbId = 1820961 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n10976) has floating ports (dbId = 1820962 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11011) has floating ports (dbId = 1820963 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11036) has floating ports (dbId = 1820964 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11050) has floating ports (dbId = 1820965 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n11066) has floating ports (dbId = 1820966 numNodes = 6 numEdges = 0 numCmps = 6)
net(exec0/alu0/n11157) has floating ports (dbId = 1820967 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6768) has floating ports (dbId = 1820672 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6937) has floating ports (dbId = 1820673 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n6975) has floating ports (dbId = 1820674 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n6985) has floating ports (dbId = 1820675 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7017) has floating ports (dbId = 1820676 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7019) has floating ports (dbId = 1820677 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7057) has floating ports (dbId = 1820678 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n7182) has floating ports (dbId = 1820679 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7194) has floating ports (dbId = 1820680 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n7195) has floating ports (dbId = 1820681 numNodes = 6 numEdges = 0 numCmps = 6)
net(exec0/alu0/n7222) has floating ports (dbId = 1820682 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7257) has floating ports (dbId = 1820683 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7541) has floating ports (dbId = 1820684 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n7572) has floating ports (dbId = 1820685 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7639) has floating ports (dbId = 1820686 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7679) has floating ports (dbId = 1820687 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7694) has floating ports (dbId = 1820688 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7727) has floating ports (dbId = 1820689 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7765) has floating ports (dbId = 1820690 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7781) has floating ports (dbId = 1820691 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7806) has floating ports (dbId = 1820692 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n7823) has floating ports (dbId = 1820693 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7900) has floating ports (dbId = 1820694 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7941) has floating ports (dbId = 1820695 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n7985) has floating ports (dbId = 1820696 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8154) has floating ports (dbId = 1820697 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8190) has floating ports (dbId = 1820698 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8259) has floating ports (dbId = 1820699 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8263) has floating ports (dbId = 1820700 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8284) has floating ports (dbId = 1820701 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8320) has floating ports (dbId = 1820702 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8338) has floating ports (dbId = 1820703 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8391) has floating ports (dbId = 1820704 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8440) has floating ports (dbId = 1820705 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8495) has floating ports (dbId = 1820706 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n8551) has floating ports (dbId = 1820707 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n8606) has floating ports (dbId = 1820708 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8612) has floating ports (dbId = 1820709 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n8618) has floating ports (dbId = 1820710 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n8623) has floating ports (dbId = 1820711 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4944) has floating ports (dbId = 1820160 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4959) has floating ports (dbId = 1820161 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5009) has floating ports (dbId = 1820162 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5015) has floating ports (dbId = 1820163 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n5031) has floating ports (dbId = 1820164 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n5039) has floating ports (dbId = 1820165 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n5054) has floating ports (dbId = 1820166 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n5055) has floating ports (dbId = 1820167 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n5068) has floating ports (dbId = 1820168 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n5152) has floating ports (dbId = 1820169 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5215) has floating ports (dbId = 1820170 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n5258) has floating ports (dbId = 1820171 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5265) has floating ports (dbId = 1820172 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5368) has floating ports (dbId = 1820173 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5561) has floating ports (dbId = 1820174 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5600) has floating ports (dbId = 1820175 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n5609) has floating ports (dbId = 1820176 numNodes = 12 numEdges = 0 numCmps = 12)
net(exec0/alu0/n5631) has floating ports (dbId = 1820177 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n5652) has floating ports (dbId = 1820178 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n5685) has floating ports (dbId = 1820179 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5686) has floating ports (dbId = 1820180 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5687) has floating ports (dbId = 1820181 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5804) has floating ports (dbId = 1820182 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5822) has floating ports (dbId = 1820183 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5825) has floating ports (dbId = 1820184 numNodes = 11 numEdges = 0 numCmps = 11)
net(exec0/alu0/n5848) has floating ports (dbId = 1820185 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n5882) has floating ports (dbId = 1820186 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n5958) has floating ports (dbId = 1820187 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6044) has floating ports (dbId = 1820188 numNodes = 7 numEdges = 0 numCmps = 7)
net(exec0/alu0/n6051) has floating ports (dbId = 1820189 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6321) has floating ports (dbId = 1820190 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6451) has floating ports (dbId = 1820191 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6452) has floating ports (dbId = 1820192 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6453) has floating ports (dbId = 1820193 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n6525) has floating ports (dbId = 1820194 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n6535) has floating ports (dbId = 1820195 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6566) has floating ports (dbId = 1820196 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6636) has floating ports (dbId = 1820197 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6641) has floating ports (dbId = 1820198 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n6697) has floating ports (dbId = 1820199 numNodes = 11 numEdges = 0 numCmps = 11)
net(exec0/alu0/n3377) has floating ports (dbId = 1819904 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3404) has floating ports (dbId = 1819905 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3409) has floating ports (dbId = 1819906 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n3417) has floating ports (dbId = 1819907 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n3426) has floating ports (dbId = 1819908 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3445) has floating ports (dbId = 1819909 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3474) has floating ports (dbId = 1819910 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3478) has floating ports (dbId = 1819911 numNodes = 34 numEdges = 0 numCmps = 34)
net(exec0/alu0/n3480) has floating ports (dbId = 1819912 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3485) has floating ports (dbId = 1819913 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n3499) has floating ports (dbId = 1819914 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n3531) has floating ports (dbId = 1819915 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3566) has floating ports (dbId = 1819916 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3574) has floating ports (dbId = 1819917 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n3625) has floating ports (dbId = 1819918 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3645) has floating ports (dbId = 1819919 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3738) has floating ports (dbId = 1819920 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3739) has floating ports (dbId = 1819921 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n3819) has floating ports (dbId = 1819922 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n3831) has floating ports (dbId = 1819923 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3904) has floating ports (dbId = 1819924 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3992) has floating ports (dbId = 1819925 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4035) has floating ports (dbId = 1819926 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4055) has floating ports (dbId = 1819927 numNodes = 7 numEdges = 0 numCmps = 7)
net(exec0/alu0/n4063) has floating ports (dbId = 1819928 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4082) has floating ports (dbId = 1819929 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4314) has floating ports (dbId = 1819930 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4371) has floating ports (dbId = 1819931 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4511) has floating ports (dbId = 1819932 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4517) has floating ports (dbId = 1819933 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n4543) has floating ports (dbId = 1819934 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4637) has floating ports (dbId = 1819935 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4675) has floating ports (dbId = 1819936 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n4764) has floating ports (dbId = 1819937 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4835) has floating ports (dbId = 1819938 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4857) has floating ports (dbId = 1819939 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n4871) has floating ports (dbId = 1819940 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4878) has floating ports (dbId = 1819941 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4913) has floating ports (dbId = 1819942 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n4941) has floating ports (dbId = 1819943 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2593) has floating ports (dbId = 1819648 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n2594) has floating ports (dbId = 1819649 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n2599) has floating ports (dbId = 1819650 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2626) has floating ports (dbId = 1819651 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2628) has floating ports (dbId = 1819652 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2640) has floating ports (dbId = 1819653 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2652) has floating ports (dbId = 1819654 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n2656) has floating ports (dbId = 1819655 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2658) has floating ports (dbId = 1819656 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2741) has floating ports (dbId = 1819657 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2742) has floating ports (dbId = 1819658 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2765) has floating ports (dbId = 1819659 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2767) has floating ports (dbId = 1819660 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n2831) has floating ports (dbId = 1819661 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2919) has floating ports (dbId = 1819662 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2949) has floating ports (dbId = 1819663 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n2955) has floating ports (dbId = 1819664 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2960) has floating ports (dbId = 1819665 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n2964) has floating ports (dbId = 1819666 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n2986) has floating ports (dbId = 1819667 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2987) has floating ports (dbId = 1819668 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n2990) has floating ports (dbId = 1819669 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3008) has floating ports (dbId = 1819670 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n3009) has floating ports (dbId = 1819671 numNodes = 3 numEdges = 0 numCmps = 3)

... and 28561 more nets has floating ports 

Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 28761, of which 0 are frozen

Check 28775 nets, 28761 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  140  Alloctr  141  Proc 2197 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/121 Partitions, Violations =  0
Checked 4/121 Partitions, Violations =  0
Checked 8/121 Partitions, Violations =  0
Checked 12/121 Partitions, Violations = 0
Checked 16/121 Partitions, Violations = 0
Checked 23/121 Partitions, Violations = 0
Checked 24/121 Partitions, Violations = 0
Checked 28/121 Partitions, Violations = 0
Checked 34/121 Partitions, Violations = 0
Checked 36/121 Partitions, Violations = 0
Checked 41/121 Partitions, Violations = 0
Checked 45/121 Partitions, Violations = 0
Checked 48/121 Partitions, Violations = 0
Checked 52/121 Partitions, Violations = 0
Checked 56/121 Partitions, Violations = 0
Checked 60/121 Partitions, Violations = 0
Checked 64/121 Partitions, Violations = 0
Checked 68/121 Partitions, Violations = 0
Checked 72/121 Partitions, Violations = 0
Checked 78/121 Partitions, Violations = 0
Checked 80/121 Partitions, Violations = 0
Checked 84/121 Partitions, Violations = 0
Checked 89/121 Partitions, Violations = 0
Checked 92/121 Partitions, Violations = 0
Checked 96/121 Partitions, Violations = 0
Checked 100/121 Partitions, Violations =        0
Checked 104/121 Partitions, Violations =        0
Checked 111/121 Partitions, Violations =        0
Checked 112/121 Partitions, Violations =        0
Checked 116/121 Partitions, Violations =        0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  167  Alloctr  168  Proc 2197 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    15203 micron
Total Number of Contacts =             5102
Total Number of Wires =                3631
Total Number of PtConns =              0
Total Number of Routed Wires =       3631
Total Routed Wire Length =           15203 micron
Total Number of Routed Contacts =       5102
        Layer      metal1 :          0 micron
        Layer      metal2 :        175 micron
        Layer      metal3 :       6802 micron
        Layer      metal4 :       6952 micron
        Layer      metal5 :          0 micron
        Layer      metal6 :        537 micron
        Layer      metal7 :        736 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via6_0 :         17
        Via        via5_0 :         15
        Via        via4_0 :         15
        Via        via3_2 :        478
        Via   via3_2(rot) :       1521
        Via        via2_8 :          2
        Via   via2_8(rot) :       1559
        Via        via1_4 :        171
        Via   via1_4(rot) :       1323
        Via   via1_5(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
        Un-optimized = 100.00% (1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
        Un-optimized = 100.00% (1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
        Un-optimized = 100.00% (1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5102 vias)
 
    Layer via1       =  0.00% (0      / 1495    vias)
        Un-optimized = 100.00% (1495    vias)
    Layer via2       =  0.00% (0      / 1561    vias)
        Un-optimized = 100.00% (1561    vias)
    Layer via3       =  0.00% (0      / 1999    vias)
        Un-optimized = 100.00% (1999    vias)
    Layer via4       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via5       =  0.00% (0      / 15      vias)
        Un-optimized = 100.00% (15      vias)
    Layer via6       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
 


Verify Summary:

Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 28761, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named cpu_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 23960/23960
Unconnected power pins:           6044/6044

Other ground nets:                23960/23960
Unconnected ground pins:          6044/6044
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Jun  4 22:48:29 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  145  Alloctr  146  Proc 2197 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,587.93,588.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Tech Data] Total (MB): Used  165  Alloctr  166  Proc 2197 
Net statistics:
Total number of nets     = 28775
Number of nets to route  = 28761
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-medium = 15
Number of nets with max-layer-mode soft = 4
Number of nets with max-layer-mode soft-cost-medium = 4
Number of nets with max-layer-mode hard = 11
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build All Nets] Total (MB): Used  179  Alloctr  180  Proc 2197 
Average gCell capacity  6.92     on layer (1)    metal1
Average gCell capacity  8.14     on layer (2)    metal2
Average gCell capacity  5.18     on layer (3)    metal3
Average gCell capacity  3.19     on layer (4)    metal4
Average gCell capacity  3.14     on layer (5)    metal5
Average gCell capacity  2.98     on layer (6)    metal6
Average gCell capacity  1.68     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.87     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1764000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  183  Alloctr  185  Proc 2197 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Build Data] Total (MB): Used  184  Alloctr  186  Proc 2197 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  186  Proc 2197 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Initial Routing] Total (MB): Used  199  Alloctr  200  Proc 2197 
Initial. Routing result:
Initial. Both Dirs: Overflow = 20155 Max = 10 GRCs = 11932 (3.38%)
Initial. H routing: Overflow =  1835 Max =  6 (GRCs =   1) GRCs =  1769 (1.00%)
Initial. V routing: Overflow = 18319 Max = 10 (GRCs =   1) GRCs = 10163 (5.76%)
Initial. metal1     Overflow =    36 Max =  1 (GRCs =  24) GRCs =    49 (0.03%)
Initial. metal2     Overflow =  1239 Max =  6 (GRCs =   1) GRCs =  1218 (0.69%)
Initial. metal3     Overflow =  8952 Max = 10 (GRCs =   1) GRCs =  5203 (2.95%)
Initial. metal4     Overflow =   257 Max =  4 (GRCs =   1) GRCs =   223 (0.13%)
Initial. metal5     Overflow =  9107 Max =  8 (GRCs =   7) GRCs =  4700 (2.66%)
Initial. metal6     Overflow =   264 Max =  2 (GRCs =  24) GRCs =   240 (0.14%)
Initial. metal7     Overflow =   260 Max =  1 (GRCs = 260) GRCs =   260 (0.15%)
Initial. metal8     Overflow =    39 Max =  1 (GRCs =  39) GRCs =    39 (0.02%)
Initial. metal9     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   96.2 3.60 0.10 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01
metal2   49.8 20.6 11.7 7.39 0.00 3.91 2.65 1.81 1.20 0.00 0.49 0.17 0.06 0.04
metal3   45.2 19.8 1.25 13.4 0.00 0.71 7.61 0.34 4.69 0.00 4.04 0.00 1.60 1.25
metal4   70.8 0.21 0.00 23.1 0.00 0.00 4.69 0.00 0.00 0.00 0.98 0.00 0.00 0.13
metal5   64.9 0.04 0.06 18.9 0.00 0.00 9.51 0.00 0.00 0.00 3.81 0.00 0.00 2.66
metal6   84.8 0.02 0.01 12.2 0.00 0.00 1.86 0.00 0.00 0.00 0.89 0.00 0.00 0.14
metal7   87.2 0.00 0.00 0.00 0.00 9.72 0.00 0.00 0.00 0.00 2.92 0.00 0.00 0.15
metal8   92.3 0.00 0.00 0.00 0.00 7.39 0.00 0.00 0.00 0.00 0.29 0.00 0.00 0.02
metal9   99.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.00
metal10  99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.63 0.00 0.00 0.00
Total    78.6 4.53 1.34 7.66 0.00 2.22 2.68 0.22 0.60 0.00 1.45 0.02 0.17 0.45


Initial. Total Wire Length = 806205.89
Initial. Layer metal1 wire length = 9869.57
Initial. Layer metal2 wire length = 225147.95
Initial. Layer metal3 wire length = 262004.51
Initial. Layer metal4 wire length = 66428.68
Initial. Layer metal5 wire length = 144521.47
Initial. Layer metal6 wire length = 40906.18
Initial. Layer metal7 wire length = 36157.93
Initial. Layer metal8 wire length = 19350.23
Initial. Layer metal9 wire length = 490.80
Initial. Layer metal10 wire length = 1328.57
Initial. Total Number of Contacts = 187538
Initial. Via via1_4 count = 81638
Initial. Via via2_8 count = 73953
Initial. Via via3_2 count = 12554
Initial. Via via4_0 count = 9673
Initial. Via via5_0 count = 7451
Initial. Via via6_0 count = 1720
Initial. Via via7_0 count = 374
Initial. Via via8_0 count = 78
Initial. Via via9_0 count = 97
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  201  Alloctr  202  Proc 2197 
phase1. Routing result:
phase1. Both Dirs: Overflow = 10133 Max = 8 GRCs =  7385 (2.09%)
phase1. H routing: Overflow =  1690 Max = 8 (GRCs =  4) GRCs =  1628 (0.92%)
phase1. V routing: Overflow =  8442 Max = 7 (GRCs =  3) GRCs =  5757 (3.26%)
phase1. metal1     Overflow =    39 Max = 2 (GRCs =  1) GRCs =    51 (0.03%)
phase1. metal2     Overflow =  1384 Max = 8 (GRCs =  4) GRCs =  1327 (0.75%)
phase1. metal3     Overflow =  2805 Max = 7 (GRCs =  1) GRCs =  2159 (1.22%)
phase1. metal4     Overflow =   147 Max = 3 (GRCs =  2) GRCs =   132 (0.07%)
phase1. metal5     Overflow =  5624 Max = 7 (GRCs =  2) GRCs =  3586 (2.03%)
phase1. metal6     Overflow =   113 Max = 2 (GRCs =  2) GRCs =   111 (0.06%)
phase1. metal7     Overflow =    13 Max = 2 (GRCs =  1) GRCs =    12 (0.01%)
phase1. metal8     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   94.9 4.40 0.56 0.04 0.00 0.05 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   49.1 21.3 12.0 6.87 0.00 3.82 2.75 1.93 1.37 0.00 0.52 0.20 0.06 0.05
metal3   43.6 22.2 1.36 13.0 0.00 0.69 7.87 0.38 5.20 0.00 4.45 0.00 0.85 0.29
metal4   70.7 0.22 0.00 23.2 0.00 0.00 4.49 0.00 0.00 0.00 1.22 0.00 0.00 0.07
metal5   59.3 0.03 0.07 23.3 0.00 0.00 9.83 0.00 0.00 0.00 5.27 0.00 0.00 2.03
metal6   80.5 0.02 0.01 16.0 0.00 0.00 2.43 0.00 0.00 0.00 0.84 0.00 0.00 0.06
metal7   85.2 0.00 0.00 0.00 0.00 12.0 0.00 0.00 0.00 0.00 2.65 0.00 0.00 0.01
metal8   90.2 0.00 0.00 0.00 0.00 9.39 0.00 0.00 0.00 0.00 0.34 0.00 0.00 0.00
metal9   99.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.25 0.00 0.00 0.00
metal10  99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.63 0.00 0.00 0.00
Total    76.8 4.91 1.43 8.42 0.00 2.65 2.79 0.24 0.67 0.00 1.64 0.02 0.09 0.26


phase1. Total Wire Length = 829522.68
phase1. Layer metal1 wire length = 14202.35
phase1. Layer metal2 wire length = 228609.24
phase1. Layer metal3 wire length = 248735.27
phase1. Layer metal4 wire length = 65237.29
phase1. Layer metal5 wire length = 157256.11
phase1. Layer metal6 wire length = 51032.35
phase1. Layer metal7 wire length = 38413.39
phase1. Layer metal8 wire length = 24218.76
phase1. Layer metal9 wire length = 481.11
phase1. Layer metal10 wire length = 1336.80
phase1. Total Number of Contacts = 193657
phase1. Via via1_4 count = 81828
phase1. Via via2_8 count = 74550
phase1. Via via3_2 count = 14286
phase1. Via via4_0 count = 11055
phase1. Via via5_0 count = 8881
phase1. Via via6_0 count = 2276
phase1. Via via7_0 count = 601
phase1. Via via8_0 count = 79
phase1. Via via9_0 count = 101
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase2 Routing] Total (MB): Used  201  Alloctr  202  Proc 2198 
phase2. Routing result:
phase2. Both Dirs: Overflow =  4615 Max = 4 GRCs =  4187 (1.19%)
phase2. H routing: Overflow =  1020 Max = 4 (GRCs =  2) GRCs =  1157 (0.66%)
phase2. V routing: Overflow =  3595 Max = 4 (GRCs = 11) GRCs =  3030 (1.72%)
phase2. metal1     Overflow =    27 Max = 1 (GRCs = 17) GRCs =    37 (0.02%)
phase2. metal2     Overflow =   820 Max = 4 (GRCs =  2) GRCs =   954 (0.54%)
phase2. metal3     Overflow =  1551 Max = 4 (GRCs = 10) GRCs =  1282 (0.73%)
phase2. metal4     Overflow =    86 Max = 2 (GRCs =  5) GRCs =    81 (0.05%)
phase2. metal5     Overflow =  2043 Max = 4 (GRCs =  1) GRCs =  1747 (0.99%)
phase2. metal6     Overflow =    82 Max = 2 (GRCs =  1) GRCs =    81 (0.05%)
phase2. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal8     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   94.8 4.44 0.57 0.05 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01
metal2   48.5 21.7 12.1 6.99 0.00 3.95 2.86 1.94 1.18 0.00 0.47 0.15 0.04 0.01
metal3   43.7 22.1 1.34 13.1 0.00 0.67 7.84 0.41 5.41 0.00 4.65 0.00 0.59 0.12
metal4   70.2 0.22 0.00 23.3 0.00 0.00 4.68 0.00 0.00 0.00 1.39 0.00 0.00 0.05
metal5   58.3 0.03 0.07 23.7 0.00 0.00 10.5 0.00 0.00 0.00 6.23 0.00 0.00 0.99
metal6   79.7 0.01 0.01 16.7 0.00 0.00 2.64 0.00 0.00 0.00 0.81 0.00 0.00 0.05
metal7   85.0 0.00 0.00 0.00 0.00 12.2 0.00 0.00 0.00 0.00 2.77 0.00 0.00 0.00
metal8   90.1 0.00 0.00 0.00 0.00 9.49 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
metal9   99.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.25 0.00 0.00 0.00
metal10  99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.62 0.00 0.00 0.00
Total    76.6 4.92 1.44 8.53 0.00 2.68 2.90 0.24 0.67 0.00 1.77 0.02 0.06 0.12


phase2. Total Wire Length = 833809.90
phase2. Layer metal1 wire length = 14279.07
phase2. Layer metal2 wire length = 233275.30
phase2. Layer metal3 wire length = 245694.15
phase2. Layer metal4 wire length = 66717.21
phase2. Layer metal5 wire length = 155665.82
phase2. Layer metal6 wire length = 52842.87
phase2. Layer metal7 wire length = 39245.88
phase2. Layer metal8 wire length = 24271.72
phase2. Layer metal9 wire length = 481.11
phase2. Layer metal10 wire length = 1336.80
phase2. Total Number of Contacts = 195440
phase2. Via via1_4 count = 81887
phase2. Via via2_8 count = 74701
phase2. Via via3_2 count = 14867
phase2. Via via4_0 count = 11494
phase2. Via via5_0 count = 9295
phase2. Via via6_0 count = 2416
phase2. Via via7_0 count = 600
phase2. Via via8_0 count = 79
phase2. Via via9_0 count = 101
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:05 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  201  Alloctr  202  Proc 2198 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3443 Max = 5 GRCs =  3292 (0.93%)
phase3. H routing: Overflow =   895 Max = 4 (GRCs =  1) GRCs =  1058 (0.60%)
phase3. V routing: Overflow =  2548 Max = 5 (GRCs =  2) GRCs =  2234 (1.27%)
phase3. metal1     Overflow =    28 Max = 1 (GRCs = 18) GRCs =    38 (0.02%)
phase3. metal2     Overflow =   730 Max = 4 (GRCs =  1) GRCs =   885 (0.50%)
phase3. metal3     Overflow =  1185 Max = 5 (GRCs =  2) GRCs =  1014 (0.57%)
phase3. metal4     Overflow =    85 Max = 2 (GRCs =  2) GRCs =    83 (0.05%)
phase3. metal5     Overflow =  1363 Max = 3 (GRCs =  5) GRCs =  1220 (0.69%)
phase3. metal6     Overflow =    46 Max = 1 (GRCs = 46) GRCs =    46 (0.03%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   94.4 4.83 0.61 0.06 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   48.1 22.1 12.1 6.93 0.00 3.94 2.87 1.93 1.22 0.00 0.46 0.14 0.03 0.01
metal3   43.2 22.6 1.38 13.0 0.00 0.65 7.72 0.41 5.46 0.00 4.79 0.00 0.49 0.08
metal4   70.2 0.22 0.00 23.3 0.00 0.00 4.71 0.00 0.00 0.00 1.46 0.00 0.00 0.05
metal5   57.6 0.03 0.07 23.7 0.00 0.00 11.3 0.00 0.00 0.00 6.39 0.00 0.00 0.69
metal6   79.6 0.01 0.01 16.8 0.00 0.00 2.68 0.00 0.00 0.00 0.80 0.00 0.00 0.03
metal7   85.2 0.00 0.00 0.00 0.00 12.1 0.00 0.00 0.00 0.00 2.67 0.00 0.00 0.00
metal8   90.0 0.00 0.00 0.00 0.00 9.63 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
metal9   99.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.25 0.00 0.00 0.00
metal10  99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.62 0.00 0.00 0.00
Total    76.4 5.06 1.44 8.51 0.00 2.67 2.97 0.24 0.68 0.00 1.79 0.01 0.05 0.09


phase3. Total Wire Length = 835361.11
phase3. Layer metal1 wire length = 15414.91
phase3. Layer metal2 wire length = 233634.90
phase3. Layer metal3 wire length = 244649.35
phase3. Layer metal4 wire length = 66957.93
phase3. Layer metal5 wire length = 156989.20
phase3. Layer metal6 wire length = 52933.68
phase3. Layer metal7 wire length = 38327.03
phase3. Layer metal8 wire length = 24636.22
phase3. Layer metal9 wire length = 481.11
phase3. Layer metal10 wire length = 1336.80
phase3. Total Number of Contacts = 196308
phase3. Via via1_4 count = 82048
phase3. Via via2_8 count = 74894
phase3. Via via3_2 count = 15096
phase3. Via via4_0 count = 11678
phase3. Via via5_0 count = 9332
phase3. Via via6_0 count = 2449
phase3. Via via7_0 count = 631
phase3. Via via8_0 count = 79
phase3. Via via9_0 count = 101
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:32 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[End of Whole Chip Routing] Stage (MB): Used   51  Alloctr   51  Proc    1 
[End of Whole Chip Routing] Total (MB): Used  201  Alloctr  202  Proc 2198 

Congestion utilization per direction:
Average vertical track utilization   = 19.39 %
Peak    vertical track utilization   = 140.00 %
Average horizontal track utilization =  8.48 %
Peak    horizontal track utilization = 113.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2198 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:32 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[GR: Done] Stage (MB): Used   45  Alloctr   46  Proc    1 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2198 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:34 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:34
[End of Global Routing] Stage (MB): Used   19  Alloctr   22  Proc    1 
[End of Global Routing] Total (MB): Used  165  Alloctr  169  Proc 2198 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   20  Alloctr   17  Proc    0 
[Track Assign: Read routes] Total (MB): Used  185  Alloctr  186  Proc 2198 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 229300 of 292734


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used   20  Alloctr   20  Proc   45 
[Track Assign: Iteration 0] Total (MB): Used  185  Alloctr  189  Proc 2243 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:17 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   20  Proc   45 
[Track Assign: Iteration 1] Total (MB): Used  184  Alloctr  190  Proc 2243 

Number of wires with overlap after iteration 1 = 122575 of 192852


Wire length and via report:
---------------------------
Number of metal1 wires: 12303             : 0
Number of metal2 wires: 79654            via1_4: 88870
Number of metal3 wires: 65077            via2_8: 90260
Number of metal4 wires: 16140            via3_2: 27090
Number of metal5 wires: 12599            via4_0: 14876
Number of metal6 wires: 5679             via5_0: 9441
Number of metal7 wires: 1035             via6_0: 2016
Number of metal8 wires: 245              via7_0: 519
Number of metal9 wires: 61               via8_0: 73
Number of metal10 wires: 59              via9_0: 82
Total number of wires: 192852            vias: 233227

Total metal1 wire length: 17751.8
Total metal2 wire length: 208066.9
Total metal3 wire length: 225746.7
Total metal4 wire length: 97982.2
Total metal5 wire length: 180619.2
Total metal6 wire length: 56732.8
Total metal7 wire length: 34042.4
Total metal8 wire length: 23079.4
Total metal9 wire length: 479.8
Total metal10 wire length: 1337.2
Total wire length: 845838.4

Longest metal1 wire length: 206.7
Longest metal2 wire length: 529.8
Longest metal3 wire length: 341.6
Longest metal4 wire length: 520.0
Longest metal5 wire length: 445.1
Longest metal6 wire length: 504.0
Longest metal7 wire length: 375.2
Longest metal8 wire length: 532.8
Longest metal9 wire length: 68.2
Longest metal10 wire length: 235.2


[Track Assign: Done] Elapsed real time: 0:00:18 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Track Assign: Done] Stage (MB): Used   13  Alloctr   11  Proc   45 
[Track Assign: Done] Total (MB): Used  178  Alloctr  180  Proc 2243 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        cpu_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  186  Alloctr  188  Proc 2243 
Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1764 Partitions, Violations = 0
Routed  8/1764 Partitions, Violations = 0
Routed  16/1764 Partitions, Violations =        21
Routed  24/1764 Partitions, Violations =        4
Routed  32/1764 Partitions, Violations =        15
Routed  40/1764 Partitions, Violations =        20
Routed  48/1764 Partitions, Violations =        36
Routed  56/1764 Partitions, Violations =        14
Routed  64/1764 Partitions, Violations =        14
Routed  72/1764 Partitions, Violations =        14
Routed  80/1764 Partitions, Violations =        20
Routed  88/1764 Partitions, Violations =        84
Routed  96/1764 Partitions, Violations =        95
Routed  104/1764 Partitions, Violations =       62
Routed  112/1764 Partitions, Violations =       54
Routed  120/1764 Partitions, Violations =       117
Routed  128/1764 Partitions, Violations =       112
Routed  136/1764 Partitions, Violations =       76
Routed  144/1764 Partitions, Violations =       73
Routed  152/1764 Partitions, Violations =       81
Routed  160/1764 Partitions, Violations =       94
Routed  168/1764 Partitions, Violations =       91
Routed  176/1764 Partitions, Violations =       89
Routed  184/1764 Partitions, Violations =       65
Routed  192/1764 Partitions, Violations =       57
Routed  200/1764 Partitions, Violations =       390
Routed  208/1764 Partitions, Violations =       418
Routed  216/1764 Partitions, Violations =       545
Routed  224/1764 Partitions, Violations =       533
Routed  232/1764 Partitions, Violations =       531
Routed  240/1764 Partitions, Violations =       548
Routed  248/1764 Partitions, Violations =       549
Routed  256/1764 Partitions, Violations =       544
Routed  264/1764 Partitions, Violations =       610
Routed  272/1764 Partitions, Violations =       597
Routed  280/1764 Partitions, Violations =       589
Routed  288/1764 Partitions, Violations =       525
Routed  296/1764 Partitions, Violations =       518
Routed  304/1764 Partitions, Violations =       524
Routed  312/1764 Partitions, Violations =       562
Routed  320/1764 Partitions, Violations =       564
Routed  328/1764 Partitions, Violations =       578
Routed  336/1764 Partitions, Violations =       614
Routed  344/1764 Partitions, Violations =       642
Routed  352/1764 Partitions, Violations =       625
Routed  360/1764 Partitions, Violations =       643
Routed  368/1764 Partitions, Violations =       605
Routed  376/1764 Partitions, Violations =       627
Routed  384/1764 Partitions, Violations =       678
Routed  392/1764 Partitions, Violations =       664
Routed  400/1764 Partitions, Violations =       685
Routed  408/1764 Partitions, Violations =       720
Routed  416/1764 Partitions, Violations =       769
Routed  424/1764 Partitions, Violations =       746
Routed  432/1764 Partitions, Violations =       736
Routed  440/1764 Partitions, Violations =       850
Routed  448/1764 Partitions, Violations =       852
Routed  456/1764 Partitions, Violations =       832
Routed  464/1764 Partitions, Violations =       821
Routed  472/1764 Partitions, Violations =       804
Routed  480/1764 Partitions, Violations =       855
Routed  488/1764 Partitions, Violations =       876
Routed  496/1764 Partitions, Violations =       879
Routed  504/1764 Partitions, Violations =       822
Routed  512/1764 Partitions, Violations =       835
Routed  520/1764 Partitions, Violations =       823
Routed  528/1764 Partitions, Violations =       822
Routed  536/1764 Partitions, Violations =       952
Routed  544/1764 Partitions, Violations =       956
Routed  552/1764 Partitions, Violations =       1038
Routed  560/1764 Partitions, Violations =       1049
Routed  568/1764 Partitions, Violations =       993
Routed  576/1764 Partitions, Violations =       1060
Routed  584/1764 Partitions, Violations =       1219
Routed  592/1764 Partitions, Violations =       1217
Routed  600/1764 Partitions, Violations =       1430
Routed  608/1764 Partitions, Violations =       1453
Routed  616/1764 Partitions, Violations =       1380
Routed  624/1764 Partitions, Violations =       1377
Routed  632/1764 Partitions, Violations =       1392
Routed  640/1764 Partitions, Violations =       1502
Routed  648/1764 Partitions, Violations =       1428
Routed  656/1764 Partitions, Violations =       1476
Routed  664/1764 Partitions, Violations =       1474
Routed  672/1764 Partitions, Violations =       1593
Routed  680/1764 Partitions, Violations =       1612
Routed  688/1764 Partitions, Violations =       1758
Routed  696/1764 Partitions, Violations =       1801
Routed  704/1764 Partitions, Violations =       1808
Routed  712/1764 Partitions, Violations =       1802
Routed  720/1764 Partitions, Violations =       1707
Routed  728/1764 Partitions, Violations =       1573
Routed  736/1764 Partitions, Violations =       1577
Routed  744/1764 Partitions, Violations =       1528
Routed  752/1764 Partitions, Violations =       1500
Routed  760/1764 Partitions, Violations =       1597
Routed  768/1764 Partitions, Violations =       1675
Routed  776/1764 Partitions, Violations =       1683
Routed  784/1764 Partitions, Violations =       1663
Routed  792/1764 Partitions, Violations =       1765
Routed  800/1764 Partitions, Violations =       1827
Routed  808/1764 Partitions, Violations =       1851
Routed  816/1764 Partitions, Violations =       1838
Routed  824/1764 Partitions, Violations =       1837
Routed  832/1764 Partitions, Violations =       2321
Routed  840/1764 Partitions, Violations =       2304
Routed  848/1764 Partitions, Violations =       2259
Routed  856/1764 Partitions, Violations =       2295
Routed  864/1764 Partitions, Violations =       2295
Routed  872/1764 Partitions, Violations =       2315
Routed  880/1764 Partitions, Violations =       2398
Routed  888/1764 Partitions, Violations =       2433
Routed  896/1764 Partitions, Violations =       2427
Routed  904/1764 Partitions, Violations =       2430
Routed  912/1764 Partitions, Violations =       2315
Routed  920/1764 Partitions, Violations =       2227
Routed  928/1764 Partitions, Violations =       2211
Routed  936/1764 Partitions, Violations =       2265
Routed  944/1764 Partitions, Violations =       2262
Routed  952/1764 Partitions, Violations =       2323
Routed  960/1764 Partitions, Violations =       2380
Routed  968/1764 Partitions, Violations =       2385
Routed  976/1764 Partitions, Violations =       2348
Routed  984/1764 Partitions, Violations =       2345
Routed  992/1764 Partitions, Violations =       2381
Routed  1000/1764 Partitions, Violations =      2534
Routed  1008/1764 Partitions, Violations =      2551
Routed  1016/1764 Partitions, Violations =      2597
Routed  1024/1764 Partitions, Violations =      2598
Routed  1032/1764 Partitions, Violations =      2738
Routed  1040/1764 Partitions, Violations =      2761
Routed  1048/1764 Partitions, Violations =      2886
Routed  1056/1764 Partitions, Violations =      2899
Routed  1064/1764 Partitions, Violations =      2891
Routed  1072/1764 Partitions, Violations =      3058
Routed  1080/1764 Partitions, Violations =      3098
Routed  1088/1764 Partitions, Violations =      3036
Routed  1096/1764 Partitions, Violations =      2998
Routed  1104/1764 Partitions, Violations =      2965
Routed  1112/1764 Partitions, Violations =      3026
Routed  1120/1764 Partitions, Violations =      2968
Routed  1128/1764 Partitions, Violations =      2899
Routed  1136/1764 Partitions, Violations =      2896
Routed  1144/1764 Partitions, Violations =      2818
Routed  1152/1764 Partitions, Violations =      3042
Routed  1160/1764 Partitions, Violations =      3023
Routed  1168/1764 Partitions, Violations =      3213
Routed  1176/1764 Partitions, Violations =      3166
Routed  1184/1764 Partitions, Violations =      3093
Routed  1192/1764 Partitions, Violations =      3110
Routed  1200/1764 Partitions, Violations =      3223
Routed  1208/1764 Partitions, Violations =      3225
Routed  1216/1764 Partitions, Violations =      3248
Routed  1224/1764 Partitions, Violations =      3327
Routed  1232/1764 Partitions, Violations =      3156
Routed  1240/1764 Partitions, Violations =      3154
Routed  1248/1764 Partitions, Violations =      3155
Routed  1256/1764 Partitions, Violations =      3105
Routed  1264/1764 Partitions, Violations =      3161
Routed  1272/1764 Partitions, Violations =      3129
Routed  1280/1764 Partitions, Violations =      3133
Routed  1288/1764 Partitions, Violations =      3178
Routed  1296/1764 Partitions, Violations =      3220
Routed  1304/1764 Partitions, Violations =      3219
Routed  1312/1764 Partitions, Violations =      3244
Routed  1320/1764 Partitions, Violations =      3252
Routed  1328/1764 Partitions, Violations =      3289
Routed  1336/1764 Partitions, Violations =      3200
Routed  1344/1764 Partitions, Violations =      3197
Routed  1352/1764 Partitions, Violations =      3330
Routed  1360/1764 Partitions, Violations =      3277
Routed  1368/1764 Partitions, Violations =      3389
Routed  1376/1764 Partitions, Violations =      3461
Routed  1384/1764 Partitions, Violations =      3328
Routed  1392/1764 Partitions, Violations =      3355
Routed  1400/1764 Partitions, Violations =      3380
Routed  1408/1764 Partitions, Violations =      3385
Routed  1416/1764 Partitions, Violations =      3358
Routed  1424/1764 Partitions, Violations =      3319
Routed  1432/1764 Partitions, Violations =      3433
Routed  1440/1764 Partitions, Violations =      3445
Routed  1448/1764 Partitions, Violations =      3529
Routed  1456/1764 Partitions, Violations =      3615
Routed  1464/1764 Partitions, Violations =      3621
Routed  1472/1764 Partitions, Violations =      3538
Routed  1480/1764 Partitions, Violations =      3425
Routed  1488/1764 Partitions, Violations =      3469
Routed  1496/1764 Partitions, Violations =      3460
Routed  1504/1764 Partitions, Violations =      3393
Routed  1512/1764 Partitions, Violations =      3370
Routed  1520/1764 Partitions, Violations =      3450
Routed  1528/1764 Partitions, Violations =      3462
Routed  1536/1764 Partitions, Violations =      3468
Routed  1544/1764 Partitions, Violations =      3475
Routed  1553/1764 Partitions, Violations =      3598
Routed  1560/1764 Partitions, Violations =      3578
Routed  1568/1764 Partitions, Violations =      3538
Routed  1576/1764 Partitions, Violations =      3536
Routed  1584/1764 Partitions, Violations =      3540
Routed  1592/1764 Partitions, Violations =      3555
Routed  1600/1764 Partitions, Violations =      3577
Routed  1608/1764 Partitions, Violations =      3551
Routed  1616/1764 Partitions, Violations =      3521
Routed  1624/1764 Partitions, Violations =      3658
Routed  1633/1764 Partitions, Violations =      3645
Routed  1640/1764 Partitions, Violations =      3635
Routed  1648/1764 Partitions, Violations =      3683
Routed  1656/1764 Partitions, Violations =      3617
Routed  1664/1764 Partitions, Violations =      3564
Routed  1672/1764 Partitions, Violations =      3507
Routed  1680/1764 Partitions, Violations =      3501
Routed  1688/1764 Partitions, Violations =      3562
Routed  1696/1764 Partitions, Violations =      3625
Routed  1704/1764 Partitions, Violations =      3670
Routed  1713/1764 Partitions, Violations =      3619
Routed  1720/1764 Partitions, Violations =      3572
Routed  1728/1764 Partitions, Violations =      3512
Routed  1736/1764 Partitions, Violations =      3480
Routed  1744/1764 Partitions, Violations =      3480
Routed  1752/1764 Partitions, Violations =      3480
Routed  1760/1764 Partitions, Violations =      3480

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3480
        Diff net spacing : 957
        Diff net via-cut spacing : 77
        Less than minimum width : 6
        Same net spacing : 48
        Same net via-cut spacing : 10
        Short : 2099
        Internal-only types : 283

[Iter 0] Elapsed real time: 0:02:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:03 total=0:02:03
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used  199  Alloctr  200  Proc 2243 

End DR iteration 0 with 1764 parts

Start DR iteration 1: non-uniform partition
Routed  1/437 Partitions, Violations =  3387
Routed  2/437 Partitions, Violations =  3385
Routed  4/437 Partitions, Violations =  3290
Routed  6/437 Partitions, Violations =  3221
Routed  8/437 Partitions, Violations =  3214
Routed  10/437 Partitions, Violations = 3176
Routed  12/437 Partitions, Violations = 3049
Routed  14/437 Partitions, Violations = 3015
Routed  16/437 Partitions, Violations = 2980
Routed  18/437 Partitions, Violations = 2886
Routed  20/437 Partitions, Violations = 2882
Routed  22/437 Partitions, Violations = 2868
Routed  24/437 Partitions, Violations = 2837
Routed  26/437 Partitions, Violations = 2823
Routed  28/437 Partitions, Violations = 2735
Routed  30/437 Partitions, Violations = 2697
Routed  32/437 Partitions, Violations = 2649
Routed  34/437 Partitions, Violations = 2592
Routed  36/437 Partitions, Violations = 2562
Routed  38/437 Partitions, Violations = 2516
Routed  40/437 Partitions, Violations = 2453
Routed  42/437 Partitions, Violations = 2391
Routed  44/437 Partitions, Violations = 2321
Routed  46/437 Partitions, Violations = 2288
Routed  48/437 Partitions, Violations = 2252
Routed  50/437 Partitions, Violations = 2179
Routed  52/437 Partitions, Violations = 2177
Routed  54/437 Partitions, Violations = 2169
Routed  56/437 Partitions, Violations = 2136
Routed  58/437 Partitions, Violations = 2134
Routed  60/437 Partitions, Violations = 2125
Routed  62/437 Partitions, Violations = 2107
Routed  64/437 Partitions, Violations = 2061
Routed  66/437 Partitions, Violations = 2055
Routed  68/437 Partitions, Violations = 2031
Routed  70/437 Partitions, Violations = 2028
Routed  72/437 Partitions, Violations = 2014
Routed  74/437 Partitions, Violations = 2001
Routed  76/437 Partitions, Violations = 1984
Routed  78/437 Partitions, Violations = 1976
Routed  80/437 Partitions, Violations = 1968
Routed  82/437 Partitions, Violations = 1946
Routed  84/437 Partitions, Violations = 1942
Routed  86/437 Partitions, Violations = 1939
Routed  88/437 Partitions, Violations = 1899
Routed  90/437 Partitions, Violations = 1867
Routed  92/437 Partitions, Violations = 1855
Routed  94/437 Partitions, Violations = 1822
Routed  96/437 Partitions, Violations = 1789
Routed  98/437 Partitions, Violations = 1771
Routed  100/437 Partitions, Violations =        1745
Routed  102/437 Partitions, Violations =        1723
Routed  104/437 Partitions, Violations =        1685
Routed  106/437 Partitions, Violations =        1666
Routed  108/437 Partitions, Violations =        1613
Routed  110/437 Partitions, Violations =        1598
Routed  112/437 Partitions, Violations =        1570
Routed  114/437 Partitions, Violations =        1553
Routed  116/437 Partitions, Violations =        1530
Routed  118/437 Partitions, Violations =        1525
Routed  120/437 Partitions, Violations =        1515
Routed  122/437 Partitions, Violations =        1504
Routed  124/437 Partitions, Violations =        1493
Routed  126/437 Partitions, Violations =        1482
Routed  128/437 Partitions, Violations =        1474
Routed  130/437 Partitions, Violations =        1463
Routed  132/437 Partitions, Violations =        1454
Routed  134/437 Partitions, Violations =        1444
Routed  136/437 Partitions, Violations =        1435
Routed  138/437 Partitions, Violations =        1421
Routed  140/437 Partitions, Violations =        1412
Routed  142/437 Partitions, Violations =        1401
Routed  144/437 Partitions, Violations =        1392
Routed  146/437 Partitions, Violations =        1386
Routed  148/437 Partitions, Violations =        1366
Routed  150/437 Partitions, Violations =        1357
Routed  152/437 Partitions, Violations =        1359
Routed  154/437 Partitions, Violations =        1349
Routed  156/437 Partitions, Violations =        1338
Routed  158/437 Partitions, Violations =        1323
Routed  160/437 Partitions, Violations =        1315
Routed  162/437 Partitions, Violations =        1308
Routed  164/437 Partitions, Violations =        1283
Routed  166/437 Partitions, Violations =        1272
Routed  168/437 Partitions, Violations =        1251
Routed  170/437 Partitions, Violations =        1241
Routed  172/437 Partitions, Violations =        1233
Routed  174/437 Partitions, Violations =        1226
Routed  176/437 Partitions, Violations =        1217
Routed  178/437 Partitions, Violations =        1199
Routed  180/437 Partitions, Violations =        1190
Routed  182/437 Partitions, Violations =        1180
Routed  184/437 Partitions, Violations =        1173
Routed  186/437 Partitions, Violations =        1166
Routed  188/437 Partitions, Violations =        1155
Routed  190/437 Partitions, Violations =        1148
Routed  192/437 Partitions, Violations =        1143
Routed  194/437 Partitions, Violations =        1137
Routed  196/437 Partitions, Violations =        1130
Routed  198/437 Partitions, Violations =        1124
Routed  200/437 Partitions, Violations =        1116
Routed  202/437 Partitions, Violations =        1109
Routed  204/437 Partitions, Violations =        1100
Routed  206/437 Partitions, Violations =        1090
Routed  208/437 Partitions, Violations =        1081
Routed  210/437 Partitions, Violations =        1071
Routed  212/437 Partitions, Violations =        1062
Routed  214/437 Partitions, Violations =        1060
Routed  216/437 Partitions, Violations =        1054
Routed  218/437 Partitions, Violations =        1052
Routed  220/437 Partitions, Violations =        1043
Routed  222/437 Partitions, Violations =        1033
Routed  224/437 Partitions, Violations =        1042
Routed  226/437 Partitions, Violations =        1035
Routed  228/437 Partitions, Violations =        1031
Routed  230/437 Partitions, Violations =        1027
Routed  232/437 Partitions, Violations =        1022
Routed  234/437 Partitions, Violations =        1018
Routed  236/437 Partitions, Violations =        1014
Routed  238/437 Partitions, Violations =        1010
Routed  240/437 Partitions, Violations =        1005
Routed  242/437 Partitions, Violations =        1001
Routed  244/437 Partitions, Violations =        996
Routed  246/437 Partitions, Violations =        992
Routed  248/437 Partitions, Violations =        984
Routed  250/437 Partitions, Violations =        978
Routed  252/437 Partitions, Violations =        972
Routed  254/437 Partitions, Violations =        968
Routed  256/437 Partitions, Violations =        963
Routed  258/437 Partitions, Violations =        957
Routed  260/437 Partitions, Violations =        951
Routed  262/437 Partitions, Violations =        945
Routed  264/437 Partitions, Violations =        943
Routed  266/437 Partitions, Violations =        939
Routed  268/437 Partitions, Violations =        933
Routed  270/437 Partitions, Violations =        928
Routed  272/437 Partitions, Violations =        923
Routed  274/437 Partitions, Violations =        918
Routed  276/437 Partitions, Violations =        912
Routed  278/437 Partitions, Violations =        910
Routed  280/437 Partitions, Violations =        902
Routed  282/437 Partitions, Violations =        898
Routed  284/437 Partitions, Violations =        894
Routed  286/437 Partitions, Violations =        888
Routed  288/437 Partitions, Violations =        885
Routed  290/437 Partitions, Violations =        878
Routed  292/437 Partitions, Violations =        871
Routed  294/437 Partitions, Violations =        866
Routed  296/437 Partitions, Violations =        862
Routed  298/437 Partitions, Violations =        856
Routed  300/437 Partitions, Violations =        852
Routed  302/437 Partitions, Violations =        845
Routed  304/437 Partitions, Violations =        841
Routed  306/437 Partitions, Violations =        838
Routed  308/437 Partitions, Violations =        834
Routed  310/437 Partitions, Violations =        832
Routed  312/437 Partitions, Violations =        830
Routed  314/437 Partitions, Violations =        828
Routed  316/437 Partitions, Violations =        826
Routed  318/437 Partitions, Violations =        824
Routed  320/437 Partitions, Violations =        822
Routed  322/437 Partitions, Violations =        820
Routed  324/437 Partitions, Violations =        817
Routed  326/437 Partitions, Violations =        814
Routed  328/437 Partitions, Violations =        812
Routed  330/437 Partitions, Violations =        816
Routed  332/437 Partitions, Violations =        814
Routed  334/437 Partitions, Violations =        812
Routed  336/437 Partitions, Violations =        810
Routed  338/437 Partitions, Violations =        808
Routed  340/437 Partitions, Violations =        806
Routed  342/437 Partitions, Violations =        804
Routed  344/437 Partitions, Violations =        801
Routed  346/437 Partitions, Violations =        797
Routed  348/437 Partitions, Violations =        795
Routed  350/437 Partitions, Violations =        793
Routed  352/437 Partitions, Violations =        791
Routed  354/437 Partitions, Violations =        789
Routed  356/437 Partitions, Violations =        787
Routed  358/437 Partitions, Violations =        785
Routed  360/437 Partitions, Violations =        782
Routed  362/437 Partitions, Violations =        780
Routed  364/437 Partitions, Violations =        778
Routed  366/437 Partitions, Violations =        776
Routed  368/437 Partitions, Violations =        773
Routed  370/437 Partitions, Violations =        771
Routed  372/437 Partitions, Violations =        768
Routed  374/437 Partitions, Violations =        765
Routed  376/437 Partitions, Violations =        764
Routed  378/437 Partitions, Violations =        762
Routed  380/437 Partitions, Violations =        758
Routed  382/437 Partitions, Violations =        756
Routed  384/437 Partitions, Violations =        754
Routed  386/437 Partitions, Violations =        751
Routed  388/437 Partitions, Violations =        748
Routed  390/437 Partitions, Violations =        746
Routed  392/437 Partitions, Violations =        744
Routed  394/437 Partitions, Violations =        742
Routed  396/437 Partitions, Violations =        740
Routed  398/437 Partitions, Violations =        738
Routed  400/437 Partitions, Violations =        733
Routed  402/437 Partitions, Violations =        731
Routed  404/437 Partitions, Violations =        729
Routed  406/437 Partitions, Violations =        725
Routed  408/437 Partitions, Violations =        723
Routed  410/437 Partitions, Violations =        720
Routed  412/437 Partitions, Violations =        717
Routed  414/437 Partitions, Violations =        714
Routed  416/437 Partitions, Violations =        713
Routed  418/437 Partitions, Violations =        711
Routed  420/437 Partitions, Violations =        708
Routed  422/437 Partitions, Violations =        706
Routed  424/437 Partitions, Violations =        704
Routed  426/437 Partitions, Violations =        696
Routed  428/437 Partitions, Violations =        694
Routed  430/437 Partitions, Violations =        690
Routed  432/437 Partitions, Violations =        688
Routed  434/437 Partitions, Violations =        686
Routed  436/437 Partitions, Violations =        684

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      683
        Diff net spacing : 160
        Diff net via-cut spacing : 10
        Same net spacing : 4
        Same net via-cut spacing : 1
        Short : 493
        Internal-only types : 15

[Iter 1] Elapsed real time: 0:02:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:18 total=0:02:19
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used  198  Alloctr  201  Proc 2243 

End DR iteration 1 with 437 parts

Updating the database ...
Saving cell cpu.CEL;1 as cpu_INIT_RT_itr1.
cpu_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/54 Partitions, Violations =   668
Routed  2/54 Partitions, Violations =   639
Routed  3/54 Partitions, Violations =   664
Routed  4/54 Partitions, Violations =   660
Routed  5/54 Partitions, Violations =   643
Routed  6/54 Partitions, Violations =   631
Routed  7/54 Partitions, Violations =   633
Routed  8/54 Partitions, Violations =   621
Routed  9/54 Partitions, Violations =   621
Routed  10/54 Partitions, Violations =  610
Routed  11/54 Partitions, Violations =  630
Routed  12/54 Partitions, Violations =  628
Routed  13/54 Partitions, Violations =  626
Routed  14/54 Partitions, Violations =  620
Routed  15/54 Partitions, Violations =  627
Routed  16/54 Partitions, Violations =  614
Routed  17/54 Partitions, Violations =  605
Routed  18/54 Partitions, Violations =  608
Routed  19/54 Partitions, Violations =  600
Routed  20/54 Partitions, Violations =  599
Routed  21/54 Partitions, Violations =  593
Routed  22/54 Partitions, Violations =  589
Routed  23/54 Partitions, Violations =  584
Routed  24/54 Partitions, Violations =  581
Routed  25/54 Partitions, Violations =  571
Routed  26/54 Partitions, Violations =  568
Routed  27/54 Partitions, Violations =  568
Routed  28/54 Partitions, Violations =  565
Routed  29/54 Partitions, Violations =  557
Routed  30/54 Partitions, Violations =  550
Routed  31/54 Partitions, Violations =  548
Routed  32/54 Partitions, Violations =  546
Routed  33/54 Partitions, Violations =  546
Routed  34/54 Partitions, Violations =  545
Routed  35/54 Partitions, Violations =  543
Routed  36/54 Partitions, Violations =  541
Routed  37/54 Partitions, Violations =  539
Routed  38/54 Partitions, Violations =  536
Routed  39/54 Partitions, Violations =  535
Routed  40/54 Partitions, Violations =  533
Routed  41/54 Partitions, Violations =  532
Routed  42/54 Partitions, Violations =  532
Routed  43/54 Partitions, Violations =  531
Routed  44/54 Partitions, Violations =  530
Routed  45/54 Partitions, Violations =  529
Routed  46/54 Partitions, Violations =  528
Routed  47/54 Partitions, Violations =  527
Routed  48/54 Partitions, Violations =  531
Routed  49/54 Partitions, Violations =  535
Routed  50/54 Partitions, Violations =  525
Routed  51/54 Partitions, Violations =  534
Routed  52/54 Partitions, Violations =  533
Routed  53/54 Partitions, Violations =  532
Routed  54/54 Partitions, Violations =  531

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      531
        Diff net spacing : 145
        Diff net via-cut spacing : 6
        Short : 363
        Internal-only types : 17

[Iter 2] Elapsed real time: 0:02:35 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:02:27 total=0:02:27
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    3 
[Iter 2] Total (MB): Used  198  Alloctr  201  Proc 2246 

End DR iteration 2 with 54 parts

Start DR iteration 3: non-uniform partition
Routed  1/29 Partitions, Violations =   472
Routed  2/29 Partitions, Violations =   445
Routed  3/29 Partitions, Violations =   420
Routed  4/29 Partitions, Violations =   375
Routed  5/29 Partitions, Violations =   331
Routed  6/29 Partitions, Violations =   320
Routed  7/29 Partitions, Violations =   265
Routed  8/29 Partitions, Violations =   258
Routed  9/29 Partitions, Violations =   244
Routed  10/29 Partitions, Violations =  238
Routed  11/29 Partitions, Violations =  230
Routed  12/29 Partitions, Violations =  217
Routed  13/29 Partitions, Violations =  211
Routed  14/29 Partitions, Violations =  197
Routed  15/29 Partitions, Violations =  195
Routed  16/29 Partitions, Violations =  192
Routed  17/29 Partitions, Violations =  189
Routed  18/29 Partitions, Violations =  187
Routed  19/29 Partitions, Violations =  189
Routed  20/29 Partitions, Violations =  187
Routed  21/29 Partitions, Violations =  186
Routed  22/29 Partitions, Violations =  184
Routed  23/29 Partitions, Violations =  181
Routed  24/29 Partitions, Violations =  180
Routed  25/29 Partitions, Violations =  179
Routed  26/29 Partitions, Violations =  179
Routed  27/29 Partitions, Violations =  178
Routed  28/29 Partitions, Violations =  171
Routed  29/29 Partitions, Violations =  171

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      171
        Diff net spacing : 60
        Diff net via-cut spacing : 2
        Same net via-cut spacing : 1
        Short : 103
        Internal-only types : 5

[Iter 3] Elapsed real time: 0:02:40 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:02:32 total=0:02:32
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    4 
[Iter 3] Total (MB): Used  198  Alloctr  201  Proc 2248 

End DR iteration 3 with 29 parts

Start DR iteration 4: non-uniform partition
Routed  1/17 Partitions, Violations =   193
Routed  2/17 Partitions, Violations =   306
Routed  3/17 Partitions, Violations =   279
Routed  4/17 Partitions, Violations =   295
Routed  5/17 Partitions, Violations =   292
Routed  6/17 Partitions, Violations =   306
Routed  7/17 Partitions, Violations =   332
Routed  8/17 Partitions, Violations =   326
Routed  9/17 Partitions, Violations =   336
Routed  10/17 Partitions, Violations =  339
Routed  11/17 Partitions, Violations =  341
Routed  12/17 Partitions, Violations =  343
Routed  13/17 Partitions, Violations =  352
Routed  14/17 Partitions, Violations =  359
Routed  15/17 Partitions, Violations =  358
Routed  16/17 Partitions, Violations =  362
Routed  17/17 Partitions, Violations =  361

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      361
        Diff net spacing : 107
        Diff net via-cut spacing : 3
        Short : 250
        Internal-only types : 1

[Iter 4] Elapsed real time: 0:02:44 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:02:36 total=0:02:36
[Iter 4] Stage (MB): Used   20  Alloctr   20  Proc    4 
[Iter 4] Total (MB): Used  198  Alloctr  201  Proc 2248 

End DR iteration 4 with 17 parts

Start DR iteration 5: non-uniform partition
Routed  1/14 Partitions, Violations =   332
Routed  2/14 Partitions, Violations =   245
Routed  3/14 Partitions, Violations =   195
Routed  4/14 Partitions, Violations =   170
Routed  5/14 Partitions, Violations =   157
Routed  6/14 Partitions, Violations =   139
Routed  7/14 Partitions, Violations =   142
Routed  8/14 Partitions, Violations =   144
Routed  9/14 Partitions, Violations =   137
Routed  10/14 Partitions, Violations =  136
Routed  11/14 Partitions, Violations =  134
Routed  12/14 Partitions, Violations =  133
Routed  13/14 Partitions, Violations =  132
Routed  14/14 Partitions, Violations =  131

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      131
        Diff net spacing : 42
        Diff net via-cut spacing : 1
        Short : 85
        Internal-only types : 3

[Iter 5] Elapsed real time: 0:02:47 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:02:39 total=0:02:40
[Iter 5] Stage (MB): Used   20  Alloctr   20  Proc    6 
[Iter 5] Total (MB): Used  198  Alloctr  201  Proc 2250 

End DR iteration 5 with 14 parts

Start DR iteration 6: non-uniform partition
Routed  1/9 Partitions, Violations =    114
Routed  2/9 Partitions, Violations =    137
Routed  3/9 Partitions, Violations =    164
Routed  4/9 Partitions, Violations =    159
Routed  5/9 Partitions, Violations =    176
Routed  6/9 Partitions, Violations =    172
Routed  7/9 Partitions, Violations =    181
Routed  8/9 Partitions, Violations =    201
Routed  9/9 Partitions, Violations =    202

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      202
        Diff net spacing : 76
        Diff net via-cut spacing : 4
        Short : 119
        Internal-only types : 3

[Iter 6] Elapsed real time: 0:02:51 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:02:43 total=0:02:43
[Iter 6] Stage (MB): Used   20  Alloctr   20  Proc    6 
[Iter 6] Total (MB): Used  198  Alloctr  201  Proc 2250 

End DR iteration 6 with 9 parts

Start DR iteration 7: non-uniform partition
Routed  1/8 Partitions, Violations =    159
Routed  2/8 Partitions, Violations =    131
Routed  3/8 Partitions, Violations =    104
Routed  4/8 Partitions, Violations =    96
Routed  5/8 Partitions, Violations =    77
Routed  6/8 Partitions, Violations =    75
Routed  7/8 Partitions, Violations =    91
Routed  8/8 Partitions, Violations =    67

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      67
        Diff net spacing : 27
        Diff net via-cut spacing : 1
        Short : 37
        Internal-only types : 2

[Iter 7] Elapsed real time: 0:02:53 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:02:45 total=0:02:46
[Iter 7] Stage (MB): Used   20  Alloctr   20  Proc    6 
[Iter 7] Total (MB): Used  198  Alloctr  201  Proc 2250 

End DR iteration 7 with 8 parts

Start DR iteration 8: non-uniform partition
Routed  1/5 Partitions, Violations =    70
Routed  2/5 Partitions, Violations =    107
Routed  3/5 Partitions, Violations =    110
Routed  4/5 Partitions, Violations =    132
Routed  5/5 Partitions, Violations =    125

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      125
        Diff net spacing : 35
        Diff net via-cut spacing : 1
        Short : 87
        Internal-only types : 2

[Iter 8] Elapsed real time: 0:02:56 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:02:48 total=0:02:48
[Iter 8] Stage (MB): Used   20  Alloctr   20  Proc    6 
[Iter 8] Total (MB): Used  198  Alloctr  201  Proc 2250 

End DR iteration 8 with 5 parts

Start DR iteration 9: non-uniform partition
Routed  1/4 Partitions, Violations =    90
Routed  2/4 Partitions, Violations =    95
Routed  3/4 Partitions, Violations =    114
Routed  4/4 Partitions, Violations =    113

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      113
        Diff net spacing : 31
        Diff net via-cut spacing : 2
        Short : 76
        Internal-only types : 4

[Iter 9] Elapsed real time: 0:02:57 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:02:49 total=0:02:49
[Iter 9] Stage (MB): Used   20  Alloctr   20  Proc    6 
[Iter 9] Total (MB): Used  198  Alloctr  201  Proc 2250 

End DR iteration 9 with 4 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked 1/1 Partitions, Violations =    109

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      109

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  198  Alloctr  201  Proc 2250 
[DR] Elapsed real time: 0:02:57 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:49 total=0:02:49
[DR] Stage (MB): Used    4  Alloctr    5  Proc    6 
[DR] Total (MB): Used  183  Alloctr  185  Proc 2250 
[DR: Done] Elapsed real time: 0:02:57 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:02:49 total=0:02:49
[DR: Done] Stage (MB): Used    4  Alloctr    5  Proc    6 
[DR: Done] Total (MB): Used  183  Alloctr  185  Proc 2250 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 43 aligned/redundant DRCs. (ZRT-305)

DR finished with 66 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      66
        Diff net spacing : 24
        Diff net via-cut spacing : 2
        Short : 40



Total Wire Length =                    866661 micron
Total Number of Contacts =             224123
Total Number of Wires =                231216
Total Number of PtConns =              61
Total Number of Routed Wires =       231216
Total Routed Wire Length =           866657 micron
Total Number of Routed Contacts =       224123
        Layer      metal1 :      21879 micron
        Layer      metal2 :     212708 micron
        Layer      metal3 :     233748 micron
        Layer      metal4 :     104958 micron
        Layer      metal5 :     176917 micron
        Layer      metal6 :      57501 micron
        Layer      metal7 :      34378 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1322 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2220
        Via        via5_0 :       8711
        Via        via4_0 :      13556
        Via        via3_2 :        482
        Via   via3_2(rot) :      28040
        Via        via2_8 :        549
        Via   via2_8(rot) :      62872
        Via        via2_5 :         26
        Via   via2_5(rot) :      16064
        Via        via2_6 :          1
        Via        via2_1 :         63
        Via        via1_4 :      20614
        Via   via1_4(rot) :      58220
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        364
        Via        via1_5 :       9973
        Via   via1_5(rot) :       1621

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224123 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
        Un-optimized = 100.00% (90932   vias)
    Layer via2       =  0.00% (0      / 79575   vias)
        Un-optimized = 100.00% (79575   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
        Un-optimized = 100.00% (28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
        Un-optimized = 100.00% (13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
        Un-optimized = 100.00% (8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
        Un-optimized = 100.00% (2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224123 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
    Layer via2       =  0.00% (0      / 79575   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224123 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
        Un-optimized = 100.00% (90932   vias)
    Layer via2       =  0.00% (0      / 79575   vias)
        Un-optimized = 100.00% (79575   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
        Un-optimized = 100.00% (28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
        Un-optimized = 100.00% (13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
        Un-optimized = 100.00% (8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
        Un-optimized = 100.00% (2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 

Total number of nets = 28775
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 66
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Jun  4 22:52:23 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Sun Jun  4 22:52:30 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              47.00
  Critical Path Length:         14.16
  Critical Path Slack:          -5.16
  Critical Path Clk Period:      9.00
  Total Negative Slack:       -118.98
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.09
  Critical Path Slack:           7.48
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             199.00
  Critical Path Length:         19.63
  Critical Path Slack:         -10.79
  Critical Path Clk Period:      9.00
  Total Negative Slack:       -186.26
  No. of Violating Paths:       59.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2521
  Leaf Cell Count:              27204
  Buf/Inv Cell Count:            6294
  Buf Cell Count:                 595
  Inv Cell Count:                5699
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:     25729
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33197.066165
  Noncombinational Area:  6687.505760
  Buf/Inv Area:           6578.445998
  Total Buffer Area:          1187.69
  Total Inverter Area:        5390.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      345400.44
  Net YLength        :      400552.00
  -----------------------------------
  Cell Area:             39884.571925
  Design Area:           39884.571925
  Net Length        :       745952.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         28785
  Nets With Violations:           237
  Max Trans Violations:           146
  Max Cap Violations:               0
  Max Fanout Violations:           92
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              594.11
  -----------------------------------------
  Overall Compile Time:              594.29
  Overall Compile Wall Clock Time:   603.73

  --------------------------------------------------------------------

  Design  WNS: 10.79  TNS: 276.73  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 10.7931 TNS: 276.7327  Number of Violating Path: 64
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 146
ROPT:    Number of Route Violation: 66 
ROPT:    Running Optimization Stage 1             Sun Jun  4 22:52:30 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'

  Extracting RC for design 'cpu'

Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: psynopt has abnormally terminated.  (OPT-100)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Sun Jun  4 22:52:33 2023
ROPT:    Running Stage 1 Eco Route             Sun Jun  4 22:52:33 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used  154  Alloctr  154  Proc    0 
[ECO: Extraction] Total (MB): Used  162  Alloctr  163  Proc 2250 
Num of eco nets = 28775
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used  165  Alloctr  165  Proc    0 
[ECO: Init] Total (MB): Used  173  Alloctr  174  Proc 2250 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/121 Partitions, Violations =  0
Checked 4/121 Partitions, Violations =  0
Checked 8/121 Partitions, Violations =  0
Checked 12/121 Partitions, Violations = 0
Checked 16/121 Partitions, Violations = 70
Checked 20/121 Partitions, Violations = 74
Checked 24/121 Partitions, Violations = 110
Checked 28/121 Partitions, Violations = 110
Checked 32/121 Partitions, Violations = 110
Checked 36/121 Partitions, Violations = 110
Checked 40/121 Partitions, Violations = 110
Checked 44/121 Partitions, Violations = 110
Checked 48/121 Partitions, Violations = 110
Checked 52/121 Partitions, Violations = 110
Checked 56/121 Partitions, Violations = 110
Checked 60/121 Partitions, Violations = 110
Checked 64/121 Partitions, Violations = 110
Checked 68/121 Partitions, Violations = 110
Checked 72/121 Partitions, Violations = 110
Checked 76/121 Partitions, Violations = 110
Checked 80/121 Partitions, Violations = 110
Checked 84/121 Partitions, Violations = 110
Checked 88/121 Partitions, Violations = 110
Checked 92/121 Partitions, Violations = 110
Checked 96/121 Partitions, Violations = 110
Checked 100/121 Partitions, Violations =        110
Checked 104/121 Partitions, Violations =        110
Checked 108/121 Partitions, Violations =        110
Checked 112/121 Partitions, Violations =        110
Checked 116/121 Partitions, Violations =        110
Checked 120/121 Partitions, Violations =        110

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      110

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  194  Alloctr  195  Proc 2250 

Total Wire Length =                    866687 micron
Total Number of Contacts =             224121
Total Number of Wires =                231095
Total Number of PtConns =              65
Total Number of Routed Wires =       231095
Total Routed Wire Length =           866683 micron
Total Number of Routed Contacts =       224121
        Layer      metal1 :      21879 micron
        Layer      metal2 :     212712 micron
        Layer      metal3 :     233763 micron
        Layer      metal4 :     104960 micron
        Layer      metal5 :     176922 micron
        Layer      metal6 :      57501 micron
        Layer      metal7 :      34379 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1321 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2220
        Via        via5_0 :       8711
        Via        via4_0 :      13556
        Via        via3_2 :        482
        Via   via3_2(rot) :      28040
        Via        via2_8 :        549
        Via   via2_8(rot) :      62870
        Via        via2_5 :         26
        Via   via2_5(rot) :      16064
        Via        via2_6 :          1
        Via        via2_1 :         63
        Via        via1_4 :      20614
        Via   via1_4(rot) :      58220
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        364
        Via        via1_5 :       9973
        Via   via1_5(rot) :       1621

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224121 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
        Un-optimized = 100.00% (90932   vias)
    Layer via2       =  0.00% (0      / 79573   vias)
        Un-optimized = 100.00% (79573   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
        Un-optimized = 100.00% (28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
        Un-optimized = 100.00% (13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
        Un-optimized = 100.00% (8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
        Un-optimized = 100.00% (2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224121 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
    Layer via2       =  0.00% (0      / 79573   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224121 vias)
 
    Layer via1       =  0.00% (0      / 90932   vias)
        Un-optimized = 100.00% (90932   vias)
    Layer via2       =  0.00% (0      / 79573   vias)
        Un-optimized = 100.00% (79573   vias)
    Layer via3       =  0.00% (0      / 28522   vias)
        Un-optimized = 100.00% (28522   vias)
    Layer via4       =  0.00% (0      / 13556   vias)
        Un-optimized = 100.00% (13556   vias)
    Layer via5       =  0.00% (0      / 8711    vias)
        Un-optimized = 100.00% (8711    vias)
    Layer via6       =  0.00% (0      / 2220    vias)
        Un-optimized = 100.00% (2220    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/8 Partitions, Violations =    96
Routed  2/8 Partitions, Violations =    81
Routed  3/8 Partitions, Violations =    81
Routed  4/8 Partitions, Violations =    79
Routed  5/8 Partitions, Violations =    79
Routed  6/8 Partitions, Violations =    79
Routed  7/8 Partitions, Violations =    80
Routed  8/8 Partitions, Violations =    86

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      86
        Diff net spacing : 25
        Diff net via-cut spacing : 2
        Short : 57
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used  194  Alloctr  195  Proc 2250 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    94
Routed  2/4 Partitions, Violations =    95
Routed  3/4 Partitions, Violations =    106
Routed  4/4 Partitions, Violations =    111

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111
        Diff net spacing : 36
        Diff net via-cut spacing : 3
        Short : 72

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used  194  Alloctr  195  Proc 2250 

End DR iteration 1 with 4 parts

Start DR iteration 2: non-uniform partition
Routed  1/5 Partitions, Violations =    107
Routed  2/5 Partitions, Violations =    93
Routed  3/5 Partitions, Violations =    125
Routed  4/5 Partitions, Violations =    131
Routed  5/5 Partitions, Violations =    152

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      152
        Diff net spacing : 41
        Diff net via-cut spacing : 2
        Less than minimum width : 1
        Short : 108

[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 2] Total (MB): Used  194  Alloctr  195  Proc 2250 

End DR iteration 2 with 5 parts

Start DR iteration 3: non-uniform partition
Routed  1/5 Partitions, Violations =    109
Routed  2/5 Partitions, Violations =    61
Routed  3/5 Partitions, Violations =    46
Routed  4/5 Partitions, Violations =    46
Routed  5/5 Partitions, Violations =    43

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43
        Diff net spacing : 11
        Short : 32

[Iter 3] Elapsed real time: 0:00:10 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 3] Total (MB): Used  194  Alloctr  195  Proc 2250 

End DR iteration 3 with 5 parts

Start DR iteration 4: non-uniform partition
Routed  1/4 Partitions, Violations =    70
Routed  2/4 Partitions, Violations =    90
Routed  3/4 Partitions, Violations =    142
Routed  4/4 Partitions, Violations =    164

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      164
        Diff net spacing : 67
        Diff net via-cut spacing : 3
        Short : 92
        Internal-only types : 2

[Iter 4] Elapsed real time: 0:00:11 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 4] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 4] Total (MB): Used  194  Alloctr  195  Proc 2250 

End DR iteration 4 with 4 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked 1/1 Partitions, Violations =    162

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      162

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  194  Alloctr  195  Proc 2250 
Information: Merged away 49 aligned/redundant DRCs. (ZRT-305)

DR finished with 113 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      113
        Diff net spacing : 52
        Diff net via-cut spacing : 3
        Short : 58


Total Wire Length =                    866676 micron
Total Number of Contacts =             224107
Total Number of Wires =                231143
Total Number of PtConns =              67
Total Number of Routed Wires =       231143
Total Routed Wire Length =           866672 micron
Total Number of Routed Contacts =       224107
        Layer      metal1 :      21880 micron
        Layer      metal2 :     212699 micron
        Layer      metal3 :     233759 micron
        Layer      metal4 :     104961 micron
        Layer      metal5 :     176916 micron
        Layer      metal6 :      57511 micron
        Layer      metal7 :      34379 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1321 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2223
        Via        via5_0 :       8720
        Via        via4_0 :      13552
        Via        via3_2 :        481
        Via   via3_2(rot) :      28047
        Via        via2_8 :        549
        Via   via2_8(rot) :      62836
        Via        via2_5 :         25
        Via   via2_5(rot) :      15972
        Via        via2_6 :          1
        Via        via2_1 :        175
        Via        via1_4 :      20620
        Via   via1_4(rot) :      58228
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        347
        Via        via1_5 :       9958
        Via   via1_5(rot) :       1626

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:11 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used  186  Alloctr  187  Proc 2250 

Begin timing soft drc check ...

Created 3961 soft drcs

Information: Merged away 606 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3468
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  187  Alloctr  188  Proc 2250 
Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3468
        Diff net spacing : 52
        Diff net via-cut spacing : 3
        Short : 58
        Internal Soft Spacing types : 3355

[Iter 0] Elapsed real time: 0:00:11 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Iter 0] Total (MB): Used  195  Alloctr  196  Proc 2250 

End DR iteration 0 with 0 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3468
        Diff net spacing : 52
        Diff net via-cut spacing : 3
        Short : 58
        Internal Soft Spacing types : 3355

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Iter 1] Total (MB): Used  195  Alloctr  196  Proc 2250 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used  179  Alloctr  180  Proc 2250 
[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used  179  Alloctr  180  Proc 2250 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = exec0/alu0/n20916
Net 2 = exec0/alu0/n20686
Net 3 = exec0/alu0/n20378
Net 4 = exec0/alu0/n20337
Net 5 = exec0/alu0/n20290
Net 6 = exec0/alu0/n20294
Net 7 = exec0/alu0/n20247
Net 8 = exec0/alu0/n20254
Net 9 = exec0/alu0/n20202
Net 10 = exec0/alu0/n20088
Net 11 = exec0/alu0/n19455
Net 12 = exec0/alu0/n19133
Net 13 = exec0/alu0/n1486
Net 14 = exec0/alu0/n723
Net 15 = exec0/alu0/n964
Net 16 = exec0/alu0/n1208
Net 17 = exec0/alu0/n1211
Net 18 = exec0/alu0/n1238
Net 19 = exec0/alu0/n1430
Net 20 = exec0/alu0/n66
Net 21 = regfile0/n3611
Net 22 = regfile0/n3612
Net 23 = regfile0/n3615
Net 24 = regfile0/n3616
Net 25 = regfile0/n3619
Net 26 = regfile0/n3620
Net 27 = regfile0/n3621
Net 28 = regfile0/n3624
Net 29 = regfile0/n3625
Net 30 = regfile0/n3626
Net 31 = regfile0/n3628
Net 32 = regfile0/n3629
Net 33 = regfile0/n3631
Net 34 = regfile0/n3632
Net 35 = regfile0/n3633
Net 36 = regfile0/n3634
Net 37 = regfile0/n3635
Net 38 = regfile0/n3636
Net 39 = regfile0/n3604
Net 40 = regfile0/n3607
Net 41 = regfile0/n3608
Net 42 = regfile0/n3609
Net 43 = regfile0/n3610
Net 44 = regfile0/n[4372]
Net 45 = regfile0/n[4116]
Net 46 = regfile0/n[4084]
Net 47 = regfile0/n[3732]
Net 48 = regfile0/n143
Net 49 = regfile0/n134
Net 50 = regfile0/n133
Net 51 = regfile0/n130
Net 52 = regfile0/n129
Net 53 = regfile0/n128
Net 54 = regfile0/n[4276]
Net 55 = regfile0/n[3668]
Net 56 = regfile0/n155
Net 57 = regfile0/n[3636]
Net 58 = regfile0/n[3924]
Net 59 = regfile0/n[4020]
Net 60 = regfile0/n153
Net 61 = regfile0/n152
Net 62 = regfile0/n151
Net 63 = regfile0/n150
Net 64 = regfile0/n[3860]
Net 65 = regfile0/n[4180]
Net 66 = regfile0/n[4340]
Net 67 = regfile0/n[3956]
Net 68 = regfile0/n149
Net 69 = regfile0/n148
Net 70 = regfile0/n147
Net 71 = regfile0/n[3701]
Net 72 = regfile0/n189
Net 73 = regfile0/n[4021]
Net 74 = regfile0/n[3765]
Net 75 = regfile0/n[3733]
Net 76 = regfile0/n[3637]
Net 77 = regfile0/n187
Net 78 = regfile0/n185
Net 79 = rs2_data[29]
Net 80 = regfile0/n177
Net 81 = regfile0/n176
Net 82 = regfile0/n175
Net 83 = regfile0/n174
Net 84 = regfile0/n173
Net 85 = regfile0/n171
Net 86 = regfile0/n169
Net 87 = regfile0/n168
Net 88 = regfile0/n167
Net 89 = regfile0/n166
Net 90 = regfile0/n165
Net 91 = regfile0/n164
Net 92 = regfile0/n163
Net 93 = regfile0/n162
Net 94 = regfile0/n211
Net 95 = regfile0/n210
Net 96 = regfile0/n202
Net 97 = regfile0/n[3797]
Net 98 = regfile0/n[4245]
Net 99 = regfile0/n[4213]
Net 100 = regfile0/n198
.... and 156 other nets
Total number of changed nets = 256 (out of 28775)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[DR: Done] Total (MB): Used  179  Alloctr  180  Proc 2250 
[ECO: DR] Elapsed real time: 0:00:13 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: DR] Stage (MB): Used  171  Alloctr  171  Proc    0 
[ECO: DR] Total (MB): Used  179  Alloctr  180  Proc 2250 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 113 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      113
        Diff net spacing : 52
        Diff net via-cut spacing : 3
        Short : 58



Total Wire Length =                    866676 micron
Total Number of Contacts =             224107
Total Number of Wires =                231143
Total Number of PtConns =              67
Total Number of Routed Wires =       231143
Total Routed Wire Length =           866672 micron
Total Number of Routed Contacts =       224107
        Layer      metal1 :      21880 micron
        Layer      metal2 :     212699 micron
        Layer      metal3 :     233759 micron
        Layer      metal4 :     104961 micron
        Layer      metal5 :     176916 micron
        Layer      metal6 :      57511 micron
        Layer      metal7 :      34379 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1321 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2223
        Via        via5_0 :       8720
        Via        via4_0 :      13552
        Via        via3_2 :        481
        Via   via3_2(rot) :      28047
        Via        via2_8 :        549
        Via   via2_8(rot) :      62836
        Via        via2_5 :         25
        Via   via2_5(rot) :      15972
        Via        via2_6 :          1
        Via        via2_1 :        175
        Via        via1_4 :      20620
        Via   via1_4(rot) :      58228
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        347
        Via        via1_5 :       9958
        Via   via1_5(rot) :       1626

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 

Total number of nets = 28775
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 113
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    866676 micron
Total Number of Contacts =             224107
Total Number of Wires =                231143
Total Number of PtConns =              67
Total Number of Routed Wires =       231143
Total Routed Wire Length =           866672 micron
Total Number of Routed Contacts =       224107
        Layer      metal1 :      21880 micron
        Layer      metal2 :     212699 micron
        Layer      metal3 :     233759 micron
        Layer      metal4 :     104961 micron
        Layer      metal5 :     176916 micron
        Layer      metal6 :      57511 micron
        Layer      metal7 :      34379 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1321 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2223
        Via        via5_0 :       8720
        Via        via4_0 :      13552
        Via        via3_2 :        481
        Via   via3_2(rot) :      28047
        Via        via2_8 :        549
        Via   via2_8(rot) :      62836
        Via        via2_5 :         25
        Via   via2_5(rot) :      15972
        Via        via2_6 :          1
        Via        via2_1 :        175
        Via        via1_4 :      20620
        Via   via1_4(rot) :      58228
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        347
        Via        via1_5 :       9958
        Via   via1_5(rot) :       1626

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 256 nets
[ECO: End] Elapsed real time: 0:00:13 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    8  Alloctr   10  Proc 2250 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sun Jun  4 22:52:47 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 2800 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Sun Jun  4 22:52:54 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              47.00
  Critical Path Length:         14.16
  Critical Path Slack:          -5.16
  Critical Path Clk Period:      9.00
  Total Negative Slack:       -118.98
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.09
  Critical Path Slack:           7.48
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             199.00
  Critical Path Length:         19.63
  Critical Path Slack:         -10.79
  Critical Path Clk Period:      9.00
  Total Negative Slack:       -186.26
  No. of Violating Paths:       59.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2521
  Leaf Cell Count:              27204
  Buf/Inv Cell Count:            6294
  Buf Cell Count:                 595
  Inv Cell Count:                5699
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:     25729
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33197.066165
  Noncombinational Area:  6687.505760
  Buf/Inv Area:           6578.445998
  Total Buffer Area:          1187.69
  Total Inverter Area:        5390.76
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      345400.44
  Net YLength        :      400552.00
  -----------------------------------
  Cell Area:             39884.571925
  Design Area:           39884.571925
  Net Length        :       745952.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         28785
  Nets With Violations:           237
  Max Trans Violations:           146
  Max Cap Violations:               0
  Max Fanout Violations:           92
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              594.11
  -----------------------------------------
  Overall Compile Time:              594.29
  Overall Compile Wall Clock Time:   603.73

  --------------------------------------------------------------------

  Design  WNS: 10.79  TNS: 276.73  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 10.7931 TNS: 276.7327  Number of Violating Path: 64
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 146
ROPT:    Number of Route Violation: 113 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    27204 placeable cells
    0 cover cells
    137 IO cells/pins
    2800 fixed core/macro cells
    30141 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 398 horizontal rows
    2402 pre-routes for placement blockage/checking
    2402 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 398 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!25905
    25905 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!4571
    4571 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!5986
    5986 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!7482
    7482 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!37452
    37452 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  195  Alloctr  196  Proc 2250 
Warning: 6044 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
Partition 65, Fillers with Violations = 0
Partition 66, Fillers with Violations = 0
Partition 67, Fillers with Violations = 0
Partition 68, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 70, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 74, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 77, Fillers with Violations = 0
Partition 78, Fillers with Violations = 0
Partition 79, Fillers with Violations = 0
Partition 80, Fillers with Violations = 0
Partition 81, Fillers with Violations = 0
Partition 82, Fillers with Violations = 0
Partition 83, Fillers with Violations = 0
Partition 84, Fillers with Violations = 0
Partition 85, Fillers with Violations = 0
Partition 86, Fillers with Violations = 0
Partition 87, Fillers with Violations = 0
Partition 88, Fillers with Violations = 0
Partition 89, Fillers with Violations = 0
Partition 90, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 94, Fillers with Violations = 0
Partition 95, Fillers with Violations = 0
Partition 96, Fillers with Violations = 0
Partition 97, Fillers with Violations = 0
Partition 98, Fillers with Violations = 0
Partition 99, Fillers with Violations = 0
Partition 100, Fillers with Violations = 0
Partition 101, Fillers with Violations = 0
Partition 102, Fillers with Violations = 0
Partition 103, Fillers with Violations = 0
Partition 104, Fillers with Violations = 0
Partition 105, Fillers with Violations = 0
Partition 106, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 108, Fillers with Violations = 0
Partition 109, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 115, Fillers with Violations = 0
Partition 116, Fillers with Violations = 0
Partition 117, Fillers with Violations = 0
Partition 118, Fillers with Violations = 0
Partition 119, Fillers with Violations = 0
Partition 120, Fillers with Violations = 0
Partition 121, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:03 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc   17 
[End Removing Filler Cells] Total (MB): Used  197  Alloctr  198  Proc 2267 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                162792 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  162792 (MW-339)
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 6044 power ports and 6044 ground ports
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 28775 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  176  Alloctr  177  Proc 2267 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/121 Partitions, Violations =  0
Checked 4/121 Partitions, Violations =  0
Checked 8/121 Partitions, Violations =  0
Checked 12/121 Partitions, Violations = 0
Checked 16/121 Partitions, Violations = 109
Checked 20/121 Partitions, Violations = 134
Checked 24/121 Partitions, Violations = 164
Checked 28/121 Partitions, Violations = 164
Checked 32/121 Partitions, Violations = 164
Checked 36/121 Partitions, Violations = 164
Checked 40/121 Partitions, Violations = 164
Checked 44/121 Partitions, Violations = 164
Checked 48/121 Partitions, Violations = 164
Checked 52/121 Partitions, Violations = 164
Checked 56/121 Partitions, Violations = 164
Checked 60/121 Partitions, Violations = 164
Checked 64/121 Partitions, Violations = 164
Checked 68/121 Partitions, Violations = 164
Checked 72/121 Partitions, Violations = 164
Checked 76/121 Partitions, Violations = 164
Checked 80/121 Partitions, Violations = 164
Checked 84/121 Partitions, Violations = 164
Checked 88/121 Partitions, Violations = 164
Checked 92/121 Partitions, Violations = 164
Checked 96/121 Partitions, Violations = 164
Checked 100/121 Partitions, Violations =        164
Checked 104/121 Partitions, Violations =        164
Checked 108/121 Partitions, Violations =        164
Checked 112/121 Partitions, Violations =        164
Checked 116/121 Partitions, Violations =        164
Checked 120/121 Partitions, Violations =        164
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    9 
[DRC CHECK] Total (MB): Used  205  Alloctr  206  Proc 2277 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 51 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      113
        Diff net spacing : 52
        Diff net via-cut spacing : 3
        Short : 58


Total Wire Length =                    866676 micron
Total Number of Contacts =             224107
Total Number of Wires =                231140
Total Number of PtConns =              67
Total Number of Routed Wires =       231140
Total Routed Wire Length =           866672 micron
Total Number of Routed Contacts =       224107
        Layer      metal1 :      21880 micron
        Layer      metal2 :     212699 micron
        Layer      metal3 :     233759 micron
        Layer      metal4 :     104961 micron
        Layer      metal5 :     176916 micron
        Layer      metal6 :      57511 micron
        Layer      metal7 :      34379 micron
        Layer      metal8 :      22769 micron
        Layer      metal9 :        481 micron
        Layer     metal10 :       1321 micron
        Via        via9_0 :         71
        Via        via8_0 :         59
        Via        via7_0 :        477
        Via        via6_0 :       2223
        Via        via5_0 :       8720
        Via        via4_0 :      13552
        Via        via3_2 :        481
        Via   via3_2(rot) :      28047
        Via        via2_8 :        549
        Via   via2_8(rot) :      62836
        Via        via2_5 :         25
        Via   via2_5(rot) :      15972
        Via        via2_6 :          1
        Via        via2_1 :        175
        Via        via1_4 :      20620
        Via   via1_4(rot) :      58228
        Via        via1_0 :        112
        Via        via1_1 :         16
        Via   via1_1(rot) :         12
        Via   via1_3(rot) :        347
        Via        via1_5 :       9958
        Via   via1_5(rot) :       1626

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 
  Total double via conversion rate    =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 224107 vias)
 
    Layer via1       =  0.00% (0      / 90919   vias)
        Un-optimized = 100.00% (90919   vias)
    Layer via2       =  0.00% (0      / 79558   vias)
        Un-optimized = 100.00% (79558   vias)
    Layer via3       =  0.00% (0      / 28528   vias)
        Un-optimized = 100.00% (28528   vias)
    Layer via4       =  0.00% (0      / 13552   vias)
        Un-optimized = 100.00% (13552   vias)
    Layer via5       =  0.00% (0      / 8720    vias)
        Un-optimized = 100.00% (8720    vias)
    Layer via6       =  0.00% (0      / 2223    vias)
        Un-optimized = 100.00% (2223    vias)
    Layer via7       =  0.00% (0      / 477     vias)
        Un-optimized = 100.00% (477     vias)
    Layer via8       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer via9       =  0.00% (0      / 71      vias)
        Un-optimized = 100.00% (71      vias)
 


Verify Summary:

Total number of nets = 28775, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 113
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell cpu_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:01, CPU =    0:00:00
Process layer 2  Elapsed =    0:00:01, CPU =    0:00:01
Process layer 3  Elapsed =    0:00:01, CPU =    0:00:01
Process layer 4  Elapsed =    0:00:01, CPU =    0:00:01
Process layer 5  Elapsed =    0:00:01, CPU =    0:00:01
Process layer 6  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 7  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 8  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 9  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 10  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 11  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 12  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 13  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 14  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 15  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_29_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_27_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_28_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_31_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst fetch0/pc_o_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/pc_o_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_28_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_29_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_26_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_26_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs1_value_o_reg_31_ Q doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_31_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/rs2_value_o_reg_27_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst fetch0/instr_o_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/pc_o_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst decode0/pc_o_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_24_ QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        regfile0/n[4185] (599331).
        regfile0/n173 (646427).

ERROR : There are 2 nets short together.
        regfile0/n[4180] (647196).
        regfile0/n2557 (557840).

ERROR : There are 3 nets short together.
        regfile0/n[4441] (600087).
        regfile0/n[3893] (645146).
        regfile0/n3620 (1569545).

ERROR : There are 2 nets short together.
        regfile0/n[3636] (647184).
        regfile0/n2327 (600100).

ERROR : There are 2 nets short together.
        regfile0/n[3769] (599326).
        regfile0/n3634 (1569559).

ERROR : There are 8 nets short together.
        regfile0/n[4057] (600074).
        regfile0/n[4406] (643602).
        regfile0/n[4086] (644103).
        regfile0/n148 (647204).
        regfile0/n149 (647203).
        regfile0/n2533 (563743).
        regfile0/n2547 (560162).
        regfile0/n2561 (557057).

ERROR : There are 2 nets short together.
        regfile0/n[3765] (646408).
        regfile0/n2552 (559621).

ERROR : There are 8 nets short together.
        regfile0/n[3641] (600075).
        regfile0/n2312 (600589).
        regfile0/n2314 (600587).
        regfile0/n171 (646429).
        regfile0/n174 (646426).
        regfile0/n2599 (552206).
        regfile0/n3607 (1567780).
        regfile0/n3628 (1569553).

ERROR : There are 2 nets short together.
        regfile0/n3632 (1569557).
        rs2_data[29] (646418).

ERROR : There are 6 nets short together.
        exec0/alu0/n14017 (187404).
        exec0/alu0/n13931 (189968).
        exec0/alu0/n13948 (71703).
        exec0/alu0/n16108 (133914).
        exec0/alu0/n1441 (436238).
        exec0/alu0/n13930 (189969).

ERROR : There are 2 nets short together.
        exec0/alu0/n20378 (1599502).
        exec0/alu0/n14253 (175122).

ERROR : There are 2 nets short together.
        exec0/alu0/n20290 (1598729).
        exec0/alu0/n14554 (173084).

ERROR : There are 5 nets short together.
        exec0/alu0/n15818 (141351).
        exec0/alu0/n13794 (146196).
        exec0/alu0/n20088 (1596434).
        exec0/alu0/n1211 (1572377).
        exec0/alu0/n977 (157977).

ERROR : There are 3 nets short together.
        exec0/alu0/n1455 (351757).
        exec0/alu0/n14144 (184324).
        exec0/alu0/n964 (1572373).

ERROR : There are 2 nets short together.
        exec0/alu0/n15411 (137226).
        exec0/alu0/n15986 (137244).

ERROR : There are 2 nets short together.
        exec0/alu0/n20202 (1597449).
        exec0/alu0/n980 (154647).

ERROR : There are 4 nets short together.
        regfile0/n[4569] (600091).
        regfile0/n[3924] (647189).
        regfile0/n2601 (552200).
        regfile0/n2609 (528924).

ERROR : There are 2 nets short together.
        exec0/alu0/n13923 (189976).
        exec0/alu0/n19455 (1589527).

ERROR : There are 2 nets short together.
        regfile0/n[4505] (599325).
        regfile0/n2333 (600085).

ERROR : There are 2 nets short together.
        regfile0/n2545 (561420).
        regfile0/n3631 (1569556).

ERROR : There are more errors than default Max Error Number 20.
** Total SHORT Nets are 20.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:01
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        regfile0/n[4185] (599331).
        regfile0/n173 (646427).

ERROR : There are 2 nets short together.
        regfile0/n[4180] (647196).
        regfile0/n2557 (557840).

ERROR : There are 3 nets short together.
        regfile0/n[4441] (600087).
        regfile0/n[3893] (645146).
        regfile0/n3620 (1569545).

ERROR : There are 2 nets short together.
        regfile0/n[3636] (647184).
        regfile0/n2327 (600100).

ERROR : There are 2 nets short together.
        regfile0/n[3769] (599326).
        regfile0/n3634 (1569559).

ERROR : There are 8 nets short together.
        regfile0/n[4057] (600074).
        regfile0/n[4406] (643602).
        regfile0/n[4086] (644103).
        regfile0/n148 (647204).
        regfile0/n149 (647203).
        regfile0/n2533 (563743).
        regfile0/n2547 (560162).
        regfile0/n2561 (557057).

ERROR : There are 2 nets short together.
        regfile0/n[3765] (646408).
        regfile0/n2552 (559621).

ERROR : There are 8 nets short together.
        regfile0/n[3641] (600075).
        regfile0/n2312 (600589).
        regfile0/n2314 (600587).
        regfile0/n171 (646429).
        regfile0/n174 (646426).
        regfile0/n2599 (552206).
        regfile0/n3607 (1567780).
        regfile0/n3628 (1569553).

ERROR : There are 2 nets short together.
        regfile0/n3632 (1569557).
        rs2_data[29] (646418).

ERROR : There are 6 nets short together.
        exec0/alu0/n14017 (187404).
        exec0/alu0/n13931 (189968).
        exec0/alu0/n13948 (71703).
        exec0/alu0/n16108 (133914).
        exec0/alu0/n1441 (436238).
        exec0/alu0/n13930 (189969).

ERROR : There are 2 nets short together.
        exec0/alu0/n20378 (1599502).
        exec0/alu0/n14253 (175122).

ERROR : There are 2 nets short together.
        exec0/alu0/n20290 (1598729).
        exec0/alu0/n14554 (173084).

ERROR : There are 5 nets short together.
        exec0/alu0/n15818 (141351).
        exec0/alu0/n13794 (146196).
        exec0/alu0/n20088 (1596434).
        exec0/alu0/n1211 (1572377).
        exec0/alu0/n977 (157977).

ERROR : There are 3 nets short together.
        exec0/alu0/n1455 (351757).
        exec0/alu0/n14144 (184324).
        exec0/alu0/n964 (1572373).

ERROR : There are 2 nets short together.
        exec0/alu0/n15411 (137226).
        exec0/alu0/n15986 (137244).

ERROR : There are 2 nets short together.
        exec0/alu0/n20202 (1597449).
        exec0/alu0/n980 (154647).

ERROR : There are 4 nets short together.
        regfile0/n[4569] (600091).
        regfile0/n[3924] (647189).
        regfile0/n2601 (552200).
        regfile0/n2609 (528924).

ERROR : There are 2 nets short together.
        exec0/alu0/n13923 (189976).
        exec0/alu0/n19455 (1589527).

ERROR : There are 2 nets short together.
        regfile0/n[4505] (599325).
        regfile0/n2333 (600085).

ERROR : There are 2 nets short together.
        regfile0/n2545 (561420).
        regfile0/n3631 (1569556).

ERROR : There are more errors than default Max Error Number 20.
** Total SHORT Nets are 20.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library)
                              /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1147860 1145200) is different from CEL Core Area (28000 28000) (1147860 1148000).
Warning: Layer metal2 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal3 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal4 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal5 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal6 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal7 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal8 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named cpu_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'cpu.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect
Processing module cpu
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect
Processing module cpu
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/OoO_Processor/in-order/top_level_no_macros/sapr/apr/results/cpu.apr.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing REGIONS statement (DDEFW-014)
Information: Completed REGIONS statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/111400 (DDEFW-015)
Information: Completed COMPONENTS 2000/111400 (DDEFW-015)
Information: Completed COMPONENTS 3000/111400 (DDEFW-015)
Information: Completed COMPONENTS 4000/111400 (DDEFW-015)
Information: Completed COMPONENTS 5000/111400 (DDEFW-015)
Information: Completed COMPONENTS 6000/111400 (DDEFW-015)
Information: Completed COMPONENTS 7000/111400 (DDEFW-015)
Information: Completed COMPONENTS 8000/111400 (DDEFW-015)
Information: Completed COMPONENTS 9000/111400 (DDEFW-015)
Information: Completed COMPONENTS 10000/111400 (DDEFW-015)
Information: Completed COMPONENTS 11000/111400 (DDEFW-015)
Information: Completed COMPONENTS 12000/111400 (DDEFW-015)
Information: Completed COMPONENTS 13000/111400 (DDEFW-015)
Information: Completed COMPONENTS 14000/111400 (DDEFW-015)
Information: Completed COMPONENTS 15000/111400 (DDEFW-015)
Information: Completed COMPONENTS 16000/111400 (DDEFW-015)
Information: Completed COMPONENTS 17000/111400 (DDEFW-015)
Information: Completed COMPONENTS 18000/111400 (DDEFW-015)
Information: Completed COMPONENTS 19000/111400 (DDEFW-015)
Information: Completed COMPONENTS 20000/111400 (DDEFW-015)
Information: Completed COMPONENTS 21000/111400 (DDEFW-015)
Information: Completed COMPONENTS 22000/111400 (DDEFW-015)
Information: Completed COMPONENTS 23000/111400 (DDEFW-015)
Information: Completed COMPONENTS 24000/111400 (DDEFW-015)
Information: Completed COMPONENTS 25000/111400 (DDEFW-015)
Information: Completed COMPONENTS 26000/111400 (DDEFW-015)
Information: Completed COMPONENTS 27000/111400 (DDEFW-015)
Information: Completed COMPONENTS 28000/111400 (DDEFW-015)
Information: Completed COMPONENTS 29000/111400 (DDEFW-015)
Information: Completed COMPONENTS 30000/111400 (DDEFW-015)
Information: Completed COMPONENTS 31000/111400 (DDEFW-015)
Information: Completed COMPONENTS 32000/111400 (DDEFW-015)
Information: Completed COMPONENTS 33000/111400 (DDEFW-015)
Information: Completed COMPONENTS 34000/111400 (DDEFW-015)
Information: Completed COMPONENTS 35000/111400 (DDEFW-015)
Information: Completed COMPONENTS 36000/111400 (DDEFW-015)
Information: Completed COMPONENTS 37000/111400 (DDEFW-015)
Information: Completed COMPONENTS 38000/111400 (DDEFW-015)
Information: Completed COMPONENTS 39000/111400 (DDEFW-015)
Information: Completed COMPONENTS 40000/111400 (DDEFW-015)
Information: Completed COMPONENTS 41000/111400 (DDEFW-015)
Information: Completed COMPONENTS 42000/111400 (DDEFW-015)
Information: Completed COMPONENTS 43000/111400 (DDEFW-015)
Information: Completed COMPONENTS 44000/111400 (DDEFW-015)
Information: Completed COMPONENTS 45000/111400 (DDEFW-015)
Information: Completed COMPONENTS 46000/111400 (DDEFW-015)
Information: Completed COMPONENTS 47000/111400 (DDEFW-015)
Information: Completed COMPONENTS 48000/111400 (DDEFW-015)
Information: Completed COMPONENTS 49000/111400 (DDEFW-015)
Information: Completed COMPONENTS 50000/111400 (DDEFW-015)
Information: Completed COMPONENTS 51000/111400 (DDEFW-015)
Information: Completed COMPONENTS 52000/111400 (DDEFW-015)
Information: Completed COMPONENTS 53000/111400 (DDEFW-015)
Information: Completed COMPONENTS 54000/111400 (DDEFW-015)
Information: Completed COMPONENTS 55000/111400 (DDEFW-015)
Information: Completed COMPONENTS 56000/111400 (DDEFW-015)
Information: Completed COMPONENTS 57000/111400 (DDEFW-015)
Information: Completed COMPONENTS 58000/111400 (DDEFW-015)
Information: Completed COMPONENTS 59000/111400 (DDEFW-015)
Information: Completed COMPONENTS 60000/111400 (DDEFW-015)
Information: Completed COMPONENTS 61000/111400 (DDEFW-015)
Information: Completed COMPONENTS 62000/111400 (DDEFW-015)
Information: Completed COMPONENTS 63000/111400 (DDEFW-015)
Information: Completed COMPONENTS 64000/111400 (DDEFW-015)
Information: Completed COMPONENTS 65000/111400 (DDEFW-015)
Information: Completed COMPONENTS 66000/111400 (DDEFW-015)
Information: Completed COMPONENTS 67000/111400 (DDEFW-015)
Information: Completed COMPONENTS 68000/111400 (DDEFW-015)
Information: Completed COMPONENTS 69000/111400 (DDEFW-015)
Information: Completed COMPONENTS 70000/111400 (DDEFW-015)
Information: Completed COMPONENTS 71000/111400 (DDEFW-015)
Information: Completed COMPONENTS 72000/111400 (DDEFW-015)
Information: Completed COMPONENTS 73000/111400 (DDEFW-015)
Information: Completed COMPONENTS 74000/111400 (DDEFW-015)
Information: Completed COMPONENTS 75000/111400 (DDEFW-015)
Information: Completed COMPONENTS 76000/111400 (DDEFW-015)
Information: Completed COMPONENTS 77000/111400 (DDEFW-015)
Information: Completed COMPONENTS 78000/111400 (DDEFW-015)
Information: Completed COMPONENTS 79000/111400 (DDEFW-015)
Information: Completed COMPONENTS 80000/111400 (DDEFW-015)
Information: Completed COMPONENTS 81000/111400 (DDEFW-015)
Information: Completed COMPONENTS 82000/111400 (DDEFW-015)
Information: Completed COMPONENTS 83000/111400 (DDEFW-015)
Information: Completed COMPONENTS 84000/111400 (DDEFW-015)
Information: Completed COMPONENTS 85000/111400 (DDEFW-015)
Information: Completed COMPONENTS 86000/111400 (DDEFW-015)
Information: Completed COMPONENTS 87000/111400 (DDEFW-015)
Information: Completed COMPONENTS 88000/111400 (DDEFW-015)
Information: Completed COMPONENTS 89000/111400 (DDEFW-015)
Information: Completed COMPONENTS 90000/111400 (DDEFW-015)
Information: Completed COMPONENTS 91000/111400 (DDEFW-015)
Information: Completed COMPONENTS 92000/111400 (DDEFW-015)
Information: Completed COMPONENTS 93000/111400 (DDEFW-015)
Information: Completed COMPONENTS 94000/111400 (DDEFW-015)
Information: Completed COMPONENTS 95000/111400 (DDEFW-015)
Information: Completed COMPONENTS 96000/111400 (DDEFW-015)
Information: Completed COMPONENTS 97000/111400 (DDEFW-015)
Information: Completed COMPONENTS 98000/111400 (DDEFW-015)
Information: Completed COMPONENTS 99000/111400 (DDEFW-015)
Information: Completed COMPONENTS 100000/111400 (DDEFW-015)
Information: Completed COMPONENTS 101000/111400 (DDEFW-015)
Information: Completed COMPONENTS 102000/111400 (DDEFW-015)
Information: Completed COMPONENTS 103000/111400 (DDEFW-015)
Information: Completed COMPONENTS 104000/111400 (DDEFW-015)
Information: Completed COMPONENTS 105000/111400 (DDEFW-015)
Information: Completed COMPONENTS 106000/111400 (DDEFW-015)
Information: Completed COMPONENTS 107000/111400 (DDEFW-015)
Information: Completed COMPONENTS 108000/111400 (DDEFW-015)
Information: Completed COMPONENTS 109000/111400 (DDEFW-015)
Information: Completed COMPONENTS 110000/111400 (DDEFW-015)
Information: Completed COMPONENTS 111000/111400 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/4287 (DDEFW-015)
Information: Completed SPECIALNETS 2000/4287 (DDEFW-015)
Information: Completed SPECIALNETS 3000/4287 (DDEFW-015)
Information: Completed SPECIALNETS 4000/4287 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/28773 (DDEFW-015)
Information: Completed NETS 2000/28773 (DDEFW-015)
Information: Completed NETS 3000/28773 (DDEFW-015)
Information: Completed NETS 4000/28773 (DDEFW-015)
Information: Completed NETS 5000/28773 (DDEFW-015)
Information: Completed NETS 6000/28773 (DDEFW-015)
Information: Completed NETS 7000/28773 (DDEFW-015)
Information: Completed NETS 8000/28773 (DDEFW-015)
Information: Completed NETS 9000/28773 (DDEFW-015)
Information: Completed NETS 10000/28773 (DDEFW-015)
Information: Completed NETS 11000/28773 (DDEFW-015)
Information: Completed NETS 12000/28773 (DDEFW-015)
Information: Completed NETS 13000/28773 (DDEFW-015)
Information: Completed NETS 14000/28773 (DDEFW-015)
Information: Completed NETS 15000/28773 (DDEFW-015)
Information: Completed NETS 16000/28773 (DDEFW-015)
Information: Completed NETS 17000/28773 (DDEFW-015)
Information: Completed NETS 18000/28773 (DDEFW-015)
Information: Completed NETS 19000/28773 (DDEFW-015)
Information: Completed NETS 20000/28773 (DDEFW-015)
Information: Completed NETS 21000/28773 (DDEFW-015)
Information: Completed NETS 22000/28773 (DDEFW-015)
Information: Completed NETS 23000/28773 (DDEFW-015)
Information: Completed NETS 24000/28773 (DDEFW-015)
Information: Completed NETS 25000/28773 (DDEFW-015)
Information: Completed NETS 26000/28773 (DDEFW-015)
Information: Completed NETS 27000/28773 (DDEFW-015)
Information: Completed NETS 28000/28773 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
Information: Writing GROUPS section (DDEFW-014)
Information: Completed GROUPS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
#  2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

                         |metal1metal2metal3  via2  via5 | TOTAL
------------------------------------------------------------------
        Diff net spacing |     1    49     2     -     - |    52
                   Short |     -    50     8     -     - |    58
Diff net via-cut spacing |     -     -     -     2     1 |     3
------------------------------------------------------------------
                   TOTAL |     1    99    10     2     1 |   113

Elapsed time :                    5 Seconds
start_gui
