; ModuleID = '/llk/IR_all_yes/drivers/pci/access.c_pt.bc'
source_filename = "../drivers/pci/access.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+pci_bus_read_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_read_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_read_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_read_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_read_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_read_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_read_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_read_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_read_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_read_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_read_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_read_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_write_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_write_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_write_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_write_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_write_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_write_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_write_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_write_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_write_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_write_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_write_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_write_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_generic_config_read\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_generic_config_read\09\09\09\09"
module asm "\09.long\09__crc_pci_generic_config_read\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_generic_config_read:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_generic_config_read\22\09\09\09\09\09"
module asm "__kstrtabns_pci_generic_config_read:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_generic_config_write\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_generic_config_write\09\09\09\09"
module asm "\09.long\09__crc_pci_generic_config_write\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_generic_config_write:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_generic_config_write\22\09\09\09\09\09"
module asm "__kstrtabns_pci_generic_config_write:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_generic_config_read32\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_generic_config_read32\09\09\09\09"
module asm "\09.long\09__crc_pci_generic_config_read32\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_generic_config_read32:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_generic_config_read32\22\09\09\09\09\09"
module asm "__kstrtabns_pci_generic_config_read32:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_generic_config_write32\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_generic_config_write32\09\09\09\09"
module asm "\09.long\09__crc_pci_generic_config_write32\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_generic_config_write32:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_generic_config_write32\22\09\09\09\09\09"
module asm "__kstrtabns_pci_generic_config_write32:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_bus_set_ops\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_bus_set_ops\09\09\09\09"
module asm "\09.long\09__crc_pci_bus_set_ops\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_bus_set_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_bus_set_ops\22\09\09\09\09\09"
module asm "__kstrtabns_pci_bus_set_ops:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_read_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_read_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_user_read_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_read_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_read_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_read_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_user_read_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_read_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_read_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_read_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_user_read_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_read_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_write_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_write_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_user_write_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_write_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_write_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_write_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_user_write_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_write_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_user_write_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_user_write_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_user_write_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_user_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_user_write_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_user_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_cfg_access_lock\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_cfg_access_lock\09\09\09\09"
module asm "\09.long\09__crc_pci_cfg_access_lock\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_cfg_access_lock:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_cfg_access_lock\22\09\09\09\09\09"
module asm "__kstrtabns_pci_cfg_access_lock:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_cfg_access_trylock\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_cfg_access_trylock\09\09\09\09"
module asm "\09.long\09__crc_pci_cfg_access_trylock\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_cfg_access_trylock:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_cfg_access_trylock\22\09\09\09\09\09"
module asm "__kstrtabns_pci_cfg_access_trylock:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+pci_cfg_access_unlock\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_cfg_access_unlock\09\09\09\09"
module asm "\09.long\09__crc_pci_cfg_access_unlock\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_cfg_access_unlock:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_cfg_access_unlock\22\09\09\09\09\09"
module asm "__kstrtabns_pci_cfg_access_unlock:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_read_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_read_word\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_read_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_read_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_read_word\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_read_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_read_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_read_dword\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_read_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_read_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_read_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_read_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_write_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_write_word\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_write_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_write_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_write_word\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_write_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_write_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_write_dword\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_write_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_write_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_write_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_write_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_clear_and_set_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_clear_and_set_word\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_clear_and_set_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_clear_and_set_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_clear_and_set_word\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_clear_and_set_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pcie_capability_clear_and_set_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pcie_capability_clear_and_set_dword\09\09\09\09"
module asm "\09.long\09__crc_pcie_capability_clear_and_set_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pcie_capability_clear_and_set_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pcie_capability_clear_and_set_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pcie_capability_clear_and_set_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_read_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_read_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_read_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_read_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_read_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_read_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_read_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_read_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_read_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_read_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_read_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_read_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_read_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_read_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_read_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_write_config_byte\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_write_config_byte\09\09\09\09"
module asm "\09.long\09__crc_pci_write_config_byte\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_write_config_byte\22\09\09\09\09\09"
module asm "__kstrtabns_pci_write_config_byte:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_write_config_word\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_write_config_word\09\09\09\09"
module asm "\09.long\09__crc_pci_write_config_word\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_write_config_word\22\09\09\09\09\09"
module asm "__kstrtabns_pci_write_config_word:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+pci_write_config_dword\22, \22a\22\09"
module asm "\09.weak\09__crc_pci_write_config_dword\09\09\09\09"
module asm "\09.long\09__crc_pci_write_config_dword\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_pci_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22pci_write_config_dword\22\09\09\09\09\09"
module asm "__kstrtabns_pci_write_config_dword:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.list_head = type { ptr, ptr }
%struct.pci_bus = type { %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, [4 x ptr], %struct.list_head, %struct.resource, ptr, ptr, ptr, i8, i8, i8, i8, i32, [48 x i8], i16, i16, ptr, %struct.device, ptr, ptr, i8 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.pci_ops = type { ptr, ptr, ptr, ptr, ptr }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.67, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.hlist_head = type { ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.67 = type { ptr }
%struct.wait_queue_entry = type { i32, ptr, ptr, %struct.list_head }

@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"pci_lock\00", [23 x i8] zeroinitializer }, align 32
@pci_lock = dso_local global { %struct.raw_spinlock, [52 x i8] } { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str, i8 0, i8 2, i8 0, i32 0, i32 0 } }, [52 x i8] zeroinitializer }, align 32
@__kstrtab_pci_bus_read_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_read_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_read_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_read_config_byte to i32), ptr @__kstrtab_pci_bus_read_config_byte, ptr @__kstrtabns_pci_bus_read_config_byte }, section "___ksymtab+pci_bus_read_config_byte", align 4
@__kstrtab_pci_bus_read_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_read_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_read_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_read_config_word to i32), ptr @__kstrtab_pci_bus_read_config_word, ptr @__kstrtabns_pci_bus_read_config_word }, section "___ksymtab+pci_bus_read_config_word", align 4
@__kstrtab_pci_bus_read_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_read_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_read_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_read_config_dword to i32), ptr @__kstrtab_pci_bus_read_config_dword, ptr @__kstrtabns_pci_bus_read_config_dword }, section "___ksymtab+pci_bus_read_config_dword", align 4
@__kstrtab_pci_bus_write_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_write_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_write_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_write_config_byte to i32), ptr @__kstrtab_pci_bus_write_config_byte, ptr @__kstrtabns_pci_bus_write_config_byte }, section "___ksymtab+pci_bus_write_config_byte", align 4
@__kstrtab_pci_bus_write_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_write_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_write_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_write_config_word to i32), ptr @__kstrtab_pci_bus_write_config_word, ptr @__kstrtabns_pci_bus_write_config_word }, section "___ksymtab+pci_bus_write_config_word", align 4
@__kstrtab_pci_bus_write_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_write_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_write_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_write_config_dword to i32), ptr @__kstrtab_pci_bus_write_config_dword, ptr @__kstrtabns_pci_bus_write_config_dword }, section "___ksymtab+pci_bus_write_config_dword", align 4
@__kstrtab_pci_generic_config_read = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_generic_config_read = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_generic_config_read = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_generic_config_read to i32), ptr @__kstrtab_pci_generic_config_read, ptr @__kstrtabns_pci_generic_config_read }, section "___ksymtab_gpl+pci_generic_config_read", align 4
@__kstrtab_pci_generic_config_write = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_generic_config_write = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_generic_config_write = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_generic_config_write to i32), ptr @__kstrtab_pci_generic_config_write, ptr @__kstrtabns_pci_generic_config_write }, section "___ksymtab_gpl+pci_generic_config_write", align 4
@__kstrtab_pci_generic_config_read32 = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_generic_config_read32 = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_generic_config_read32 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_generic_config_read32 to i32), ptr @__kstrtab_pci_generic_config_read32, ptr @__kstrtabns_pci_generic_config_read32 }, section "___ksymtab_gpl+pci_generic_config_read32", align 4
@pci_generic_config_write32._rs = internal global { %struct.ratelimit_state, [60 x i8] } { %struct.ratelimit_state { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.1, i8 0, i8 2, i8 0, i32 0, i32 0 } }, i32 500, i32 10, i32 0, i32 0, i32 0, i32 0 }, [60 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"_rs.lock\00", [23 x i8] zeroinitializer }, align 32
@__func__.pci_generic_config_write32 = private unnamed_addr constant [27 x i8] c"pci_generic_config_write32\00", align 1
@pci_generic_config_write32._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.2, ptr @__func__.pci_generic_config_write32, ptr @.str.3, i32 164, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [85 x i8], [43 x i8] } { [85 x i8] c"%d-byte config write to %04x:%02x:%02x.%d offset %#x may corrupt adjacent RW1C bits\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"drivers/pci/access.c\00", [43 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@pci_generic_config_write32._entry_ptr = internal global ptr @pci_generic_config_write32._entry, section ".printk_index", align 4
@__kstrtab_pci_generic_config_write32 = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_generic_config_write32 = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_generic_config_write32 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_generic_config_write32 to i32), ptr @__kstrtab_pci_generic_config_write32, ptr @__kstrtabns_pci_generic_config_write32 }, section "___ksymtab_gpl+pci_generic_config_write32", align 4
@__kstrtab_pci_bus_set_ops = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_bus_set_ops = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_bus_set_ops = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_bus_set_ops to i32), ptr @__kstrtab_pci_bus_set_ops, ptr @__kstrtabns_pci_bus_set_ops }, section "___ksymtab+pci_bus_set_ops", align 4
@__kstrtab_pci_user_read_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_read_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_read_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_read_config_byte to i32), ptr @__kstrtab_pci_user_read_config_byte, ptr @__kstrtabns_pci_user_read_config_byte }, section "___ksymtab_gpl+pci_user_read_config_byte", align 4
@__kstrtab_pci_user_read_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_read_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_read_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_read_config_word to i32), ptr @__kstrtab_pci_user_read_config_word, ptr @__kstrtabns_pci_user_read_config_word }, section "___ksymtab_gpl+pci_user_read_config_word", align 4
@__kstrtab_pci_user_read_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_read_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_read_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_read_config_dword to i32), ptr @__kstrtab_pci_user_read_config_dword, ptr @__kstrtabns_pci_user_read_config_dword }, section "___ksymtab_gpl+pci_user_read_config_dword", align 4
@__kstrtab_pci_user_write_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_write_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_write_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_write_config_byte to i32), ptr @__kstrtab_pci_user_write_config_byte, ptr @__kstrtabns_pci_user_write_config_byte }, section "___ksymtab_gpl+pci_user_write_config_byte", align 4
@__kstrtab_pci_user_write_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_write_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_write_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_write_config_word to i32), ptr @__kstrtab_pci_user_write_config_word, ptr @__kstrtabns_pci_user_write_config_word }, section "___ksymtab_gpl+pci_user_write_config_word", align 4
@__kstrtab_pci_user_write_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_user_write_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_user_write_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_user_write_config_dword to i32), ptr @__kstrtab_pci_user_write_config_dword, ptr @__kstrtabns_pci_user_write_config_dword }, section "___ksymtab_gpl+pci_user_write_config_dword", align 4
@__kstrtab_pci_cfg_access_lock = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_cfg_access_lock = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_cfg_access_lock = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_cfg_access_lock to i32), ptr @__kstrtab_pci_cfg_access_lock, ptr @__kstrtabns_pci_cfg_access_lock }, section "___ksymtab_gpl+pci_cfg_access_lock", align 4
@__kstrtab_pci_cfg_access_trylock = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_cfg_access_trylock = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_cfg_access_trylock = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_cfg_access_trylock to i32), ptr @__kstrtab_pci_cfg_access_trylock, ptr @__kstrtabns_pci_cfg_access_trylock }, section "___ksymtab_gpl+pci_cfg_access_trylock", align 4
@pci_cfg_wait = internal global { %struct.wait_queue_head, [44 x i8] } { %struct.wait_queue_head { %struct.spinlock { %union.anon.1 { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.6, i8 0, i8 3, i8 0, i32 0, i32 0 } } } }, %struct.list_head { ptr getelementptr (i8, ptr @pci_cfg_wait, i64 44), ptr getelementptr (i8, ptr @pci_cfg_wait, i64 44) } }, [44 x i8] zeroinitializer }, align 32
@__kstrtab_pci_cfg_access_unlock = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_cfg_access_unlock = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_cfg_access_unlock = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_cfg_access_unlock to i32), ptr @__kstrtab_pci_cfg_access_unlock, ptr @__kstrtabns_pci_cfg_access_unlock }, section "___ksymtab_gpl+pci_cfg_access_unlock", align 4
@__kstrtab_pcie_capability_read_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_read_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_read_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_read_word to i32), ptr @__kstrtab_pcie_capability_read_word, ptr @__kstrtabns_pcie_capability_read_word }, section "___ksymtab+pcie_capability_read_word", align 4
@__kstrtab_pcie_capability_read_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_read_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_read_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_read_dword to i32), ptr @__kstrtab_pcie_capability_read_dword, ptr @__kstrtabns_pcie_capability_read_dword }, section "___ksymtab+pcie_capability_read_dword", align 4
@__kstrtab_pcie_capability_write_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_write_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_write_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_write_word to i32), ptr @__kstrtab_pcie_capability_write_word, ptr @__kstrtabns_pcie_capability_write_word }, section "___ksymtab+pcie_capability_write_word", align 4
@__kstrtab_pcie_capability_write_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_write_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_write_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_write_dword to i32), ptr @__kstrtab_pcie_capability_write_dword, ptr @__kstrtabns_pcie_capability_write_dword }, section "___ksymtab+pcie_capability_write_dword", align 4
@__kstrtab_pcie_capability_clear_and_set_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_clear_and_set_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_clear_and_set_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_clear_and_set_word to i32), ptr @__kstrtab_pcie_capability_clear_and_set_word, ptr @__kstrtabns_pcie_capability_clear_and_set_word }, section "___ksymtab+pcie_capability_clear_and_set_word", align 4
@__kstrtab_pcie_capability_clear_and_set_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pcie_capability_clear_and_set_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pcie_capability_clear_and_set_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pcie_capability_clear_and_set_dword to i32), ptr @__kstrtab_pcie_capability_clear_and_set_dword, ptr @__kstrtabns_pcie_capability_clear_and_set_dword }, section "___ksymtab+pcie_capability_clear_and_set_dword", align 4
@__kstrtab_pci_read_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_read_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_read_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_read_config_byte to i32), ptr @__kstrtab_pci_read_config_byte, ptr @__kstrtabns_pci_read_config_byte }, section "___ksymtab+pci_read_config_byte", align 4
@__kstrtab_pci_read_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_read_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_read_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_read_config_word to i32), ptr @__kstrtab_pci_read_config_word, ptr @__kstrtabns_pci_read_config_word }, section "___ksymtab+pci_read_config_word", align 4
@__kstrtab_pci_read_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_read_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_read_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_read_config_dword to i32), ptr @__kstrtab_pci_read_config_dword, ptr @__kstrtabns_pci_read_config_dword }, section "___ksymtab+pci_read_config_dword", align 4
@__kstrtab_pci_write_config_byte = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_write_config_byte = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_write_config_byte = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_write_config_byte to i32), ptr @__kstrtab_pci_write_config_byte, ptr @__kstrtabns_pci_write_config_byte }, section "___ksymtab+pci_write_config_byte", align 4
@__kstrtab_pci_write_config_word = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_write_config_word = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_write_config_word = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_write_config_word to i32), ptr @__kstrtab_pci_write_config_word, ptr @__kstrtabns_pci_write_config_word }, section "___ksymtab+pci_write_config_word", align 4
@__kstrtab_pci_write_config_dword = external dso_local constant [0 x i8], align 1
@__kstrtabns_pci_write_config_dword = external dso_local constant [0 x i8], align 1
@__ksymtab_pci_write_config_dword = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @pci_write_config_dword to i32), ptr @__kstrtab_pci_write_config_dword, ptr @__kstrtabns_pci_write_config_dword }, section "___ksymtab+pci_write_config_dword", align 4
@.str.6 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"pci_cfg_wait.lock\00", [46 x i8] zeroinitializer }, align 32
@switch.table.pci_user_read_config_byte = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@switch.table.pci_user_read_config_word = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@switch.table.pci_user_read_config_dword = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@switch.table.pci_user_write_config_byte = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@switch.table.pci_user_write_config_word = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@switch.table.pci_user_write_config_dword = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 -2, i32 -34, i32 -25, i32 -34, i32 -34, i32 -19, i32 -14, i32 -5, i32 -28], [60 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.7 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.8 = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 6, i64 8]
@__sancov_gen_cov_switch_values.9 = internal global [20 x i64] [i64 18, i64 32, i64 0, i64 1, i64 3, i64 4, i64 5, i64 7, i64 8, i64 9, i64 11, i64 12, i64 13, i64 14, i64 15, i64 17, i64 19, i64 21, i64 23, i64 24]
@__sancov_gen_cov_switch_values.10 = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 6, i64 8]
@__sancov_gen_cov_switch_values.11 = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 6, i64 8]
@__sancov_gen_cov_switch_values.12 = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 6, i64 8]
@__sancov_gen_cov_switch_values.13 = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 6, i64 8]
@___asan_gen_.17 = private unnamed_addr constant [9 x i8] c"pci_lock\00", align 1
@___asan_gen_.19 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.45, i32 15, i32 1 }
@___asan_gen_.20 = private unnamed_addr constant [4 x i8] c"_rs\00", align 1
@___asan_gen_.26 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.40 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.45, i32 162, i32 2 }
@___asan_gen_.41 = private unnamed_addr constant [13 x i8] c"pci_cfg_wait\00", align 1
@___asan_gen_.44 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.45 = private constant [24 x i8] c"../drivers/pci/access.c\00", align 1
@___asan_gen_.46 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.45, i32 203, i32 8 }
@___asan_gen_.47 = private unnamed_addr constant [39 x i8] c"switch.table.pci_user_read_config_byte\00", align 1
@___asan_gen_.48 = private unnamed_addr constant [39 x i8] c"switch.table.pci_user_read_config_word\00", align 1
@___asan_gen_.49 = private unnamed_addr constant [40 x i8] c"switch.table.pci_user_read_config_dword\00", align 1
@___asan_gen_.50 = private unnamed_addr constant [40 x i8] c"switch.table.pci_user_write_config_byte\00", align 1
@___asan_gen_.51 = private unnamed_addr constant [40 x i8] c"switch.table.pci_user_write_config_word\00", align 1
@___asan_gen_.52 = private unnamed_addr constant [41 x i8] c"switch.table.pci_user_write_config_dword\00", align 1
@llvm.compiler.used = appending global [50 x ptr] [ptr @__ksymtab_pci_bus_read_config_byte, ptr @__ksymtab_pci_bus_read_config_dword, ptr @__ksymtab_pci_bus_read_config_word, ptr @__ksymtab_pci_bus_set_ops, ptr @__ksymtab_pci_bus_write_config_byte, ptr @__ksymtab_pci_bus_write_config_dword, ptr @__ksymtab_pci_bus_write_config_word, ptr @__ksymtab_pci_cfg_access_lock, ptr @__ksymtab_pci_cfg_access_trylock, ptr @__ksymtab_pci_cfg_access_unlock, ptr @__ksymtab_pci_generic_config_read, ptr @__ksymtab_pci_generic_config_read32, ptr @__ksymtab_pci_generic_config_write, ptr @__ksymtab_pci_generic_config_write32, ptr @__ksymtab_pci_read_config_byte, ptr @__ksymtab_pci_read_config_dword, ptr @__ksymtab_pci_read_config_word, ptr @__ksymtab_pci_user_read_config_byte, ptr @__ksymtab_pci_user_read_config_dword, ptr @__ksymtab_pci_user_read_config_word, ptr @__ksymtab_pci_user_write_config_byte, ptr @__ksymtab_pci_user_write_config_dword, ptr @__ksymtab_pci_user_write_config_word, ptr @__ksymtab_pci_write_config_byte, ptr @__ksymtab_pci_write_config_dword, ptr @__ksymtab_pci_write_config_word, ptr @__ksymtab_pcie_capability_clear_and_set_dword, ptr @__ksymtab_pcie_capability_clear_and_set_word, ptr @__ksymtab_pcie_capability_read_dword, ptr @__ksymtab_pcie_capability_read_word, ptr @__ksymtab_pcie_capability_write_dword, ptr @__ksymtab_pcie_capability_write_word, ptr @pci_generic_config_write32._entry, ptr @pci_generic_config_write32._entry_ptr, ptr @.str, ptr @pci_lock, ptr @pci_generic_config_write32._rs, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @pci_cfg_wait, ptr @.str.6, ptr @switch.table.pci_user_read_config_byte, ptr @switch.table.pci_user_read_config_word, ptr @switch.table.pci_user_read_config_dword, ptr @switch.table.pci_user_write_config_byte, ptr @switch.table.pci_user_write_config_word, ptr @switch.table.pci_user_write_config_dword], section "llvm.metadata"
@0 = internal global [17 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pci_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.17 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pci_generic_config_write32._rs to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.20 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pci_generic_config_write32._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.26 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 85, i32 128, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pci_cfg_wait to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.41 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.44 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_read_config_byte to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.47 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_read_config_word to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_read_config_dword to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.49 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_write_config_byte to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.50 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_write_config_word to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.pci_user_write_config_dword to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_read_config_byte(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, ptr nocapture noundef writeonly %value) #0 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %data, align 4
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %1 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %2, i32 0, i32 3
  %3 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %read, align 4
  %call1 = call i32 %4(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 1, ptr noundef nonnull %data) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.else, label %entry.do.body3_crit_edge

entry.do.body3_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body3

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %5 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %data, align 4
  %conv2 = trunc i32 %6 to i8
  br label %do.body3

do.body3:                                         ; preds = %if.else, %entry.do.body3_crit_edge
  %storemerge = phi i8 [ %conv2, %if.else ], [ -1, %entry.do.body3_crit_edge ]
  %7 = ptrtoint ptr %value to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %storemerge, ptr %value, align 1
  call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %call1
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_read_config_word(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, ptr nocapture noundef writeonly %value) #0 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %data, align 4
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %do.body, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

do.body:                                          ; preds = %entry
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %1 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %2, i32 0, i32 3
  %3 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %read, align 4
  %call1 = call i32 %4(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 2, ptr noundef nonnull %data) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.else, label %do.body.do.body6_crit_edge

do.body.do.body6_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body6

if.else:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #10
  %5 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %data, align 4
  %conv4 = trunc i32 %6 to i16
  br label %do.body6

do.body6:                                         ; preds = %if.else, %do.body.do.body6_crit_edge
  %storemerge = phi i16 [ %conv4, %if.else ], [ -1, %do.body.do.body6_crit_edge ]
  %7 = ptrtoint ptr %value to i32
  call void @__asan_store2_noabort(i32 %7)
  store i16 %storemerge, ptr %value, align 2
  call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  br label %cleanup

cleanup:                                          ; preds = %do.body6, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %do.body6 ], [ 135, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %retval.0
}

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_read_config_dword(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, ptr nocapture noundef writeonly %value) #0 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %data, align 4
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %do.body, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

do.body:                                          ; preds = %entry
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %1 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %2, i32 0, i32 3
  %3 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %read, align 4
  %call1 = call i32 %4(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 4, ptr noundef nonnull %data) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.else, label %do.body.do.body5_crit_edge

do.body.do.body5_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body5

if.else:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #10
  %5 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %data, align 4
  br label %do.body5

do.body5:                                         ; preds = %if.else, %do.body.do.body5_crit_edge
  %storemerge = phi i32 [ %6, %if.else ], [ -1, %do.body.do.body5_crit_edge ]
  %7 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %storemerge, ptr %value, align 4
  call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  br label %cleanup

cleanup:                                          ; preds = %do.body5, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %do.body5 ], [ 135, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %retval.0
}

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_write_config_byte(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i8 noundef zeroext %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %write, align 4
  %conv1 = zext i8 %value to i32
  %call2 = tail call i32 %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 1, i32 noundef %conv1) #8
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  ret i32 %call2
}

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_write_config_word(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i16 noundef zeroext %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %do.body, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

do.body:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %write, align 4
  %conv1 = zext i16 %value to i32
  %call2 = tail call i32 %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 2, i32 noundef %conv1) #8
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  br label %cleanup

cleanup:                                          ; preds = %do.body, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call2, %do.body ], [ 135, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_bus_write_config_dword(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %do.body, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

do.body:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %write, align 4
  %call1 = tail call i32 %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %pos, i32 noundef 4, i32 noundef %value) #8
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  br label %cleanup

cleanup:                                          ; preds = %do.body, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %do.body ], [ 135, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_generic_config_read(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where, i32 noundef %size, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %map_bus = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %map_bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %map_bus, align 4
  %call = tail call ptr %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where) #8
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %4 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values)
  switch i32 %size, label %if.else13 [
    i32 1, label %if.then1
    i32 2, label %if.then6
  ]

if.then1:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %5 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr nonnull elementtype(i8) %call) #8, !srcloc !89
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !90
  %conv = zext i8 %5 to i32
  br label %cleanup.sink.split

if.then6:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %6 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr nonnull elementtype(i16) %call) #8, !srcloc !91
  %7 = tail call i16 @llvm.bswap.i16(i16 %6)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !92
  %conv12 = zext i16 %7 to i32
  br label %cleanup.sink.split

if.else13:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr nonnull elementtype(i32) %call) #8, !srcloc !93
  %9 = tail call i32 @llvm.bswap.i32(i32 %8)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !94
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %if.else13, %if.then6, %if.then1
  %conv.sink = phi i32 [ %conv, %if.then1 ], [ %9, %if.else13 ], [ %conv12, %if.then6 ]
  %10 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %conv.sink, ptr %val, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 134, %entry.cleanup_crit_edge ], [ 0, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #4

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_generic_config_write(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where, i32 noundef %size, i32 noundef %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %map_bus = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %map_bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %map_bus, align 4
  %call = tail call ptr %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where) #8
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %4 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.7)
  switch i32 %size, label %do.body10 [
    i32 1, label %do.body
    i32 2, label %do.body5
  ]

do.body:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !95
  tail call void @arm_heavy_mb() #8
  %conv = trunc i32 %val to i8
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr nonnull elementtype(i8) %call, i8 %conv) #8, !srcloc !96
  br label %cleanup

do.body5:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !97
  tail call void @arm_heavy_mb() #8
  %conv8 = trunc i32 %val to i16
  %5 = tail call i16 @llvm.bswap.i16(i16 %conv8)
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr nonnull elementtype(i16) %call, i16 %5) #8, !srcloc !98
  br label %cleanup

do.body10:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !99
  tail call void @arm_heavy_mb() #8
  %6 = tail call i32 @llvm.bswap.i32(i32 %val)
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %call, i32 %6) #8, !srcloc !100
  br label %cleanup

cleanup:                                          ; preds = %do.body10, %do.body5, %do.body, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 134, %entry.cleanup_crit_edge ], [ 0, %do.body5 ], [ 0, %do.body10 ], [ 0, %do.body ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_generic_config_read32(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where, i32 noundef %size, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %map_bus = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %map_bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %map_bus, align 4
  %and = and i32 %where, -4
  %call = tail call ptr %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %and) #8
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr nonnull elementtype(i32) %call) #8, !srcloc !93
  %5 = tail call i32 @llvm.bswap.i32(i32 %4)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !101
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %size)
  %cmp = icmp slt i32 %size, 3
  br i1 %cmp, label %if.then3, label %if.end.if.end7_crit_edge

if.end.if.end7_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end7

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %and4 = shl i32 %where, 3
  %mul = and i32 %and4, 24
  %shr = lshr i32 %5, %mul
  %mul5 = shl i32 %size, 3
  %notmask = shl nsw i32 -1, %mul5
  %sub = xor i32 %notmask, -1
  %and6 = and i32 %shr, %sub
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end.if.end7_crit_edge
  %storemerge = phi i32 [ %and6, %if.then3 ], [ %5, %if.end.if.end7_crit_edge ]
  %6 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %storemerge, ptr %val, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end7, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end7 ], [ 134, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_generic_config_write32(ptr noundef %bus, i32 noundef %devfn, i32 noundef %where, i32 noundef %size, i32 noundef %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %map_bus = getelementptr inbounds %struct.pci_ops, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %map_bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %map_bus, align 4
  %and = and i32 %where, -4
  %call = tail call ptr %3(ptr noundef %bus, i32 noundef %devfn, i32 noundef %and) #8
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %size)
  %cmp = icmp eq i32 %size, 4
  br i1 %cmp, label %do.body, label %do.body3

do.body:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !102
  tail call void @arm_heavy_mb() #8
  %4 = tail call i32 @llvm.bswap.i32(i32 %val)
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %call, i32 %4) #8, !srcloc !100
  br label %cleanup

do.body3:                                         ; preds = %if.end
  %call4 = tail call i32 @___ratelimit(ptr noundef nonnull @pci_generic_config_write32._rs, ptr noundef nonnull @__func__.pci_generic_config_write32) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %do.body3.do.end15_crit_edge, label %do.end9

do.body3.do.end15_crit_edge:                      ; preds = %do.body3
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.end15

do.end9:                                          ; preds = %do.body3
  call void @__sanitizer_cov_trace_pc() #10
  %dev = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 21
  %domain_nr.i = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 16
  %5 = ptrtoint ptr %domain_nr.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %domain_nr.i, align 8
  %number = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 12
  %7 = ptrtoint ptr %number to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %number, align 4
  %conv = zext i8 %8 to i32
  %shr = lshr i32 %devfn, 3
  %and11 = and i32 %shr, 31
  %and12 = and i32 %devfn, 7
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %dev, ptr noundef nonnull @.str.2, i32 noundef %size, i32 noundef %6, i32 noundef %conv, i32 noundef %and11, i32 noundef %and12, i32 noundef %where) #11
  br label %do.end15

do.end15:                                         ; preds = %do.end9, %do.body3.do.end15_crit_edge
  %mul = shl i32 %size, 3
  %notmask = shl nsw i32 -1, %mul
  %sub = xor i32 %notmask, -1
  %and16 = shl i32 %where, 3
  %mul17 = and i32 %and16, 24
  %shl18 = shl i32 %sub, %mul17
  %neg = xor i32 %shl18, -1
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr nonnull elementtype(i32) %call) #8, !srcloc !93
  %10 = tail call i32 @llvm.bswap.i32(i32 %9)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !103
  %and22 = and i32 %10, %neg
  %shl25 = shl i32 %val, %mul17
  %or = or i32 %and22, %shl25
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !104
  tail call void @arm_heavy_mb() #8
  %11 = tail call i32 @llvm.bswap.i32(i32 %or)
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr nonnull elementtype(i32) %call, i32 %11) #8, !srcloc !100
  br label %cleanup

cleanup:                                          ; preds = %do.end15, %do.body, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %do.body ], [ 0, %do.end15 ], [ 134, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @___ratelimit(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #5

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @pci_bus_set_ops(ptr nocapture noundef %bus, ptr noundef %ops) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %ops1 = getelementptr inbounds %struct.pci_bus, ptr %bus, i32 0, i32 9
  %0 = ptrtoint ptr %ops1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops1, align 8
  store ptr %ops, ptr %ops1, align 8
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  ret ptr %1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_read_config_byte(ptr nocapture noundef readonly %dev, i32 noundef %pos, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %data, align 4
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %1 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %1, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %2 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %2, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then, !prof !105

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %4, i32 0, i32 9
  %5 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %read, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %9 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %devfn, align 4
  %call = call i32 %8(ptr noundef %4, i32 noundef %10, i32 noundef %pos, i32 noundef 1, ptr noundef nonnull %data) #8
  call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %if.end6.thread, label %if.end6

if.end6.thread:                                   ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %11 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %data, align 4
  %conv = trunc i32 %12 to i8
  %13 = ptrtoint ptr %val to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 %conv, ptr %val, align 1
  br label %pcibios_err_to_errno.exit

if.end6:                                          ; preds = %if.end
  %14 = ptrtoint ptr %val to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 -1, ptr %val, align 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end6.pcibios_err_to_errno.exit_crit_edge, label %if.end.i

if.end6.pcibios_err_to_errno.exit_crit_edge:      ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcibios_err_to_errno.exit

if.end.i:                                         ; preds = %if.end6
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %15 = icmp ult i32 %switch.tableidx, 9
  br i1 %15, label %switch.lookup, label %if.end.i.pcibios_err_to_errno.exit_crit_edge

if.end.i.pcibios_err_to_errno.exit_crit_edge:     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcibios_err_to_errno.exit

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_read_config_byte, i32 0, i32 %switch.tableidx
  %16 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %16)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %pcibios_err_to_errno.exit

pcibios_err_to_errno.exit:                        ; preds = %switch.lookup, %if.end.i.pcibios_err_to_errno.exit_crit_edge, %if.end6.pcibios_err_to_errno.exit_crit_edge, %if.end6.thread
  %retval.0.i = phi i32 [ %call, %if.end6.pcibios_err_to_errno.exit_crit_edge ], [ 0, %if.end6.thread ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.pcibios_err_to_errno.exit_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %retval.0.i
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock_irq(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @pci_wait_cfg(ptr nocapture noundef readonly %dev) unnamed_addr #0 align 64 {
entry:
  %__wq_entry = alloca %struct.wait_queue_entry, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  br label %do.body

do.body:                                          ; preds = %do.end13.do.body_crit_edge, %entry
  call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__might_sleep(ptr noundef nonnull @.str.3, i32 noundef 210) #8
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %1, 0
  br i1 %tobool.not, label %do.body.do.end13_crit_edge, label %if.end

do.body.do.end13_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.end13

if.end:                                           ; preds = %do.body
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %__wq_entry) #8
  %2 = call ptr @memset(ptr %__wq_entry, i32 255, i32 20)
  call void @init_wait_entry(ptr noundef nonnull %__wq_entry, i32 noundef 0) #8
  %call25 = call i32 @prepare_to_wait_event(ptr noundef nonnull @pci_cfg_wait, ptr noundef nonnull %__wq_entry, i32 noundef 2) #8
  %3 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %3, i32 5)
  %bf.load626 = load i40, ptr %block_cfg_access, align 1
  %4 = and i40 %bf.load626, 2147483648
  %tobool10.not27 = icmp eq i40 %4, 0
  br i1 %tobool10.not27, label %if.end.for.end_crit_edge, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  br label %cleanup

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

cleanup:                                          ; preds = %cleanup.cleanup_crit_edge, %if.end.cleanup_crit_edge
  call void @schedule() #8
  %call = call i32 @prepare_to_wait_event(ptr noundef nonnull @pci_cfg_wait, ptr noundef nonnull %__wq_entry, i32 noundef 2) #8
  %5 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %5, i32 5)
  %bf.load6 = load i40, ptr %block_cfg_access, align 1
  %6 = and i40 %bf.load6, 2147483648
  %tobool10.not = icmp eq i40 %6, 0
  br i1 %tobool10.not, label %cleanup.for.end_crit_edge, label %cleanup.cleanup_crit_edge

cleanup.cleanup_crit_edge:                        ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

cleanup.for.end_crit_edge:                        ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.end:                                          ; preds = %cleanup.for.end_crit_edge, %if.end.for.end_crit_edge
  call void @finish_wait(ptr noundef nonnull @pci_cfg_wait, ptr noundef nonnull %__wq_entry) #8
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %__wq_entry) #8
  br label %do.end13

do.end13:                                         ; preds = %for.end, %do.body.do.end13_crit_edge
  call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %7 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %7, i32 5)
  %bf.load15 = load i40, ptr %block_cfg_access, align 1
  %8 = and i40 %bf.load15, 2147483648
  %tobool19.not = icmp eq i40 %8, 0
  br i1 %tobool19.not, label %do.end20, label %do.end13.do.body_crit_edge

do.end13.do.body_crit_edge:                       ; preds = %do.end13
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body

do.end20:                                         ; preds = %do.end13
  call void @__sanitizer_cov_trace_pc() #10
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irq(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_read_config_word(ptr nocapture noundef readonly %dev, i32 noundef %pos, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %data, align 4
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %1 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %1, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %2 = and i40 %bf.load, 2147483648
  %tobool1.not = icmp eq i40 %2, 0
  br i1 %tobool1.not, label %if.end.if.end5_crit_edge, label %if.then4, !prof !105

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %4, i32 0, i32 9
  %5 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %read, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %9 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %devfn, align 4
  %call = call i32 %8(ptr noundef %4, i32 noundef %10, i32 noundef %pos, i32 noundef 2, ptr noundef nonnull %data) #8
  call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool7.not = icmp eq i32 %call, 0
  br i1 %tobool7.not, label %if.end9.thread, label %if.end9

if.end9.thread:                                   ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #10
  %11 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %data, align 4
  %conv = trunc i32 %12 to i16
  %13 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %13)
  store i16 %conv, ptr %val, align 2
  br label %cleanup

if.end9:                                          ; preds = %if.end5
  %14 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %14)
  store i16 -1, ptr %val, align 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end9.cleanup_crit_edge, label %if.end.i

if.end9.cleanup_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end.i:                                         ; preds = %if.end9
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %15 = icmp ult i32 %switch.tableidx, 9
  br i1 %15, label %switch.lookup, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_read_config_word, i32 0, i32 %switch.tableidx
  %16 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %16)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %cleanup

cleanup:                                          ; preds = %switch.lookup, %if.end.i.cleanup_crit_edge, %if.end9.cleanup_crit_edge, %if.end9.thread, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end9.cleanup_crit_edge ], [ 0, %if.end9.thread ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_read_config_dword(ptr nocapture noundef readonly %dev, i32 noundef %pos, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  %data = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %data) #8
  %0 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %data, align 4
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %1 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %1, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %2 = and i40 %bf.load, 2147483648
  %tobool1.not = icmp eq i40 %2, 0
  br i1 %tobool1.not, label %if.end.if.end5_crit_edge, label %if.then4, !prof !105

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %4, i32 0, i32 9
  %5 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %ops, align 8
  %read = getelementptr inbounds %struct.pci_ops, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %read to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %read, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %9 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %devfn, align 4
  %call = call i32 %8(ptr noundef %4, i32 noundef %10, i32 noundef %pos, i32 noundef 4, ptr noundef nonnull %data) #8
  call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool7.not = icmp eq i32 %call, 0
  br i1 %tobool7.not, label %if.end9.thread, label %if.end9

if.end9.thread:                                   ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #10
  %11 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %data, align 4
  %13 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %val, align 4
  br label %cleanup

if.end9:                                          ; preds = %if.end5
  %14 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 -1, ptr %val, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end9.cleanup_crit_edge, label %if.end.i

if.end9.cleanup_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end.i:                                         ; preds = %if.end9
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %15 = icmp ult i32 %switch.tableidx, 9
  br i1 %15, label %switch.lookup, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_read_config_dword, i32 0, i32 %switch.tableidx
  %16 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %16)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %cleanup

cleanup:                                          ; preds = %switch.lookup, %if.end.i.cleanup_crit_edge, %if.end9.cleanup_crit_edge, %if.end9.thread, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end9.cleanup_crit_edge ], [ 0, %if.end9.thread ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %data) #8
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_write_config_byte(ptr nocapture noundef readonly %dev, i32 noundef %pos, i8 noundef zeroext %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %1, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then, !prof !105

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %3, i32 0, i32 9
  %4 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %8 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %devfn, align 4
  %conv = zext i8 %val to i32
  %call = tail call i32 %7(ptr noundef %3, i32 noundef %9, i32 noundef %pos, i32 noundef 1, i32 noundef %conv) #8
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end.pcibios_err_to_errno.exit_crit_edge, label %if.end.i

if.end.pcibios_err_to_errno.exit_crit_edge:       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcibios_err_to_errno.exit

if.end.i:                                         ; preds = %if.end
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %10 = icmp ult i32 %switch.tableidx, 9
  br i1 %10, label %switch.lookup, label %if.end.i.pcibios_err_to_errno.exit_crit_edge

if.end.i.pcibios_err_to_errno.exit_crit_edge:     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcibios_err_to_errno.exit

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_write_config_byte, i32 0, i32 %switch.tableidx
  %11 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %11)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %pcibios_err_to_errno.exit

pcibios_err_to_errno.exit:                        ; preds = %switch.lookup, %if.end.i.pcibios_err_to_errno.exit_crit_edge, %if.end.pcibios_err_to_errno.exit_crit_edge
  %retval.0.i = phi i32 [ %call, %if.end.pcibios_err_to_errno.exit_crit_edge ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.pcibios_err_to_errno.exit_crit_edge ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_write_config_word(ptr nocapture noundef readonly %dev, i32 noundef %pos, i16 noundef zeroext %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool1.not = icmp eq i40 %1, 0
  br i1 %tobool1.not, label %if.end.if.end5_crit_edge, label %if.then4, !prof !105

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %3, i32 0, i32 9
  %4 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %8 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %devfn, align 4
  %conv = zext i16 %val to i32
  %call = tail call i32 %7(ptr noundef %3, i32 noundef %9, i32 noundef %pos, i32 noundef 2, i32 noundef %conv) #8
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end5.cleanup_crit_edge, label %if.end.i

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end.i:                                         ; preds = %if.end5
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %10 = icmp ult i32 %switch.tableidx, 9
  br i1 %10, label %switch.lookup, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_write_config_word, i32 0, i32 %switch.tableidx
  %11 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %11)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %cleanup

cleanup:                                          ; preds = %switch.lookup, %if.end.i.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end5.cleanup_crit_edge ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_user_write_config_dword(ptr nocapture noundef readonly %dev, i32 noundef %pos, i32 noundef %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool1.not = icmp eq i40 %1, 0
  br i1 %tobool1.not, label %if.end.if.end5_crit_edge, label %if.then4, !prof !105

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %ops = getelementptr inbounds %struct.pci_bus, ptr %3, i32 0, i32 9
  %4 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ops, align 8
  %write = getelementptr inbounds %struct.pci_ops, ptr %5, i32 0, i32 4
  %6 = ptrtoint ptr %write to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %write, align 4
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %8 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %devfn, align 4
  %call = tail call i32 %7(ptr noundef %3, i32 noundef %9, i32 noundef %pos, i32 noundef 4, i32 noundef %val) #8
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.i = icmp slt i32 %call, 1
  br i1 %cmp.i, label %if.end5.cleanup_crit_edge, label %if.end.i

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end.i:                                         ; preds = %if.end5
  %switch.tableidx = add i32 %call, -129
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %switch.tableidx)
  %10 = icmp ult i32 %switch.tableidx, 9
  br i1 %10, label %switch.lookup, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

switch.lookup:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.pci_user_write_config_dword, i32 0, i32 %switch.tableidx
  %11 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %11)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %cleanup

cleanup:                                          ; preds = %switch.lookup, %if.end.i.cleanup_crit_edge, %if.end5.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ %call, %if.end5.cleanup_crit_edge ], [ %switch.load, %switch.lookup ], [ -34, %if.end.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @pci_cfg_access_lock(ptr nocapture noundef %dev) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @__might_sleep(ptr noundef nonnull @.str.3, i32 noundef 273) #8
  tail call void @_raw_spin_lock_irq(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %1, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  tail call fastcc void @pci_wait_cfg(ptr noundef %dev)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %2 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %2, i32 5)
  %bf.load4 = load i40, ptr %block_cfg_access, align 1
  %bf.set = or i40 %bf.load4, 2147483648
  store i40 %bf.set, ptr %block_cfg_access, align 1
  tail call void @_raw_spin_unlock_irq(ptr noundef nonnull @pci_lock) #8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__might_sleep(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @pci_cfg_access_trylock(ptr nocapture noundef %dev) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %1, 0
  br i1 %tobool.not, label %if.else, label %entry.do.body4_crit_edge

entry.do.body4_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body4

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bf.set = or i40 %bf.load, 2147483648
  %2 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_storeN_noabort(i32 %2, i32 5)
  store i40 %bf.set, ptr %block_cfg_access, align 1
  br label %do.body4

do.body4:                                         ; preds = %if.else, %entry.do.body4_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  ret i1 %tobool.not
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @pci_cfg_access_unlock(ptr nocapture noundef %dev) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @_raw_spin_lock_irqsave(ptr noundef nonnull @pci_lock) #8
  %block_cfg_access = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 49
  %0 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %0, i32 5)
  %bf.load = load i40, ptr %block_cfg_access, align 1
  %1 = and i40 %bf.load, 2147483648
  %tobool.not = icmp eq i40 %1, 0
  br i1 %tobool.not, label %do.end12, label %entry.if.end_crit_edge, !prof !106

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

do.end12:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.3, i32 noundef 323, i32 noundef 9, ptr noundef null) #8
  br label %if.end

if.end:                                           ; preds = %do.end12, %entry.if.end_crit_edge
  %2 = ptrtoint ptr %block_cfg_access to i32
  call void @__asan_loadN_noabort(i32 %2, i32 5)
  %bf.load26 = load i40, ptr %block_cfg_access, align 1
  %bf.clear27 = and i40 %bf.load26, -2147483649
  store i40 %bf.clear27, ptr %block_cfg_access, align 1
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef nonnull @pci_lock, i32 noundef %call) #8
  tail call void @__wake_up(ptr noundef nonnull @pci_cfg_wait, i32 noundef 3, i32 noundef 0, ptr noundef null) #8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__wake_up(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define dso_local zeroext i1 @pcie_cap_has_lnkctl(ptr nocapture noundef readonly %dev) local_unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %pcie_flags_reg.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %0 = ptrtoint ptr %pcie_flags_reg.i.i to i32
  call void @__asan_load2_noabort(i32 %0)
  %1 = load i16, ptr %pcie_flags_reg.i.i, align 2
  %2 = lshr i16 %1, 4
  %3 = and i16 %2, 15
  call void @__sanitizer_cov_trace_const_cmp2(i16 9, i16 %3)
  %4 = icmp ult i16 %3, 9
  %switch.cast = trunc i16 %3 to i9
  %switch.downshift = lshr i9 -13, %switch.cast
  %5 = and i9 %switch.downshift, 1
  %6 = sext i9 %5 to i16
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %6)
  %switch.masked = icmp ne i9 %5, 0
  %7 = select i1 %4, i1 %switch.masked, i1 false
  ret i1 %7
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define dso_local zeroext i1 @pcie_cap_has_rtctl(ptr nocapture noundef readonly %dev) local_unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %pcie_flags_reg.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %0 = ptrtoint ptr %pcie_flags_reg.i.i to i32
  call void @__asan_load2_noabort(i32 %0)
  %1 = load i16, ptr %pcie_flags_reg.i.i, align 2
  %2 = lshr i16 %1, 4
  %3 = and i16 %2, 15
  call void @__sanitizer_cov_trace_const_cmp2(i16 4, i16 %3)
  %cmp = icmp eq i16 %3, 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 10, i16 %3)
  %cmp1 = icmp eq i16 %3, 10
  %spec.select = or i1 %cmp, %cmp1
  ret i1 %spec.select
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_read_word(ptr nocapture noundef readonly %dev, i32 noundef %pos, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %0)
  store i16 0, ptr %val, align 2
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos)
  br i1 %call, label %if.then1, label %if.end7

if.then1:                                         ; preds = %if.end
  %error_state.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %1 = ptrtoint ptr %error_state.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %error_state.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %2)
  %cmp.i.i = icmp eq i32 %2, 3
  br i1 %cmp.i.i, label %if.then1.cleanup.sink.split_crit_edge, label %pci_read_config_word.exit

if.then1.cleanup.sink.split_crit_edge:            ; preds = %if.then1
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

pci_read_config_word.exit:                        ; preds = %if.then1
  %pcie_cap.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %3 = ptrtoint ptr %pcie_cap.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %pcie_cap.i, align 8
  %conv.i = zext i8 %4 to i32
  %add = add i32 %conv.i, %pos
  %bus.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %5 = ptrtoint ptr %bus.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %bus.i, align 8
  %devfn.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %7 = ptrtoint ptr %devfn.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %devfn.i, align 4
  %call1.i = tail call i32 @pci_bus_read_config_word(ptr noundef %6, i32 noundef %8, i32 noundef %add, ptr noundef %val) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool4.not = icmp eq i32 %call1.i, 0
  br i1 %tobool4.not, label %pci_read_config_word.exit.cleanup_crit_edge, label %pci_read_config_word.exit.cleanup.sink.split_crit_edge

pci_read_config_word.exit.cleanup.sink.split_crit_edge: ; preds = %pci_read_config_word.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

pci_read_config_word.exit.cleanup_crit_edge:      ; preds = %pci_read_config_word.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end7:                                          ; preds = %if.end
  %pcie_cap.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %9 = ptrtoint ptr %pcie_cap.i.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %pcie_cap.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not = icmp eq i8 %10, 0
  br i1 %tobool.i.not, label %if.end7.cleanup_crit_edge, label %land.lhs.true

if.end7.cleanup_crit_edge:                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

land.lhs.true:                                    ; preds = %if.end7
  %pcie_flags_reg.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %11 = ptrtoint ptr %pcie_flags_reg.i.i.i to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %pcie_flags_reg.i.i.i, align 2
  %13 = lshr i16 %12, 4
  %14 = and i16 %13, 15
  %15 = zext i16 %14 to i32
  %16 = zext i32 %15 to i64
  call void @__sanitizer_cov_trace_switch(i64 %16, ptr @__sancov_gen_cov_switch_values.8)
  switch i32 %15, label %land.lhs.true.cleanup_crit_edge [
    i32 4, label %land.lhs.true.pcie_downstream_port.exit_crit_edge
    i32 6, label %land.lhs.true.pcie_downstream_port.exit_crit_edge29
    i32 8, label %land.lhs.true.pcie_downstream_port.exit_crit_edge30
  ]

land.lhs.true.pcie_downstream_port.exit_crit_edge30: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.pcie_downstream_port.exit_crit_edge29: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.pcie_downstream_port.exit_crit_edge: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

pcie_downstream_port.exit:                        ; preds = %land.lhs.true.pcie_downstream_port.exit_crit_edge, %land.lhs.true.pcie_downstream_port.exit_crit_edge29, %land.lhs.true.pcie_downstream_port.exit_crit_edge30
  call void @__sanitizer_cov_trace_const_cmp4(i32 26, i32 %pos)
  %cmp = icmp eq i32 %pos, 26
  br i1 %cmp, label %pcie_downstream_port.exit.cleanup.sink.split_crit_edge, label %pcie_downstream_port.exit.cleanup_crit_edge

pcie_downstream_port.exit.cleanup_crit_edge:      ; preds = %pcie_downstream_port.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

pcie_downstream_port.exit.cleanup.sink.split_crit_edge: ; preds = %pcie_downstream_port.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %pcie_downstream_port.exit.cleanup.sink.split_crit_edge, %pci_read_config_word.exit.cleanup.sink.split_crit_edge, %if.then1.cleanup.sink.split_crit_edge
  %.sink = phi i16 [ 0, %if.then1.cleanup.sink.split_crit_edge ], [ 0, %pci_read_config_word.exit.cleanup.sink.split_crit_edge ], [ 64, %pcie_downstream_port.exit.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ 134, %if.then1.cleanup.sink.split_crit_edge ], [ %call1.i, %pci_read_config_word.exit.cleanup.sink.split_crit_edge ], [ 0, %pcie_downstream_port.exit.cleanup.sink.split_crit_edge ]
  %17 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %17)
  store i16 %.sink, ptr %val, align 2
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %pcie_downstream_port.exit.cleanup_crit_edge, %land.lhs.true.cleanup_crit_edge, %if.end7.cleanup_crit_edge, %pci_read_config_word.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 135, %entry.cleanup_crit_edge ], [ 0, %pci_read_config_word.exit.cleanup_crit_edge ], [ 0, %pcie_downstream_port.exit.cleanup_crit_edge ], [ 0, %if.end7.cleanup_crit_edge ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc zeroext i1 @pcie_capability_reg_implemented(ptr nocapture noundef readonly %dev, i32 noundef %pos) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %pcie_cap.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %0 = ptrtoint ptr %pcie_cap.i.i to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %pcie_cap.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.i.not = icmp eq i8 %1, 0
  br i1 %tobool.i.not, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  %2 = add i32 %pos, -2
  %3 = tail call i32 @llvm.fshl.i32(i32 %2, i32 %2, i32 31)
  %4 = zext i32 %3 to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.9)
  switch i32 %3, label %sw.default [
    i32 0, label %if.end.return_crit_edge
    i32 1, label %if.end.return_crit_edge16
    i32 3, label %if.end.return_crit_edge17
    i32 4, label %if.end.return_crit_edge18
    i32 5, label %if.end.sw.bb2_crit_edge
    i32 7, label %if.end.sw.bb2_crit_edge19
    i32 8, label %if.end.sw.bb2_crit_edge20
    i32 9, label %if.end.sw.bb4_crit_edge
    i32 11, label %if.end.sw.bb4_crit_edge21
    i32 12, label %if.end.sw.bb4_crit_edge22
    i32 13, label %if.end.sw.bb6_crit_edge
    i32 14, label %if.end.sw.bb6_crit_edge23
    i32 15, label %if.end.sw.bb6_crit_edge24
    i32 17, label %if.end.sw.bb8_crit_edge
    i32 19, label %if.end.sw.bb8_crit_edge25
    i32 21, label %if.end.sw.bb8_crit_edge26
    i32 23, label %if.end.sw.bb8_crit_edge27
    i32 24, label %if.end.sw.bb8_crit_edge28
  ]

if.end.sw.bb8_crit_edge28:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb8

if.end.sw.bb8_crit_edge27:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb8

if.end.sw.bb8_crit_edge26:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb8

if.end.sw.bb8_crit_edge25:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb8

if.end.sw.bb8_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb8

if.end.sw.bb6_crit_edge24:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb6

if.end.sw.bb6_crit_edge23:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb6

if.end.sw.bb6_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb6

if.end.sw.bb4_crit_edge22:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb4

if.end.sw.bb4_crit_edge21:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb4

if.end.sw.bb4_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb4

if.end.sw.bb2_crit_edge20:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb2

if.end.sw.bb2_crit_edge19:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb2

if.end.sw.bb2_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.bb2

if.end.return_crit_edge18:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end.return_crit_edge17:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end.return_crit_edge16:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

sw.bb2:                                           ; preds = %if.end.sw.bb2_crit_edge, %if.end.sw.bb2_crit_edge19, %if.end.sw.bb2_crit_edge20
  %pcie_flags_reg.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %5 = ptrtoint ptr %pcie_flags_reg.i.i.i to i32
  call void @__asan_load2_noabort(i32 %5)
  %6 = load i16, ptr %pcie_flags_reg.i.i.i, align 2
  %7 = lshr i16 %6, 4
  %8 = and i16 %7, 15
  call void @__sanitizer_cov_trace_const_cmp2(i16 9, i16 %8)
  %9 = icmp ult i16 %8, 9
  br i1 %9, label %switch.lookup, label %sw.bb2.return_crit_edge

sw.bb2.return_crit_edge:                          ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

sw.bb4:                                           ; preds = %if.end.sw.bb4_crit_edge, %if.end.sw.bb4_crit_edge21, %if.end.sw.bb4_crit_edge22
  %pcie_flags_reg.i.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %10 = ptrtoint ptr %pcie_flags_reg.i.i.i.i to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %pcie_flags_reg.i.i.i.i, align 2
  %12 = lshr i16 %11, 4
  %13 = and i16 %12, 15
  %14 = zext i16 %13 to i32
  %15 = zext i32 %14 to i64
  call void @__sanitizer_cov_trace_switch(i64 %15, ptr @__sancov_gen_cov_switch_values.10)
  switch i32 %14, label %sw.bb4.return_crit_edge [
    i32 4, label %sw.bb4.land.rhs.i_crit_edge
    i32 6, label %sw.bb4.land.rhs.i_crit_edge29
    i32 8, label %sw.bb4.land.rhs.i_crit_edge30
  ]

sw.bb4.land.rhs.i_crit_edge30:                    ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #10
  br label %land.rhs.i

sw.bb4.land.rhs.i_crit_edge29:                    ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #10
  br label %land.rhs.i

sw.bb4.land.rhs.i_crit_edge:                      ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #10
  br label %land.rhs.i

sw.bb4.return_crit_edge:                          ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

land.rhs.i:                                       ; preds = %sw.bb4.land.rhs.i_crit_edge, %sw.bb4.land.rhs.i_crit_edge29, %sw.bb4.land.rhs.i_crit_edge30
  %16 = and i16 %11, 256
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %16)
  %tobool.i14 = icmp ne i16 %16, 0
  br label %return

sw.bb6:                                           ; preds = %if.end.sw.bb6_crit_edge, %if.end.sw.bb6_crit_edge23, %if.end.sw.bb6_crit_edge24
  %pcie_flags_reg.i.i.i15 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %17 = ptrtoint ptr %pcie_flags_reg.i.i.i15 to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %pcie_flags_reg.i.i.i15, align 2
  %19 = lshr i16 %18, 4
  %20 = and i16 %19, 15
  call void @__sanitizer_cov_trace_const_cmp2(i16 4, i16 %20)
  %cmp.i = icmp eq i16 %20, 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 10, i16 %20)
  %cmp1.i = icmp eq i16 %20, 10
  %spec.select.i = or i1 %cmp.i, %cmp1.i
  br label %return

sw.bb8:                                           ; preds = %if.end.sw.bb8_crit_edge, %if.end.sw.bb8_crit_edge25, %if.end.sw.bb8_crit_edge26, %if.end.sw.bb8_crit_edge27, %if.end.sw.bb8_crit_edge28
  %pcie_flags_reg.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %21 = ptrtoint ptr %pcie_flags_reg.i.i to i32
  call void @__asan_load2_noabort(i32 %21)
  %22 = load i16, ptr %pcie_flags_reg.i.i, align 2
  %23 = and i16 %22, 14
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %23)
  %cmp = icmp ne i16 %23, 0
  br label %return

sw.default:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

switch.lookup:                                    ; preds = %sw.bb2
  call void @__sanitizer_cov_trace_pc() #10
  %switch.cast = trunc i16 %8 to i9
  %switch.downshift = lshr i9 -13, %switch.cast
  %24 = and i9 %switch.downshift, 1
  %25 = sext i9 %24 to i16
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %25)
  %switch.masked = icmp ne i9 %24, 0
  br label %return

return:                                           ; preds = %switch.lookup, %sw.default, %sw.bb8, %sw.bb6, %land.rhs.i, %sw.bb4.return_crit_edge, %sw.bb2.return_crit_edge, %if.end.return_crit_edge, %if.end.return_crit_edge16, %if.end.return_crit_edge17, %if.end.return_crit_edge18, %entry.return_crit_edge
  %retval.0 = phi i1 [ false, %sw.default ], [ %cmp, %sw.bb8 ], [ %spec.select.i, %sw.bb6 ], [ false, %entry.return_crit_edge ], [ true, %if.end.return_crit_edge ], [ true, %if.end.return_crit_edge16 ], [ true, %if.end.return_crit_edge17 ], [ true, %if.end.return_crit_edge18 ], [ %tobool.i14, %land.rhs.i ], [ false, %sw.bb4.return_crit_edge ], [ %switch.masked, %switch.lookup ], [ false, %sw.bb2.return_crit_edge ]
  ret i1 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_read_config_word(ptr nocapture noundef readonly %dev, i32 noundef %where, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %2)
  store i16 -1, ptr %val, align 2
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %5 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_read_config_word(ptr noundef %4, i32 noundef %6, i32 noundef %where, ptr noundef %val)
  br label %return

return:                                           ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ 134, %if.then ], [ %call1, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_read_dword(ptr nocapture noundef readonly %dev, i32 noundef %pos, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %val, align 4
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos)
  br i1 %call, label %if.then1, label %if.end7

if.then1:                                         ; preds = %if.end
  %error_state.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %1 = ptrtoint ptr %error_state.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %error_state.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %2)
  %cmp.i.i = icmp eq i32 %2, 3
  br i1 %cmp.i.i, label %if.then1.cleanup.sink.split_crit_edge, label %pci_read_config_dword.exit

if.then1.cleanup.sink.split_crit_edge:            ; preds = %if.then1
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

pci_read_config_dword.exit:                       ; preds = %if.then1
  %pcie_cap.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %3 = ptrtoint ptr %pcie_cap.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %pcie_cap.i, align 8
  %conv.i = zext i8 %4 to i32
  %add = add i32 %conv.i, %pos
  %bus.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %5 = ptrtoint ptr %bus.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %bus.i, align 8
  %devfn.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %7 = ptrtoint ptr %devfn.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %devfn.i, align 4
  %call1.i = tail call i32 @pci_bus_read_config_dword(ptr noundef %6, i32 noundef %8, i32 noundef %add, ptr noundef %val) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool4.not = icmp eq i32 %call1.i, 0
  br i1 %tobool4.not, label %pci_read_config_dword.exit.cleanup_crit_edge, label %pci_read_config_dword.exit.cleanup.sink.split_crit_edge

pci_read_config_dword.exit.cleanup.sink.split_crit_edge: ; preds = %pci_read_config_dword.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

pci_read_config_dword.exit.cleanup_crit_edge:     ; preds = %pci_read_config_dword.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end7:                                          ; preds = %if.end
  %pcie_cap.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %9 = ptrtoint ptr %pcie_cap.i.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %pcie_cap.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not = icmp eq i8 %10, 0
  br i1 %tobool.i.not, label %if.end7.cleanup_crit_edge, label %land.lhs.true

if.end7.cleanup_crit_edge:                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

land.lhs.true:                                    ; preds = %if.end7
  %pcie_flags_reg.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %11 = ptrtoint ptr %pcie_flags_reg.i.i.i to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %pcie_flags_reg.i.i.i, align 2
  %13 = lshr i16 %12, 4
  %14 = and i16 %13, 15
  %15 = zext i16 %14 to i32
  %16 = zext i32 %15 to i64
  call void @__sanitizer_cov_trace_switch(i64 %16, ptr @__sancov_gen_cov_switch_values.11)
  switch i32 %15, label %land.lhs.true.cleanup_crit_edge [
    i32 4, label %land.lhs.true.pcie_downstream_port.exit_crit_edge
    i32 6, label %land.lhs.true.pcie_downstream_port.exit_crit_edge29
    i32 8, label %land.lhs.true.pcie_downstream_port.exit_crit_edge30
  ]

land.lhs.true.pcie_downstream_port.exit_crit_edge30: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.pcie_downstream_port.exit_crit_edge29: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.pcie_downstream_port.exit_crit_edge: ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

pcie_downstream_port.exit:                        ; preds = %land.lhs.true.pcie_downstream_port.exit_crit_edge, %land.lhs.true.pcie_downstream_port.exit_crit_edge29, %land.lhs.true.pcie_downstream_port.exit_crit_edge30
  call void @__sanitizer_cov_trace_const_cmp4(i32 26, i32 %pos)
  %cmp = icmp eq i32 %pos, 26
  br i1 %cmp, label %pcie_downstream_port.exit.cleanup.sink.split_crit_edge, label %pcie_downstream_port.exit.cleanup_crit_edge

pcie_downstream_port.exit.cleanup_crit_edge:      ; preds = %pcie_downstream_port.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

pcie_downstream_port.exit.cleanup.sink.split_crit_edge: ; preds = %pcie_downstream_port.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %pcie_downstream_port.exit.cleanup.sink.split_crit_edge, %pci_read_config_dword.exit.cleanup.sink.split_crit_edge, %if.then1.cleanup.sink.split_crit_edge
  %.sink = phi i32 [ 0, %if.then1.cleanup.sink.split_crit_edge ], [ 0, %pci_read_config_dword.exit.cleanup.sink.split_crit_edge ], [ 64, %pcie_downstream_port.exit.cleanup.sink.split_crit_edge ]
  %retval.0.ph = phi i32 [ 134, %if.then1.cleanup.sink.split_crit_edge ], [ %call1.i, %pci_read_config_dword.exit.cleanup.sink.split_crit_edge ], [ 0, %pcie_downstream_port.exit.cleanup.sink.split_crit_edge ]
  %17 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %.sink, ptr %val, align 4
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %pcie_downstream_port.exit.cleanup_crit_edge, %land.lhs.true.cleanup_crit_edge, %if.end7.cleanup_crit_edge, %pci_read_config_dword.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 135, %entry.cleanup_crit_edge ], [ 0, %pci_read_config_dword.exit.cleanup_crit_edge ], [ 0, %pcie_downstream_port.exit.cleanup_crit_edge ], [ 0, %if.end7.cleanup_crit_edge ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ %retval.0.ph, %cleanup.sink.split ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_read_config_dword(ptr nocapture noundef readonly %dev, i32 noundef %where, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %val, align 4
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %5 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_read_config_dword(ptr noundef %4, i32 noundef %6, i32 noundef %where, ptr noundef %val)
  br label %return

return:                                           ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ 134, %if.then ], [ %call1, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_write_word(ptr nocapture noundef readonly %dev, i32 noundef %pos, i16 noundef zeroext %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  %call = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos)
  br i1 %call, label %if.end2, label %if.end.return_crit_edge

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end2:                                          ; preds = %if.end
  %error_state.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i.i = icmp eq i32 %1, 3
  br i1 %cmp.i.i, label %if.end2.return_crit_edge, label %if.end.i

if.end2.return_crit_edge:                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end.i:                                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #10
  %pcie_cap.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %2 = ptrtoint ptr %pcie_cap.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %pcie_cap.i, align 8
  %conv.i = zext i8 %3 to i32
  %add = add i32 %conv.i, %pos
  %bus.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %4 = ptrtoint ptr %bus.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %bus.i, align 8
  %devfn.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %6 = ptrtoint ptr %devfn.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %devfn.i, align 4
  %call1.i = tail call i32 @pci_bus_write_config_word(ptr noundef %5, i32 noundef %7, i32 noundef %add, i16 noundef zeroext %val) #8
  br label %return

return:                                           ; preds = %if.end.i, %if.end2.return_crit_edge, %if.end.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ 135, %entry.return_crit_edge ], [ 0, %if.end.return_crit_edge ], [ %call1.i, %if.end.i ], [ 134, %if.end2.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_write_config_word(ptr nocapture noundef readonly %dev, i32 noundef %where, i16 noundef zeroext %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %4 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_write_config_word(ptr noundef %3, i32 noundef %5, i32 noundef %where, i16 noundef zeroext %val)
  br label %return

return:                                           ; preds = %if.end, %entry.return_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ 134, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_write_dword(ptr nocapture noundef readonly %dev, i32 noundef %pos, i32 noundef %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  %call = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos)
  br i1 %call, label %if.end2, label %if.end.return_crit_edge

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end2:                                          ; preds = %if.end
  %error_state.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i.i = icmp eq i32 %1, 3
  br i1 %cmp.i.i, label %if.end2.return_crit_edge, label %if.end.i

if.end2.return_crit_edge:                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end.i:                                         ; preds = %if.end2
  call void @__sanitizer_cov_trace_pc() #10
  %pcie_cap.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %2 = ptrtoint ptr %pcie_cap.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %pcie_cap.i, align 8
  %conv.i = zext i8 %3 to i32
  %add = add i32 %conv.i, %pos
  %bus.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %4 = ptrtoint ptr %bus.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %bus.i, align 8
  %devfn.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %6 = ptrtoint ptr %devfn.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %devfn.i, align 4
  %call1.i = tail call i32 @pci_bus_write_config_dword(ptr noundef %5, i32 noundef %7, i32 noundef %add, i32 noundef %val) #8
  br label %return

return:                                           ; preds = %if.end.i, %if.end2.return_crit_edge, %if.end.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ 135, %entry.return_crit_edge ], [ 0, %if.end.return_crit_edge ], [ %call1.i, %if.end.i ], [ 134, %if.end2.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_write_config_dword(ptr nocapture noundef readonly %dev, i32 noundef %where, i32 noundef %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %4 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_write_config_dword(ptr noundef %3, i32 noundef %5, i32 noundef %where, i32 noundef %val)
  br label %return

return:                                           ; preds = %if.end, %entry.return_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ 134, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_clear_and_set_word(ptr nocapture noundef readonly %dev, i32 noundef %pos, i16 noundef zeroext %clear, i16 noundef zeroext %set) #3 align 64 {
entry:
  %val = alloca i16, align 2
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %val) #8
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %0)
  store i16 0, ptr %val, align 2
  %and.i = and i32 %pos, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end.i:                                         ; preds = %entry
  %call.i = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos) #8
  br i1 %call.i, label %if.then1.i, label %if.end7.i

if.then1.i:                                       ; preds = %if.end.i
  %error_state.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %1 = ptrtoint ptr %error_state.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %error_state.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %2)
  %cmp.i.i.i = icmp eq i32 %2, 3
  br i1 %cmp.i.i.i, label %if.then1.i.if.end_crit_edge, label %pci_read_config_word.exit.i

if.then1.i.if.end_crit_edge:                      ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

pci_read_config_word.exit.i:                      ; preds = %if.then1.i
  %pcie_cap.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %3 = ptrtoint ptr %pcie_cap.i.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %pcie_cap.i.i, align 8
  %conv.i.i = zext i8 %4 to i32
  %add.i = add i32 %conv.i.i, %pos
  %bus.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %5 = ptrtoint ptr %bus.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %bus.i.i, align 8
  %devfn.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %7 = ptrtoint ptr %devfn.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %devfn.i.i, align 4
  %call1.i.i = call i32 @pci_bus_read_config_word(ptr noundef %6, i32 noundef %8, i32 noundef %add.i, ptr noundef nonnull %val) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i)
  %tobool4.not.i = icmp eq i32 %call1.i.i, 0
  br i1 %tobool4.not.i, label %pci_read_config_word.exit.i.if.end.i14_crit_edge, label %pci_read_config_word.exit.i.if.end_crit_edge

pci_read_config_word.exit.i.if.end_crit_edge:     ; preds = %pci_read_config_word.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

pci_read_config_word.exit.i.if.end.i14_crit_edge: ; preds = %pci_read_config_word.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i14

if.end7.i:                                        ; preds = %if.end.i
  %pcie_cap.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %9 = ptrtoint ptr %pcie_cap.i.i.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %pcie_cap.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not.i = icmp eq i8 %10, 0
  br i1 %tobool.i.not.i, label %if.end7.i.if.end.i14_crit_edge, label %land.lhs.true.i

if.end7.i.if.end.i14_crit_edge:                   ; preds = %if.end7.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i14

land.lhs.true.i:                                  ; preds = %if.end7.i
  %pcie_flags_reg.i.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %11 = ptrtoint ptr %pcie_flags_reg.i.i.i.i to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %pcie_flags_reg.i.i.i.i, align 2
  %13 = lshr i16 %12, 4
  %14 = and i16 %13, 15
  %15 = zext i16 %14 to i32
  %16 = zext i32 %15 to i64
  call void @__sanitizer_cov_trace_switch(i64 %16, ptr @__sancov_gen_cov_switch_values.12)
  switch i32 %15, label %land.lhs.true.i.if.end.i14_crit_edge [
    i32 4, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge
    i32 6, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge34
    i32 8, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge35
  ]

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge35: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge34: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.if.end.i14_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i14

pcie_downstream_port.exit.i:                      ; preds = %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge, %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge34, %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge35
  call void @__sanitizer_cov_trace_const_cmp4(i32 26, i32 %pos)
  %cmp.i = icmp eq i32 %pos, 26
  br i1 %cmp.i, label %pcie_capability_read_word.exit, label %pcie_downstream_port.exit.i.if.end.i14_crit_edge

pcie_downstream_port.exit.i.if.end.i14_crit_edge: ; preds = %pcie_downstream_port.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i14

pcie_capability_read_word.exit:                   ; preds = %pcie_downstream_port.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  %17 = ptrtoint ptr %val to i32
  call void @__asan_store2_noabort(i32 %17)
  store i16 64, ptr %val, align 2
  br label %if.end.i14

if.end.i14:                                       ; preds = %pcie_capability_read_word.exit, %pcie_downstream_port.exit.i.if.end.i14_crit_edge, %land.lhs.true.i.if.end.i14_crit_edge, %if.end7.i.if.end.i14_crit_edge, %pci_read_config_word.exit.i.if.end.i14_crit_edge
  %neg = xor i16 %clear, -1
  %18 = ptrtoint ptr %val to i32
  call void @__asan_load2_noabort(i32 %18)
  %19 = load i16, ptr %val, align 2
  %and = and i16 %19, %neg
  %or10 = or i16 %and, %set
  %call.i13 = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos) #8
  br i1 %call.i13, label %if.end2.i, label %if.end.i14.if.end_crit_edge

if.end.i14.if.end_crit_edge:                      ; preds = %if.end.i14
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end2.i:                                        ; preds = %if.end.i14
  %error_state.i.i.i15 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %20 = ptrtoint ptr %error_state.i.i.i15 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %error_state.i.i.i15, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %21)
  %cmp.i.i.i16 = icmp eq i32 %21, 3
  br i1 %cmp.i.i.i16, label %if.end2.i.if.end_crit_edge, label %if.end.i.i

if.end2.i.if.end_crit_edge:                       ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end.i.i:                                       ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #10
  %pcie_cap.i.i17 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %22 = ptrtoint ptr %pcie_cap.i.i17 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %pcie_cap.i.i17, align 8
  %conv.i.i18 = zext i8 %23 to i32
  %add.i19 = add i32 %conv.i.i18, %pos
  %bus.i.i20 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %24 = ptrtoint ptr %bus.i.i20 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %bus.i.i20, align 8
  %devfn.i.i21 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %26 = ptrtoint ptr %devfn.i.i21 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %devfn.i.i21, align 4
  %call1.i.i22 = tail call i32 @pci_bus_write_config_word(ptr noundef %25, i32 noundef %27, i32 noundef %add.i19, i16 noundef zeroext %or10) #8
  br label %if.end

if.end:                                           ; preds = %if.end.i.i, %if.end2.i.if.end_crit_edge, %if.end.i14.if.end_crit_edge, %pci_read_config_word.exit.i.if.end_crit_edge, %if.then1.i.if.end_crit_edge, %entry.if.end_crit_edge
  %ret.0 = phi i32 [ 0, %if.end.i14.if.end_crit_edge ], [ %call1.i.i22, %if.end.i.i ], [ 134, %if.end2.i.if.end_crit_edge ], [ 135, %entry.if.end_crit_edge ], [ %call1.i.i, %pci_read_config_word.exit.i.if.end_crit_edge ], [ 134, %if.then1.i.if.end_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %val) #8
  ret i32 %ret.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pcie_capability_clear_and_set_dword(ptr nocapture noundef readonly %dev, i32 noundef %pos, i32 noundef %clear, i32 noundef %set) #3 align 64 {
entry:
  %val = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %val) #8
  %0 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %val, align 4
  %and.i = and i32 %pos, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end.i:                                         ; preds = %entry
  %call.i = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos) #8
  br i1 %call.i, label %if.then1.i, label %if.end7.i

if.then1.i:                                       ; preds = %if.end.i
  %error_state.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %1 = ptrtoint ptr %error_state.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %error_state.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %2)
  %cmp.i.i.i = icmp eq i32 %2, 3
  br i1 %cmp.i.i.i, label %if.then1.i.if.end_crit_edge, label %pci_read_config_dword.exit.i

if.then1.i.if.end_crit_edge:                      ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

pci_read_config_dword.exit.i:                     ; preds = %if.then1.i
  %pcie_cap.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %3 = ptrtoint ptr %pcie_cap.i.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %pcie_cap.i.i, align 8
  %conv.i.i = zext i8 %4 to i32
  %add.i = add i32 %conv.i.i, %pos
  %bus.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %5 = ptrtoint ptr %bus.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %bus.i.i, align 8
  %devfn.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %7 = ptrtoint ptr %devfn.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %devfn.i.i, align 4
  %call1.i.i = call i32 @pci_bus_read_config_dword(ptr noundef %6, i32 noundef %8, i32 noundef %add.i, ptr noundef nonnull %val) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i)
  %tobool4.not.i = icmp eq i32 %call1.i.i, 0
  br i1 %tobool4.not.i, label %pci_read_config_dword.exit.i.if.end.i8_crit_edge, label %pci_read_config_dword.exit.i.if.end_crit_edge

pci_read_config_dword.exit.i.if.end_crit_edge:    ; preds = %pci_read_config_dword.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

pci_read_config_dword.exit.i.if.end.i8_crit_edge: ; preds = %pci_read_config_dword.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i8

if.end7.i:                                        ; preds = %if.end.i
  %pcie_cap.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %9 = ptrtoint ptr %pcie_cap.i.i.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %pcie_cap.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not.i = icmp eq i8 %10, 0
  br i1 %tobool.i.not.i, label %if.end7.i.if.end.i8_crit_edge, label %land.lhs.true.i

if.end7.i.if.end.i8_crit_edge:                    ; preds = %if.end7.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i8

land.lhs.true.i:                                  ; preds = %if.end7.i
  %pcie_flags_reg.i.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 25
  %11 = ptrtoint ptr %pcie_flags_reg.i.i.i.i to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %pcie_flags_reg.i.i.i.i, align 2
  %13 = lshr i16 %12, 4
  %14 = and i16 %13, 15
  %15 = zext i16 %14 to i32
  %16 = zext i32 %15 to i64
  call void @__sanitizer_cov_trace_switch(i64 %16, ptr @__sancov_gen_cov_switch_values.13)
  switch i32 %15, label %land.lhs.true.i.if.end.i8_crit_edge [
    i32 4, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge
    i32 6, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge28
    i32 8, label %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge29
  ]

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge29: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge28: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %pcie_downstream_port.exit.i

land.lhs.true.i.if.end.i8_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i8

pcie_downstream_port.exit.i:                      ; preds = %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge, %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge28, %land.lhs.true.i.pcie_downstream_port.exit.i_crit_edge29
  call void @__sanitizer_cov_trace_const_cmp4(i32 26, i32 %pos)
  %cmp.i = icmp eq i32 %pos, 26
  br i1 %cmp.i, label %pcie_capability_read_dword.exit, label %pcie_downstream_port.exit.i.if.end.i8_crit_edge

pcie_downstream_port.exit.i.if.end.i8_crit_edge:  ; preds = %pcie_downstream_port.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end.i8

pcie_capability_read_dword.exit:                  ; preds = %pcie_downstream_port.exit.i
  call void @__sanitizer_cov_trace_pc() #10
  %17 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 64, ptr %val, align 4
  br label %if.end.i8

if.end.i8:                                        ; preds = %pcie_capability_read_dword.exit, %pcie_downstream_port.exit.i.if.end.i8_crit_edge, %land.lhs.true.i.if.end.i8_crit_edge, %if.end7.i.if.end.i8_crit_edge, %pci_read_config_dword.exit.i.if.end.i8_crit_edge
  %neg = xor i32 %clear, -1
  %18 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %val, align 4
  %and = and i32 %19, %neg
  %or = or i32 %and, %set
  %call.i7 = tail call fastcc zeroext i1 @pcie_capability_reg_implemented(ptr noundef %dev, i32 noundef %pos) #8
  br i1 %call.i7, label %if.end2.i, label %if.end.i8.if.end_crit_edge

if.end.i8.if.end_crit_edge:                       ; preds = %if.end.i8
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end2.i:                                        ; preds = %if.end.i8
  %error_state.i.i.i9 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %20 = ptrtoint ptr %error_state.i.i.i9 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %error_state.i.i.i9, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %21)
  %cmp.i.i.i10 = icmp eq i32 %21, 3
  br i1 %cmp.i.i.i10, label %if.end2.i.if.end_crit_edge, label %if.end.i.i

if.end2.i.if.end_crit_edge:                       ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.end.i.i:                                       ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #10
  %pcie_cap.i.i11 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 19
  %22 = ptrtoint ptr %pcie_cap.i.i11 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %pcie_cap.i.i11, align 8
  %conv.i.i12 = zext i8 %23 to i32
  %add.i13 = add i32 %conv.i.i12, %pos
  %bus.i.i14 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %24 = ptrtoint ptr %bus.i.i14 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %bus.i.i14, align 8
  %devfn.i.i15 = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %26 = ptrtoint ptr %devfn.i.i15 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %devfn.i.i15, align 4
  %call1.i.i16 = tail call i32 @pci_bus_write_config_dword(ptr noundef %25, i32 noundef %27, i32 noundef %add.i13, i32 noundef %or) #8
  br label %if.end

if.end:                                           ; preds = %if.end.i.i, %if.end2.i.if.end_crit_edge, %if.end.i8.if.end_crit_edge, %pci_read_config_dword.exit.i.if.end_crit_edge, %if.then1.i.if.end_crit_edge, %entry.if.end_crit_edge
  %ret.0 = phi i32 [ 0, %if.end.i8.if.end_crit_edge ], [ %call1.i.i16, %if.end.i.i ], [ 134, %if.end2.i.if.end_crit_edge ], [ 135, %entry.if.end_crit_edge ], [ %call1.i.i, %pci_read_config_dword.exit.i.if.end_crit_edge ], [ 134, %if.then1.i.if.end_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %val) #8
  ret i32 %ret.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_read_config_byte(ptr nocapture noundef readonly %dev, i32 noundef %where, ptr nocapture noundef writeonly %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %2 = ptrtoint ptr %val to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 -1, ptr %val, align 1
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %3 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %5 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_read_config_byte(ptr noundef %4, i32 noundef %6, i32 noundef %where, ptr noundef %val)
  br label %return

return:                                           ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ 134, %if.then ], [ %call1, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @pci_write_config_byte(ptr nocapture noundef readonly %dev, i32 noundef %where, i8 noundef zeroext %val) #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %error_state.i = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 43
  %0 = ptrtoint ptr %error_state.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %error_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %1)
  %cmp.i = icmp eq i32 %1, 3
  br i1 %cmp.i, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %bus = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 1
  %2 = ptrtoint ptr %bus to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus, align 8
  %devfn = getelementptr inbounds %struct.pci_dev, ptr %dev, i32 0, i32 6
  %4 = ptrtoint ptr %devfn to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %devfn, align 4
  %call1 = tail call i32 @pci_bus_write_config_byte(ptr noundef %3, i32 noundef %5, i32 noundef %where, i8 noundef zeroext %val)
  br label %return

return:                                           ; preds = %if.end, %entry.return_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ 134, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @init_wait_entry(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @prepare_to_wait_event(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @schedule() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @finish_wait(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.fshl.i32(i32, i32, i32) #4

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #8

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_loadN_noabort(i32, i32)

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #9 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 17)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #9 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 17)
  ret void
}

attributes #0 = { noinline nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { nounwind }
attributes #9 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #10 = { nomerge }
attributes #11 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !3, !5, !7, !9, !11, !13, !15, !17, !19, !21, !23, !24, !25, !26, !27, !28, !29, !30, !31, !33, !35, !37, !39, !41, !43, !45, !47, !49, !51, !53, !55, !57, !59, !61, !63, !65, !67, !69, !71, !73, !75, !77, !79}
!llvm.module.flags = !{!80, !81, !82, !83, !84, !85, !86, !87}
!llvm.ident = !{!88}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/pci/access.c", i32 15, i32 1}
!2 = !{ptr @pci_lock, !1, !"pci_lock", i1 false, i1 false}
!3 = !{ptr @__ksymtab_pci_bus_read_config_byte, !4, !"__ksymtab_pci_bus_read_config_byte", i1 false, i1 false}
!4 = !{!"../drivers/pci/access.c", i32 73, i32 1}
!5 = !{ptr @__ksymtab_pci_bus_read_config_word, !6, !"__ksymtab_pci_bus_read_config_word", i1 false, i1 false}
!6 = !{!"../drivers/pci/access.c", i32 74, i32 1}
!7 = !{ptr @__ksymtab_pci_bus_read_config_dword, !8, !"__ksymtab_pci_bus_read_config_dword", i1 false, i1 false}
!8 = !{!"../drivers/pci/access.c", i32 75, i32 1}
!9 = !{ptr @__ksymtab_pci_bus_write_config_byte, !10, !"__ksymtab_pci_bus_write_config_byte", i1 false, i1 false}
!10 = !{!"../drivers/pci/access.c", i32 76, i32 1}
!11 = !{ptr @__ksymtab_pci_bus_write_config_word, !12, !"__ksymtab_pci_bus_write_config_word", i1 false, i1 false}
!12 = !{!"../drivers/pci/access.c", i32 77, i32 1}
!13 = !{ptr @__ksymtab_pci_bus_write_config_dword, !14, !"__ksymtab_pci_bus_write_config_dword", i1 false, i1 false}
!14 = !{!"../drivers/pci/access.c", i32 78, i32 1}
!15 = !{ptr @__ksymtab_pci_generic_config_read, !16, !"__ksymtab_pci_generic_config_read", i1 false, i1 false}
!16 = !{!"../drivers/pci/access.c", i32 98, i32 1}
!17 = !{ptr @__ksymtab_pci_generic_config_write, !18, !"__ksymtab_pci_generic_config_write", i1 false, i1 false}
!18 = !{!"../drivers/pci/access.c", i32 118, i32 1}
!19 = !{ptr @__ksymtab_pci_generic_config_read32, !20, !"__ksymtab_pci_generic_config_read32", i1 false, i1 false}
!20 = !{!"../drivers/pci/access.c", i32 136, i32 1}
!21 = !{ptr @.str.1, !22, !"<string literal>", i1 false, i1 false}
!22 = !{!"../drivers/pci/access.c", i32 162, i32 2}
!23 = !{ptr @pci_generic_config_write32._rs, !22, !"_rs", i1 false, i1 false}
!24 = !{ptr @__func__.pci_generic_config_write32, !22, !"<string literal>", i1 false, i1 false}
!25 = !{ptr @.str.2, !22, !"<string literal>", i1 false, i1 false}
!26 = !{ptr @.str.3, !22, !"<string literal>", i1 false, i1 false}
!27 = !{ptr @.str.4, !22, !"<string literal>", i1 false, i1 false}
!28 = !{ptr @.str.5, !22, !"<string literal>", i1 false, i1 false}
!29 = !{ptr @pci_generic_config_write32._entry, !22, !"_entry", i1 false, i1 false}
!30 = !{ptr @pci_generic_config_write32._entry_ptr, !22, !"_entry_ptr", i1 false, i1 false}
!31 = !{ptr @__ksymtab_pci_generic_config_write32, !32, !"__ksymtab_pci_generic_config_write32", i1 false, i1 false}
!32 = !{!"../drivers/pci/access.c", i32 173, i32 1}
!33 = !{ptr @__ksymtab_pci_bus_set_ops, !34, !"__ksymtab_pci_bus_set_ops", i1 false, i1 false}
!34 = !{!"../drivers/pci/access.c", i32 193, i32 1}
!35 = !{ptr @__ksymtab_pci_user_read_config_byte, !36, !"__ksymtab_pci_user_read_config_byte", i1 false, i1 false}
!36 = !{!"../drivers/pci/access.c", i32 256, i32 1}
!37 = !{ptr @__ksymtab_pci_user_read_config_word, !38, !"__ksymtab_pci_user_read_config_word", i1 false, i1 false}
!38 = !{!"../drivers/pci/access.c", i32 257, i32 1}
!39 = !{ptr @__ksymtab_pci_user_read_config_dword, !40, !"__ksymtab_pci_user_read_config_dword", i1 false, i1 false}
!40 = !{!"../drivers/pci/access.c", i32 258, i32 1}
!41 = !{ptr @__ksymtab_pci_user_write_config_byte, !42, !"__ksymtab_pci_user_write_config_byte", i1 false, i1 false}
!42 = !{!"../drivers/pci/access.c", i32 259, i32 1}
!43 = !{ptr @__ksymtab_pci_user_write_config_word, !44, !"__ksymtab_pci_user_write_config_word", i1 false, i1 false}
!44 = !{!"../drivers/pci/access.c", i32 260, i32 1}
!45 = !{ptr @__ksymtab_pci_user_write_config_dword, !46, !"__ksymtab_pci_user_write_config_dword", i1 false, i1 false}
!46 = !{!"../drivers/pci/access.c", i32 261, i32 1}
!47 = !{ptr @__ksymtab_pci_cfg_access_lock, !48, !"__ksymtab_pci_cfg_access_lock", i1 false, i1 false}
!48 = !{!"../drivers/pci/access.c", i32 281, i32 1}
!49 = !{ptr @__ksymtab_pci_cfg_access_trylock, !50, !"__ksymtab_pci_cfg_access_trylock", i1 false, i1 false}
!50 = !{!"../drivers/pci/access.c", i32 305, i32 1}
!51 = !{ptr @__ksymtab_pci_cfg_access_unlock, !52, !"__ksymtab_pci_cfg_access_unlock", i1 false, i1 false}
!52 = !{!"../drivers/pci/access.c", i32 330, i32 1}
!53 = !{ptr @__ksymtab_pcie_capability_read_word, !54, !"__ksymtab_pcie_capability_read_word", i1 false, i1 false}
!54 = !{!"../drivers/pci/access.c", i32 437, i32 1}
!55 = !{ptr @__ksymtab_pcie_capability_read_dword, !56, !"__ksymtab_pcie_capability_read_dword", i1 false, i1 false}
!56 = !{!"../drivers/pci/access.c", i32 465, i32 1}
!57 = !{ptr @__ksymtab_pcie_capability_write_word, !58, !"__ksymtab_pcie_capability_write_word", i1 false, i1 false}
!58 = !{!"../drivers/pci/access.c", i32 477, i32 1}
!59 = !{ptr @__ksymtab_pcie_capability_write_dword, !60, !"__ksymtab_pcie_capability_write_dword", i1 false, i1 false}
!60 = !{!"../drivers/pci/access.c", i32 489, i32 1}
!61 = !{ptr @__ksymtab_pcie_capability_clear_and_set_word, !62, !"__ksymtab_pcie_capability_clear_and_set_word", i1 false, i1 false}
!62 = !{!"../drivers/pci/access.c", i32 506, i32 1}
!63 = !{ptr @__ksymtab_pcie_capability_clear_and_set_dword, !64, !"__ksymtab_pcie_capability_clear_and_set_dword", i1 false, i1 false}
!64 = !{!"../drivers/pci/access.c", i32 523, i32 1}
!65 = !{ptr @__ksymtab_pci_read_config_byte, !66, !"__ksymtab_pci_read_config_byte", i1 false, i1 false}
!66 = !{!"../drivers/pci/access.c", i32 533, i32 1}
!67 = !{ptr @__ksymtab_pci_read_config_word, !68, !"__ksymtab_pci_read_config_word", i1 false, i1 false}
!68 = !{!"../drivers/pci/access.c", i32 543, i32 1}
!69 = !{ptr @__ksymtab_pci_read_config_dword, !70, !"__ksymtab_pci_read_config_dword", i1 false, i1 false}
!70 = !{!"../drivers/pci/access.c", i32 554, i32 1}
!71 = !{ptr @__ksymtab_pci_write_config_byte, !72, !"__ksymtab_pci_write_config_byte", i1 false, i1 false}
!72 = !{!"../drivers/pci/access.c", i32 562, i32 1}
!73 = !{ptr @__ksymtab_pci_write_config_word, !74, !"__ksymtab_pci_write_config_word", i1 false, i1 false}
!74 = !{!"../drivers/pci/access.c", i32 570, i32 1}
!75 = !{ptr @__ksymtab_pci_write_config_dword, !76, !"__ksymtab_pci_write_config_dword", i1 false, i1 false}
!76 = !{!"../drivers/pci/access.c", i32 579, i32 1}
!77 = !{ptr @.str.6, !78, !"<string literal>", i1 false, i1 false}
!78 = !{!"../drivers/pci/access.c", i32 203, i32 8}
!79 = !{ptr @pci_cfg_wait, !78, !"pci_cfg_wait", i1 false, i1 false}
!80 = !{i32 1, !"wchar_size", i32 2}
!81 = !{i32 1, !"min_enum_size", i32 4}
!82 = !{i32 8, !"branch-target-enforcement", i32 0}
!83 = !{i32 8, !"sign-return-address", i32 0}
!84 = !{i32 8, !"sign-return-address-all", i32 0}
!85 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!86 = !{i32 7, !"uwtable", i32 1}
!87 = !{i32 7, !"frame-pointer", i32 2}
!88 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!89 = !{i64 4993402}
!90 = !{i64 2154480836}
!91 = !{i64 4992784}
!92 = !{i64 2154481270}
!93 = !{i64 4993622}
!94 = !{i64 2154481704}
!95 = !{i64 2154483560}
!96 = !{i64 4993007}
!97 = !{i64 2154483801}
!98 = !{i64 4992584}
!99 = !{i64 2154484164}
!100 = !{i64 4993204}
!101 = !{i64 2154486440}
!102 = !{i64 2154488346}
!103 = !{i64 2154492700}
!104 = !{i64 2154492901}
!105 = !{!"branch_weights", i32 2000, i32 1}
!106 = !{!"branch_weights", i32 1, i32 2000}
