library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DFlipFlop is
    Port ( D, clk : in  STD_LOGIC;
           Q : out  STD_LOGIC);
end DFlipFlop;

architecture Behavioral of DFlipFlop is

begin
process (D, clk)
begin
if (clk'event and clk = '1') then
Q <= D;
end if;
end process;

end Behavioral;
