{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762862207036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762862207045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 14:56:46 2025 " "Processing started: Tue Nov 11 14:56:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762862207045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862207045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862207046 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1762862207350 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862207935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208023 ""}
{ "Info" "ISTA_SDC_FOUND" "signal_adc_fsmc.sdc " "Reading SDC File: 'signal_adc_fsmc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208280 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762862208283 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 50 *\|pll_20_to_80\|*clk\[0\] clock " "Ignored filter at signal_adc_fsmc.sdc(50): *\|pll_20_to_80\|*clk\[0\] could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups signal_adc_fsmc.sdc 50 Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements " "Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762862208287 ""}  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 53 clk_80mhz clock " "Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay signal_adc_fsmc.sdc 53 Argument -clock is an empty collection " "Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\] " "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\]" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762862208289 ""}  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 54 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762862208291 ""}  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 60 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\]" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762862208292 ""}  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 61 pulse_active register " "Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay signal_adc_fsmc.sdc 61 Argument <from> is an empty collection " "Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000 " "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000" {  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762862208295 ""}  } { { "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208315 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1762862208320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762862208333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.132 " "Worst-case setup slack is 4.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.132               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.132               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.378               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.913 " "Worst-case minimum pulse width slack is 5.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.913               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.913               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.865               0.000 clk_20mhz  " "   24.865               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862208384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208384 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762862208444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862208934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.171 " "Worst-case setup slack is 5.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.923 " "Worst-case minimum pulse width slack is 5.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.923               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.923               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.889               0.000 clk_20mhz  " "   24.889               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209216 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1762862209268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.592 " "Worst-case setup slack is 8.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.592               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.592               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.153               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.950 " "Worst-case minimum pulse width slack is 5.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.629               0.000 clk_20mhz  " "   24.629               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762862209570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862209570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862210159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862210160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762862210260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 14:56:50 2025 " "Processing ended: Tue Nov 11 14:56:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762862210260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762862210260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762862210260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1762862210260 ""}
