AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-12-03T22:01:17.9830000+00:00","it should snap and the redundant vertices should disappear","",""
"384390069412429834","polyfractal","2025-12-03T22:03:19.4950000+00:00","rad, thanks!","",""
"384390069412429834","polyfractal","2025-12-03T22:13:25.8930000+00:00","aaand fixed, re-drc time","","üëç (1)"
"169786952432746498","mithro_","2025-12-03T22:20:32.8280000+00:00","@ReJ aka Renaldas Zioma - I would suggest making sure ***all*** are on https://platform.wafer.space - that way we have choice. I think we'll find a way to have both.","","üëç (1)"
"169786952432746498","mithro_","2025-12-03T22:21:39.0610000+00:00","I ***think*** I have two 1x1 slots allocated for @ReJ aka Renaldas Zioma","",""
"169786952432746498","mithro_","2025-12-03T22:22:44.9940000+00:00","Think you could do a version of that half-width slot with *just* the SRAM connected to the I/O pins?","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:26:11.0130000+00:00","Yeah. Easy could do that. So target the 0.5x1 slot? Just a 512x8 instance?","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:27:26.9460000+00:00","We can add the other sizes too, but would require sharing the A/D bus? Along with muxing on the Q","",""
"169786952432746498","mithro_","2025-12-03T22:32:11.6820000+00:00","All the sizes! üòõ","",""
"169786952432746498","mithro_","2025-12-03T22:32:25.6600000+00:00","According to @LukeW, something like https://www.renesas.com/en/document/dst/r1rp0416di-series-datasheet?srsltid=AfmBOor09cVZb0I6oElST_hOGtjGlgGKCuuOzj2dmwoCr6L8-vb7cOhK would be the competition üôÇ","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:34:20.9940000+00:00","Right I misunderstood. So not a test structure for just a single instance. But fill the area with the 512x8 instances and add address decoding. üëç","",""
"803213471402688522","_luke_w_","2025-12-03T22:37:01.9230000+00:00","so we can finally get to the bottom of the CEN controversy","",""
"805909190333038612","trev5514","2025-12-03T22:38:33.0500000+00:00","I tried doing `STD_CELL_LIBRARY: gf180mcu_fd_sc_mcu9t5v0` in the project template and it's not applied (still the 7 track cell). Is this overriden somewhere I'm missing?","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:39:22.2250000+00:00","Quick test: try doing an `export STD_CELL_LIBRARY=gf180mcu_fd_sc_mcu9t5v0` in your shell","",""
"803213471402688522","_luke_w_","2025-12-03T22:39:22.4330000+00:00","That was the only flag I had to pass, and I am definitely getting 9-track cells in my layout","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:40:10.5800000+00:00","I think this was raised before, in the latest template, the extra yaml for the slot sizes may be applying some defaults","",""
"274535015969456128","greg.hashtag.9468","2025-12-03T22:41:04.1310000+00:00","Your project @LukeW has everything in the one config.yaml","",""
"803213471402688522","_luke_w_","2025-12-03T22:41:07.0900000+00:00","ahh ok, that would make sense. I squashed those commits out when I merged because I didn't want to deal with the huge merge conflict with my padring changes and my other changes in that file üòÖ","",""
"169786952432746498","mithro_","2025-12-03T22:48:17.0040000+00:00","https://docs.google.com/document/d/1hk0WXCmQ8LYNhn8gIVs8vHymR2MleQx2ro_hQlyOYKU/edit?tab=t.0","",""
"169786952432746498","mithro_","2025-12-03T22:50:05.2200000+00:00","If someone wants to do something else random, you could also try filling the die just with capacitors - https://docs.google.com/document/d/1ahoCTmPvKExYtk3qqxvjMpnq5XOcIQvVWMF84zgi82k/edit?tab=t.0#heading=h.psr38aq67ats - I was sure I had more info in that doc but it appears I miss remembered.","",""
"384390069412429834","polyfractal","2025-12-03T23:02:16.8930000+00:00","7T vs 9T: is it just that 9T are bigger so they can drive harder and suffer from timing issues less?","",""
