\doxysubsubsubsection{SYSCFG Exported Macros}
\hypertarget{group__SYSCFG__Exported__Macros}{}\label{group__SYSCFG__Exported__Macros}\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga9500619e1ec21659bd32b1dfecd5afc1}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+FLASH)
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga59782d94690fd538b25def536c81c3ed}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+SYSTEMFLASH)
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga86d36fdb1571fd56ffeecfaed80c6805}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+SRAM)
\begin{DoxyCompactList}\small\item\em Embedded SRAM mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga0e71eb2b553f1a7b8172710184a89caa}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}}()~LL\+\_\+\+SYSCFG\+\_\+\+Get\+Remap\+Memory()
\begin{DoxyCompactList}\small\item\em Return the boot mode as configured by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_gaa620ec224bc8c0a2525cfaac060f3e61}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+1\+\_\+31\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga18c008f54c05e9fcf185104eae03115b}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+0\+\_\+31\+\_\+\+ENABLE}}
\begin{DoxyCompactList}\small\item\em SRAM2 page 0 to 31 write protection enable macro. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga18c008f54c05e9fcf185104eae03115b}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+0\+\_\+31\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+SRAM2\+WRP\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_gab381eee41325e7d983bd18101d06b443}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+\+UNLOCK}}()~LL\+\_\+\+SYSCFG\+\_\+\+Unlock\+SRAM2\+WRP()
\begin{DoxyCompactList}\small\item\em SRAM2 page write protection unlock prior to erase. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga11762a9476301c5e2623053aba3acbb8}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+ERASE}}()~LL\+\_\+\+SYSCFG\+\_\+\+Enable\+SRAM2\+Erase()
\begin{DoxyCompactList}\small\item\em SRAM2 erase. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_gab24317e13f473c7c93771ac11ad893c3}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+ECC)
\begin{DoxyCompactList}\small\item\em SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_gaf8339b79c4009bcc95d2582b990d56ec}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+LOCKUP)
\begin{DoxyCompactList}\small\item\em SYSCFG Break Cortex-\/\+M4 Lockup lock. Enable and lock the connection of Cortex-\/\+M4 LOCKUP (Hardfault) output to TIM1/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_gadfaca1cb2ee6df46e27aead12fe01e0c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+PVD\+\_\+\+LOCK}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+PVD)
\begin{DoxyCompactList}\small\item\em SYSCFG Break PVD lock. Enable and lock the PVD connection to Timer1/16/17 Break input, as well as the PVDE and PLS\mbox{[}2\+:0\mbox{]} in the PWR\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga39c538c18927e8123f43301cae843f3a}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAM2\+PARITY\+\_\+\+LOCK}}()~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+SRAM2\+\_\+\+PARITY)
\begin{DoxyCompactList}\small\item\em SYSCFG Break SRAM2 parity lock. Enable and lock the SRAM2 parity error signal connection to TIM1/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga558077cbd3fbb7ed10ff16f58eaebf77}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) == \mbox{\hyperlink{group__SYSCFG__SRAM__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}})? \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2 \+: \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$SCSR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))!= 0) ? 1 \+: 0)
\begin{DoxyCompactList}\small\item\em Check SYSCFG flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga78c5423e17aa4c8cda0872ca3003e71c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG}}()~LL\+\_\+\+SYSCFG\+\_\+\+Clear\+Flag\+\_\+\+SP()
\begin{DoxyCompactList}\small\item\em Set the SPF bit to clear the SRAM Parity Error Flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga61181f4b4955f17858475485f8cd366c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Fast mode Plus driving capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga5f20cbc8ad78101d527209003dc014f2}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__SYSCFG__Exported__Macros_gab24317e13f473c7c93771ac11ad893c3}\label{group__SYSCFG__Exported__Macros_gab24317e13f473c7c93771ac11ad893c3} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+ECC)}



SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1/16/17 Break input. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked only by system reset. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00510}{510}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_gaf8339b79c4009bcc95d2582b990d56ec}\label{group__SYSCFG__Exported__Macros_gaf8339b79c4009bcc95d2582b990d56ec} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+LOCKUP)}



SYSCFG Break Cortex-\/\+M4 Lockup lock. Enable and lock the connection of Cortex-\/\+M4 LOCKUP (Hardfault) output to TIM1/16/17 Break input. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked only by system reset. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00516}{516}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_gadfaca1cb2ee6df46e27aead12fe01e0c}\label{group__SYSCFG__Exported__Macros_gadfaca1cb2ee6df46e27aead12fe01e0c} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_PVD\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+PVD\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+PVD)}



SYSCFG Break PVD lock. Enable and lock the PVD connection to Timer1/16/17 Break input, as well as the PVDE and PLS\mbox{[}2\+:0\mbox{]} in the PWR\+\_\+\+CR2 register. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked only by system reset. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00522}{522}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga39c538c18927e8123f43301cae843f3a}\label{group__SYSCFG__Exported__Macros_ga39c538c18927e8123f43301cae843f3a} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_SRAM2PARITY\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAM2\+PARITY\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+TIMBreak\+Inputs(LL\+\_\+\+SYSCFG\+\_\+\+TIMBREAK\+\_\+\+SRAM2\+\_\+\+PARITY)}



SYSCFG Break SRAM2 parity lock. Enable and lock the SRAM2 parity error signal connection to TIM1/16/17 Break input. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked by system reset. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00528}{528}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga78c5423e17aa4c8cda0872ca3003e71c}\label{group__SYSCFG__Exported__Macros_ga78c5423e17aa4c8cda0872ca3003e71c} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_CLEAR\_FLAG@{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
\index{\_\_HAL\_SYSCFG\_CLEAR\_FLAG@{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Clear\+Flag\+\_\+\+SP()}



Set the SPF bit to clear the SRAM Parity Error Flag. 



Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00542}{542}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga5f20cbc8ad78101d527209003dc014f2}\label{group__SYSCFG__Exported__Macros_ga5f20cbc8ad78101d527209003dc014f2} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}}
\index{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__SYSCFG__Private__Macros_ga2d44c67961ec9f4feecec777364c13a0}{IS\_SYSCFG\_FASTMODEPLUS}}((\_\_FASTMODEPLUS\_\_)));\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SYSCFG\_DisableFastModePlus(\_\_FASTMODEPLUS\_\_);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00551}{551}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga61181f4b4955f17858475485f8cd366c}\label{group__SYSCFG__Exported__Macros_ga61181f4b4955f17858475485f8cd366c} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}}
\index{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__SYSCFG__Private__Macros_ga2d44c67961ec9f4feecec777364c13a0}{IS\_SYSCFG\_FASTMODEPLUS}}((\_\_FASTMODEPLUS\_\_)));\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SYSCFG\_EnableFastModePlus(\_\_FASTMODEPLUS\_\_);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Fast mode Plus driving capability enable/disable macros. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+} & This parameter can be a value of \doxylink{group__SYSCFG__FastModePlus__GPIO}{Fast-\/mode Plus on GPIO} \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00547}{547}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga0e71eb2b553f1a7b8172710184a89caa}\label{group__SYSCFG__Exported__Macros_ga0e71eb2b553f1a7b8172710184a89caa} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
\index{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Get\+Remap\+Memory()}



Return the boot mode as configured by user. 


\begin{DoxyRetVals}{Return values}
{\em The} & boot mode as configured by user. The returned value can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__SYSCFG__BootMode_ga1cfa68f41fcdf064fe4f57424067581c}{SYSCFG\+\_\+\+BOOT\+\_\+\+MAINFLASH} \item \doxylink{group__SYSCFG__BootMode_ga603891dcd1d145e4ffbaa2873181974a}{SYSCFG\+\_\+\+BOOT\+\_\+\+SYSTEMFLASH} \item \doxylink{group__SYSCFG__BootMode_gab5f9d82b9c7af24984cb807d22ea0996}{SYSCFG\+\_\+\+BOOT\+\_\+\+SRAM} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00484}{484}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga558077cbd3fbb7ed10ff16f58eaebf77}\label{group__SYSCFG__Exported__Macros_ga558077cbd3fbb7ed10ff16f58eaebf77} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_FLAG@{\_\_HAL\_SYSCFG\_GET\_FLAG}}
\index{\_\_HAL\_SYSCFG\_GET\_FLAG@{\_\_HAL\_SYSCFG\_GET\_FLAG}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_FLAG}{\_\_HAL\_SYSCFG\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) == \mbox{\hyperlink{group__SYSCFG__SRAM__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE}})? \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2 \+: \mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$SCSR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))!= 0) ? 1 \+: 0)}



Check SYSCFG flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__SYSCFG__SRAM__flags__definition_ga3a2f0d6e19b37bbddaaf9d1ac478f8e2}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM2\+\_\+\+PE} SRAM2 Parity Error Flag \item \doxylink{group__SYSCFG__SRAM__flags__definition_gac7f87f7d55d04e6919aaf9d8f65de684}{SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM\+\_\+\+BUSY} SRAM2 Erase Ongoing \item \doxylink{group__SYSCFG__SRAM__flags__definition_ga12831364f8246b621bf8f3776200abed}{SYSCFG\+\_\+\+FLAG\+\_\+\+PKASRAM\+\_\+\+BUSY} PKA SRAM Erase Ongoing \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00538}{538}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga9500619e1ec21659bd32b1dfecd5afc1}\label{group__SYSCFG__Exported__Macros_ga9500619e1ec21659bd32b1dfecd5afc1} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+FLASH)}



Main Flash memory mapped at 0x00000000. 



Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00466}{466}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga86d36fdb1571fd56ffeecfaed80c6805}\label{group__SYSCFG__Exported__Macros_ga86d36fdb1571fd56ffeecfaed80c6805} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+SRAM)}



Embedded SRAM mapped at 0x00000000. 



Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00474}{474}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga59782d94690fd538b25def536c81c3ed}\label{group__SYSCFG__Exported__Macros_ga59782d94690fd538b25def536c81c3ed} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Set\+Remap\+Memory(LL\+\_\+\+SYSCFG\+\_\+\+REMAP\+\_\+\+SYSTEMFLASH)}



System Flash memory mapped at 0x00000000. 



Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00470}{470}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga11762a9476301c5e2623053aba3acbb8}\label{group__SYSCFG__Exported__Macros_ga11762a9476301c5e2623053aba3acbb8} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_SRAM2\_ERASE@{\_\_HAL\_SYSCFG\_SRAM2\_ERASE}}
\index{\_\_HAL\_SYSCFG\_SRAM2\_ERASE@{\_\_HAL\_SYSCFG\_SRAM2\_ERASE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_SRAM2\_ERASE}{\_\_HAL\_SYSCFG\_SRAM2\_ERASE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+ERASE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Enable\+SRAM2\+Erase()}



SRAM2 erase. 

\begin{DoxyNote}{Note}
\+\_\+\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+FLAG(\+SYSCFG\+\_\+\+FLAG\+\_\+\+SRAM\+\_\+\+BUSY) may be used to check end of erase 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00504}{504}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_ga18c008f54c05e9fcf185104eae03115b}\label{group__SYSCFG__Exported__Macros_ga18c008f54c05e9fcf185104eae03115b} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}}
\index{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+0\+\_\+31\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SRAM2\+WRP\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__SYSCFG__Private__Macros_gace31099042c6246a1f42521a3be73a86}{IS\_SYSCFG\_SRAM2WRP\_PAGE}}((\_\_SRAM2WRP\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SYSCFG\_EnableSRAM2PageWRP\_0\_31(\_\_SRAM2WRP\_\_);\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00492}{492}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_gaa620ec224bc8c0a2525cfaac060f3e61}\label{group__SYSCFG__Exported__Macros_gaa620ec224bc8c0a2525cfaac060f3e61} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE}}
\index{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE}{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_1\_31\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+1\+\_\+31\+\_\+\+ENABLE~\mbox{\hyperlink{group__SYSCFG__Exported__Macros_ga18c008f54c05e9fcf185104eae03115b}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+0\+\_\+31\+\_\+\+ENABLE}}}



SRAM2 page 0 to 31 write protection enable macro. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SRAM2\+WRP\+\_\+\+\_\+} & This parameter can be a combination of values of \doxylink{group__SYSCFG__SRAM2WRP}{SRAM2 Page Write protection (0 to 31)} \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
Write protection can only be disabled by a system reset 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00491}{491}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

\Hypertarget{group__SYSCFG__Exported__Macros_gab381eee41325e7d983bd18101d06b443}\label{group__SYSCFG__Exported__Macros_gab381eee41325e7d983bd18101d06b443} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK}}
\index{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK@{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK}{\_\_HAL\_SYSCFG\_SRAM2\_WRP\_UNLOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+SRAM2\+\_\+\+WRP\+\_\+\+UNLOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+SYSCFG\+\_\+\+Unlock\+SRAM2\+WRP()}



SRAM2 page write protection unlock prior to erase. 

\begin{DoxyNote}{Note}
Writing a wrong key reactivates the write protection 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal_8h_source_l00499}{499}} of file \mbox{\hyperlink{stm32wlxx__hal_8h_source}{stm32wlxx\+\_\+hal.\+h}}.

