

================================================================
== Vivado HLS Report for 'copy_tensor_2'
================================================================
* Date:           Mon Jan  7 16:14:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   12|   12|         6|          -|          -|     2|    no    |
        | + Loop 1.1      |    4|    4|         4|          -|          -|     1|    no    |
        |  ++ Loop 1.1.1  |    1|    1|         1|          -|          -|     1|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    172|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     155|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     155|    223|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_164_p2            |     *    |      3|  0|  20|          32|          32|
    |k_1_fu_138_p2             |     +    |      0|  0|  10|           2|           1|
    |next_mul_fu_127_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_7_fu_172_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_158_p2             |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_132_p2       |   icmp   |      0|  0|   9|           2|           3|
    |in2_V_load_phi_fu_148_p3  |  select  |      0|  0|  16|           1|          16|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      3|  0| 172|         133|         148|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |k_reg_79        |   9|          2|    2|          4|
    |phi_mul_reg_90  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  51|         10|   35|         74|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   5|   0|    5|          0|
    |i_reg_115               |   1|   0|    1|          0|
    |in2_V_load_phi_reg_215  |  16|   0|   16|          0|
    |j_reg_102               |   1|   0|    1|          0|
    |k_1_reg_210             |   2|   0|    2|          0|
    |k_reg_79                |   2|   0|    2|          0|
    |next_mul_reg_202        |  32|   0|   32|          0|
    |phi_mul_reg_90          |  32|   0|   32|          0|
    |tmp3_reg_225            |  32|   0|   32|          0|
    |tmp_reg_220             |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 155|   0|  155|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | copy_tensor.2 | return value |
|in1_V_address0  | out |    5|  ap_memory |     in1_V     |     array    |
|in1_V_ce0       | out |    1|  ap_memory |     in1_V     |     array    |
|in1_V_we0       | out |    1|  ap_memory |     in1_V     |     array    |
|in1_V_d0        | out |   16|  ap_memory |     in1_V     |     array    |
|p_read          |  in |   16|   ap_none  |     p_read    |    scalar    |
|p_read1         |  in |   16|   ap_none  |    p_read1    |    scalar    |
|size1_x         |  in |   32|   ap_none  |    size1_x    |    scalar    |
|size1_y         |  in |   32|   ap_none  |    size1_y    |    scalar    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!j)
	2  / (j)
4 --> 
	5  / true
5 --> 
	5  / (!i)
	3  / (i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([27 x i16]* %in1_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size1_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_y)"   --->   Operation 7 'read' 'size1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size1_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_x)"   --->   Operation 8 'read' 'size1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/Lenet5.cpp:14]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %0 ], [ %k_1, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %size1_y_read"   --->   Operation 14 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 15 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %k, -2" [CNN/Lenet5.cpp:14]   --->   Operation 16 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [CNN/Lenet5.cpp:14]   --->   Operation 17 'add' 'k_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader2.preheader" [CNN/Lenet5.cpp:14]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i2 %k to i1" [CNN/Lenet5.cpp:14]   --->   Operation 19 'trunc' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%in2_V_load_phi = select i1 %tmp_23, i16 %p_read_2, i16 %p_read_3" [CNN/Lenet5.cpp:17]   --->   Operation 20 'select' 'in2_V_load_phi' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader2" [CNN/Lenet5.cpp:15]   --->   Operation 21 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [CNN/Lenet5.cpp:19]   --->   Operation 22 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i1 [ false, %.preheader2.preheader ], [ true, %.preheader2.loopexit ]"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast3 = zext i1 %j to i32"   --->   Operation 24 'zext' 'j_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 25 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %j, label %.loopexit.loopexit, label %.preheader.preheader" [CNN/Lenet5.cpp:15]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%tmp = add i32 %j_cast3, %phi_mul"   --->   Operation 27 'add' 'tmp' <Predicate = (!j)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (j)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 29 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp, %size1_x_read"   --->   Operation 29 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/Lenet5.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.87>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i1 [ true, %1 ], [ false, %.preheader.preheader ]"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast2 = zext i1 %i to i32"   --->   Operation 32 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 33 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %i, label %.preheader2.loopexit, label %1" [CNN/Lenet5.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 %i_cast2, %tmp3" [CNN/Lenet5.cpp:17]   --->   Operation 35 'add' 'tmp_7' <Predicate = (!i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %tmp_7 to i64" [CNN/Lenet5.cpp:17]   --->   Operation 36 'sext' 'tmp_8' <Predicate = (!i)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%in1_V_addr = getelementptr [27 x i16]* %in1_V, i64 0, i64 %tmp_8" [CNN/Lenet5.cpp:17]   --->   Operation 37 'getelementptr' 'in1_V_addr' <Predicate = (!i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.32ns)   --->   "store i16 %in2_V_load_phi, i16* %in1_V_addr, align 2" [CNN/Lenet5.cpp:17]   --->   Operation 38 'store' <Predicate = (!i)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/Lenet5.cpp:16]   --->   Operation 39 'br' <Predicate = (!i)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 40 'br' <Predicate = (i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty          (specmemcore      ) [ 000000]
size1_y_read   (read             ) [ 001111]
size1_x_read   (read             ) [ 001111]
p_read_2       (read             ) [ 001111]
p_read_3       (read             ) [ 001111]
StgValue_11    (br               ) [ 011111]
k              (phi              ) [ 001000]
phi_mul        (phi              ) [ 001111]
next_mul       (add              ) [ 011111]
empty_30       (speclooptripcount) [ 000000]
exitcond2      (icmp             ) [ 001111]
k_1            (add              ) [ 011111]
StgValue_18    (br               ) [ 000000]
tmp_23         (trunc            ) [ 000000]
in2_V_load_phi (select           ) [ 000111]
StgValue_21    (br               ) [ 001111]
StgValue_22    (ret              ) [ 000000]
j              (phi              ) [ 001111]
j_cast3        (zext             ) [ 000000]
empty_31       (speclooptripcount) [ 000000]
StgValue_26    (br               ) [ 000000]
tmp            (add              ) [ 000010]
StgValue_28    (br               ) [ 011111]
tmp3           (mul              ) [ 000001]
StgValue_30    (br               ) [ 001111]
i              (phi              ) [ 001111]
i_cast2        (zext             ) [ 000000]
empty_32       (speclooptripcount) [ 000000]
StgValue_34    (br               ) [ 000000]
tmp_7          (add              ) [ 000000]
tmp_8          (sext             ) [ 000000]
in1_V_addr     (getelementptr    ) [ 000000]
StgValue_38    (store            ) [ 000000]
StgValue_39    (br               ) [ 001111]
StgValue_40    (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size1_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size1_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size1_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size1_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="size1_y_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size1_y_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="size1_x_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size1_x_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_2_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in1_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_V_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_38_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="3"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/5 "/>
</bind>
</comp>

<comp id="79" class="1005" name="k_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="1"/>
<pin id="81" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="k_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="phi_mul_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="j_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="next_mul_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="k_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_23_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in2_V_load_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="1"/>
<pin id="151" dir="0" index="2" bw="16" slack="1"/>
<pin id="152" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in2_V_load_phi/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_cast3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast3/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="3"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_cast2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="size1_y_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size1_y_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="size1_x_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="3"/>
<pin id="189" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size1_x_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_read_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_read_3_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="next_mul_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="210" class="1005" name="k_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="in2_V_load_phi_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="3"/>
<pin id="217" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in2_V_load_phi "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp3_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="102" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="94" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="83" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="83" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="83" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="107" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="90" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="119" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="185"><net_src comp="42" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="190"><net_src comp="48" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="195"><net_src comp="54" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="200"><net_src comp="60" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="205"><net_src comp="127" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="213"><net_src comp="138" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="218"><net_src comp="148" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="223"><net_src comp="158" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="228"><net_src comp="164" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in1_V | {5 }
 - Input state : 
	Port: copy_tensor.2 : in1_V | {}
	Port: copy_tensor.2 : p_read | {1 }
	Port: copy_tensor.2 : p_read1 | {1 }
	Port: copy_tensor.2 : size1_x | {1 }
	Port: copy_tensor.2 : size1_y | {1 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond2 : 1
		k_1 : 1
		StgValue_18 : 2
		tmp_23 : 1
		in2_V_load_phi : 2
	State 3
		j_cast3 : 1
		StgValue_26 : 1
		tmp : 2
	State 4
	State 5
		i_cast2 : 1
		StgValue_34 : 1
		tmp_7 : 2
		tmp_8 : 3
		in1_V_addr : 4
		StgValue_38 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     next_mul_fu_127     |    0    |    0    |    39   |
|    add   |        k_1_fu_138       |    0    |    0    |    10   |
|          |        tmp_fu_158       |    0    |    0    |    39   |
|          |       tmp_7_fu_172      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       tmp3_fu_164       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |  in2_V_load_phi_fu_148  |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     exitcond2_fu_132    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          | size1_y_read_read_fu_42 |    0    |    0    |    0    |
|   read   | size1_x_read_read_fu_48 |    0    |    0    |    0    |
|          |   p_read_2_read_fu_54   |    0    |    0    |    0    |
|          |   p_read_3_read_fu_60   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_23_fu_144      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      j_cast3_fu_154     |    0    |    0    |    0    |
|          |      i_cast2_fu_168     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       tmp_8_fu_177      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   171   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_115      |    1   |
|in2_V_load_phi_reg_215|   16   |
|       j_reg_102      |    1   |
|      k_1_reg_210     |    2   |
|       k_reg_79       |    2   |
|   next_mul_reg_202   |   32   |
|   p_read_2_reg_192   |   16   |
|   p_read_3_reg_197   |   16   |
|    phi_mul_reg_90    |   32   |
| size1_x_read_reg_187 |   32   |
| size1_y_read_reg_182 |   32   |
|     tmp3_reg_225     |   32   |
|      tmp_reg_220     |   32   |
+----------------------+--------+
|         Total        |   246  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| phi_mul_reg_90 |  p0  |   2  |  32  |   64   ||    9    |
|    j_reg_102   |  p0  |   2  |   1  |    2   |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   66   ||  3.538  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   246  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   246  |   180  |
+-----------+--------+--------+--------+--------+
