Total Cycles:                                8175 (0.01635 msec)
Execution Cycles:                            1047 ( 12.81%)
Stall Cycles:                                7128 ( 87.19%)
Nops:                                         216 (  2.64%)
Executed operations:                         1182

Executed branches:                            204 ( 17.26% ops)(19.48% insts)
Not taken branches:                            39 (  3.30% ops)( 3.72% insts)(19.12% br)
Taken branches:                               165 ( 13.96% ops)(15.76% insts)(80.88% br)
  Taken uncond branches:                       99 (  8.38% ops)( 9.46% insts)(48.53% br)
  Taken cond branches:                         66 (  5.58% ops)( 6.30% insts)(32.35% br)
Size of Loaded Code:                        27072 Bytes

Instruction Memory Operations:
  Accesses:                                   869
    Hits (Hit Rate):                          754 ( 86.77%)
    Misses (Miss Rate):                       115 ( 13.23%)
Instruction Memory Stall Cycles
  Total (in cycles):                         5492 (100.00%)
    Due to Misses:                           5175 ( 94.23%)
    Due to Bus Conflicts:                     317 (  5.77%)

Data Memory Operations:                     Cache          
  Accesses:                                   508 (100.00%)
    Hits (Hit Rate):                          468 ( 92.13%)
    Misses (Miss Rate):                        40 (  7.87%)
  Write Backs (% of Misses):                    5 ( 12.50%)
Data Memory Stall Cycles
  Total (in cycles):                         1471 (100.00%)
    Due to Misses:                           1440 ( 97.89%)
    Due to Bus Conflicts:                      31 (  2.11%)

Percentage Bus Bandwidth Consumed:          82.94%


Avg. IPC (no stalls):   1.13
Avg. IPC (with stalls): 0.14

  cycle counter =         1047
  total ops     =         1182
   width[ 0] =           13
   width[ 1] =          553
   width[ 2] =          190
   width[ 3] =           51
   width[ 4] =           24

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
        1769    21.64          196    18.72          396    15.92         1080    17.36 _vfprintf_r
         831    10.17           88     8.40           72     2.90          630    10.13 __sfvwrite
         732     8.95           56     5.35          108     4.34          405     6.51 __smakebuf
         457     5.59           64     6.11           72     2.90          315     5.06 _malloc_r
         407     4.98          121    11.56            0     0.00          270     4.34 fflush
         390     4.77           45     4.30          252    10.13           90     1.45 std
         318     3.89           49     4.68           36     1.45          225     3.62 _morecore_r
         297     3.63           25     2.39          180     7.24           90     1.45 printf
         289     3.54           16     1.53           -0    -0.00          270     4.34 _bcopy
         283     3.46           52     4.97            0     0.00          225     3.62 __swsetup
         265     3.24           18     1.72          108     4.34          135     2.17 _fstat_r
         250     3.06           21     2.01            0     0.00          180     2.89 __sinit
         248     3.03           27     2.58           36     1.45          180     2.89 exit
         214     2.62           68     6.49           36     1.45           90     1.45 mbtowc
         199     2.43           54     5.16           -0    -0.00          135     2.17 _fwalk
         186     2.28           48     4.58           36     1.45           90     1.45 _sbrk_r
         182     2.23            9     0.86           36     1.45           90     1.45 vfprintf
         161     1.97           22     2.10            0     0.00          135     2.17 __swrite
         159     1.94           20     1.91           -0    -0.00          135     2.17 _write_r
         136     1.66            8     0.76           36     1.45           90     1.45 localeconv
         106     1.30           13     1.24           -0    -0.00           90     1.45 __sprint
         104     1.27           11     1.05            0     0.00           90     1.45 __wrap_memmove
          54     0.66            7     0.67            0     0.00           45     0.72 _cleanup_r
          48     0.59            2     0.19           -0    -0.00           45     0.72 _localeconv_r
          90            36            45  (others not profiled)

Simulation time  =     0.0044 s
Simulation speed =     0.2697 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


