Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 09:40:26 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 2.604ns (56.181%)  route 2.031ns (43.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[15]
                         net (fo=4, routed)           1.387     4.814    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[15]
    SLICE_X33Y54         LUT3 (Prop_lut3_I0_O)        0.150     4.964 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_14/O
                         net (fo=1, routed)           0.644     5.608    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[15]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.443    10.446    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.606ns (59.147%)  route 1.800ns (40.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[5]
                         net (fo=2, routed)           1.024     4.451    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[5]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.152     4.603 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_24/O
                         net (fo=1, routed)           0.776     5.379    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[5]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.465    10.424    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.578ns (58.350%)  route 1.840ns (41.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[0]
                         net (fo=2, routed)           1.331     4.758    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[0]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.124     4.882 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_29/O
                         net (fo=1, routed)           0.510     5.391    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[0]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.578ns (60.291%)  route 1.698ns (39.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[12]
                         net (fo=2, routed)           1.111     4.538    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.662 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_17/O
                         net (fo=1, routed)           0.587     5.249    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[12]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 2.607ns (64.312%)  route 1.447ns (35.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.944     4.371    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     4.524 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_28/O
                         net (fo=1, routed)           0.503     5.027    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[1]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.448    10.441    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 2.604ns (66.297%)  route 1.324ns (33.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[7]
                         net (fo=2, routed)           1.024     4.451    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[7]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.150     4.601 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_22/O
                         net (fo=1, routed)           0.299     4.901    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[7]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.472    10.417    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.607ns (66.280%)  route 1.326ns (33.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[14]
                         net (fo=2, routed)           1.026     4.453    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[14]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.153     4.606 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.300     4.906    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[14]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.448    10.441    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.573ns (66.595%)  route 1.291ns (33.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[6]
                         net (fo=2, routed)           0.802     4.229    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[6]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.119     4.348 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.489     4.837    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[6]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.472    10.417    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.002ns (25.569%)  route 2.917ns (74.431%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=55, routed)          0.906     2.397    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.152     2.549 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/zext_ln48_reg_185[2]_i_1/O
                         net (fo=15, routed)          1.379     3.928    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/c_address0[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.332     4.260 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_15/O
                         net (fo=1, routed)           0.632     4.892    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/A[0]
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.578ns (63.835%)  route 1.461ns (36.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.973     0.973    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DOBDO[9]
                         net (fo=2, routed)           1.165     4.592    bd_0_i/hls_inst/inst/shift_reg_U/DOBDO[9]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.716 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_20/O
                         net (fo=1, routed)           0.296     5.012    bd_0_i/hls_inst/inst/shift_reg_U/shift_reg_d0[9]
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=136, unset)          0.924    10.924    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  5.636    




