Quartus Prime Archive log --	/home/robert/projects/XORTally/DE10_Nano_Computer_tmp_archive.qarlog

Archive:	/home/robert/projects/XORTally/DE10_Nano_Computer_tmp_archive.qar
Date:		Sun Feb  9 12:51:36 2020
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
/home/robert/projects/XORTally/Computer_System.qsys
/home/robert/projects/XORTally/Computer_System.sopcinfo
/home/robert/projects/XORTally/Computer_System/Computer_System.cmp
/home/robert/projects/XORTally/Computer_System/synthesis/Computer_System.debuginfo
/home/robert/projects/XORTally/Computer_System/synthesis/Computer_System.qip
/home/robert/projects/XORTally/Computer_System/synthesis/Computer_System.regmap
/home/robert/projects/XORTally/Computer_System/synthesis/Computer_System.v
/home/robert/projects/XORTally/Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/Computer_System_parallel_port_out_axi.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_reset_controller.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_reset_controller.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps.pre.xml
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_AC_ROM.hex
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_inst_ROM.hex
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/hps_sdram_pll.sv
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/alt_types.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/emif.pre.xml
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sdram_io.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer.pre.c
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer_auto.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/sequencer_defines.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/system.pre.h
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c
/home/robert/projects/XORTally/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.h
/home/robert/projects/XORTally/DE10_Nano_Computer.qpf
/home/robert/projects/XORTally/DE10_Nano_Computer.sv
/home/robert/projects/XORTally/DE1_SoC_Computer.out.sdc
/home/robert/projects/XORTally/DE1_SoC_Computer.qsf
/home/robert/projects/XORTally/DE1_SoC_Computer.sdc
/home/robert/projects/XORTally/DE1_SoC_Computer_assignment_defaults.qdf
/home/robert/projects/XORTally/add.v
/home/robert/projects/XORTally/alt_sld_fab_wrapper_hw.tcl
/home/robert/projects/XORTally/array.v
/home/robert/projects/XORTally/matrix.v
/home/robert/projects/XORTally/sigmoid.v
/home/robert/projects/XORTally/squish.v
	======= Total: 115 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Sun Feb  9 12:51:38 2020
Source archive file:	/home/robert/projects/XORTally/DE10_Nano_Computer_tmp_archive.qar
Archive was extracted into	/home/robert/projects/XORTallyInt/
		 - successfully.
