Row.v,verilog,xil_defaultlib,../../project_1.srcs/sources_1/new/Row.v,
seven_segment.v,verilog,xil_defaultlib,../../project_1.srcs/sources_1/new/seven_segment.v,
TB.v,verilog,xil_defaultlib,../../project_1.srcs/sources_1/new/TB.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
