static inline unsigned long\r\nF_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nint V_3 = F_3 () ;\r\nF_4 () ;\r\nF_5 () ;\r\nF_6 ( V_3 ) ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_9 ( V_3 ) ;\r\nF_4 () ;\r\nF_5 () ;\r\nF_1 ( & V_4 [ V_3 ] , 1 ) ;\r\nF_4 () ;\r\nF_5 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nF_10 ( & V_5 . V_6 ) ;\r\nV_7 -> V_8 = & V_5 ;\r\nwhile ( ! F_11 ( V_3 , & V_9 ) )\r\nF_12 () ;\r\nF_13 () ;\r\nF_14 ( V_3 , true ) ;\r\n}\r\nvoid T_2 F_15 ( void )\r\n{\r\nF_16 () ;\r\nF_7 () ;\r\nF_4 () ;\r\n}\r\nint T_1 F_17 ( int V_10 )\r\n{\r\nunsigned long * V_11 = & V_12 ;\r\nstruct V_13 * V_14 ;\r\nint V_15 ;\r\nint V_16 ;\r\nF_18 ( V_10 , & V_16 ) ;\r\nV_14 = F_19 ( V_10 ) ;\r\nV_17 [ V_10 ] = F_20 ( V_14 ) ;\r\nV_11 += ( ( V_10 - 1 ) * 3 ) ;\r\nV_18 . V_19 = 0 ;\r\nV_18 . V_20 = ( unsigned int ) V_21 ;\r\nV_18 . V_22 = 0 ;\r\nF_21 ( V_23 L_1 , V_10 , V_11 ) ;\r\nF_4 () ;\r\nF_22 ( V_16 , & V_18 , 0 , ( char * ) V_11 ) ;\r\nfor ( V_15 = 0 ; V_15 < 10000 ; V_15 ++ ) {\r\nif ( V_4 [ V_10 ] )\r\nbreak;\r\nF_23 ( 200 ) ;\r\n}\r\nif ( ! ( V_4 [ V_10 ] ) ) {\r\nF_21 ( V_24 L_2 , V_10 ) ;\r\nreturn - V_25 ;\r\n}\r\nF_4 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_24 ( void )\r\n{\r\nint V_10 , V_26 ;\r\nint * V_27 ;\r\nV_26 = 0 ;\r\nV_27 = & V_26 ;\r\nF_25 (i) {\r\n* V_27 = V_10 ;\r\nV_27 = & F_26 ( V_10 ) . V_28 ;\r\n}\r\n* V_27 = V_26 ;\r\nF_4 () ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\n}\r\nstatic void F_27 ( int V_29 )\r\n{\r\nF_28 ( V_29 , V_30 ) ;\r\n}\r\nstatic void F_29 ( int V_29 )\r\n{\r\nF_28 ( V_29 , V_31 ) ;\r\n}\r\nstatic void F_30 ( int V_29 )\r\n{\r\nF_28 ( V_29 , V_32 ) ;\r\n}\r\nstatic void F_31 ( T_3 V_33 , T_4 V_34 , unsigned long V_35 ,\r\nunsigned long V_36 , unsigned long V_37 ,\r\nunsigned long V_38 )\r\n{\r\nregister int V_39 = V_40 ;\r\nunsigned long V_41 ;\r\nF_32 ( & V_42 , V_41 ) ;\r\nV_43 . V_33 = V_33 ;\r\nV_43 . V_35 = V_35 ;\r\nV_43 . V_36 = V_36 ;\r\nV_43 . V_37 = V_37 ;\r\nV_43 . V_38 = V_38 ;\r\nV_43 . V_44 = 0 ;\r\n{\r\nregister int V_10 ;\r\nF_33 ( F_34 () , & V_34 ) ;\r\nF_35 ( & V_34 , V_45 , & V_34 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_39 ; V_10 ++ ) {\r\nif ( F_11 ( V_10 , & V_34 ) ) {\r\nV_43 . V_46 [ V_10 ] = 0 ;\r\nV_43 . V_47 [ V_10 ] = 0 ;\r\nF_28 ( V_10 , V_48 ) ;\r\n} else {\r\nV_43 . V_46 [ V_10 ] = 1 ;\r\nV_43 . V_47 [ V_10 ] = 1 ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_10 ;\r\nV_10 = 0 ;\r\ndo {\r\nif ( ! F_11 ( V_10 , & V_34 ) )\r\ncontinue;\r\nwhile ( ! V_43 . V_46 [ V_10 ] )\r\nF_36 () ;\r\n} while ( ++ V_10 < V_39 );\r\nV_10 = 0 ;\r\ndo {\r\nif ( ! F_11 ( V_10 , & V_34 ) )\r\ncontinue;\r\nwhile ( ! V_43 . V_47 [ V_10 ] )\r\nF_36 () ;\r\n} while ( ++ V_10 < V_39 );\r\n}\r\nF_37 ( & V_42 , V_41 ) ;\r\n}\r\nvoid F_38 ( void )\r\n{\r\nint V_10 = F_34 () ;\r\nV_43 . V_46 [ V_10 ] = 1 ;\r\nV_43 . V_33 ( V_43 . V_35 , V_43 . V_36 , V_43 . V_37 ,\r\nV_43 . V_38 , V_43 . V_44 ) ;\r\nV_43 . V_47 [ V_10 ] = 1 ;\r\n}\r\nvoid F_39 ( struct V_49 * V_50 )\r\n{\r\nstruct V_49 * V_51 ;\r\nint V_29 = F_34 () ;\r\nV_51 = F_40 ( V_50 ) ;\r\nF_41 ( V_29 ) ;\r\nF_42 ( V_52 ) ;\r\nif ( ! -- F_43 ( V_29 ) ) {\r\nint V_53 = F_44 ( V_50 ) ;\r\nF_45 () ;\r\nF_46 ( V_53 ) ;\r\nF_47 () ;\r\nF_43 ( V_29 ) = F_48 ( V_29 ) ;\r\n}\r\nF_40 ( V_51 ) ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nint V_29 = F_34 () ;\r\nF_43 ( V_29 ) = F_48 ( V_29 ) = 1 ;\r\nF_49 ( V_29 , V_54 ) ;\r\nif ( V_29 == V_55 )\r\nF_50 () ;\r\n}\r\nstatic void T_2 F_51 ( unsigned * V_56 )\r\n{\r\nint V_57 = * V_56 & 0x3e000000 ;\r\nint V_58 = V_57 >> 11 ;\r\nV_56 [ 0 ] = 0x81580000 | V_57 ;\r\nV_56 [ 1 ] = 0x8130200c | V_57 | V_58 ;\r\nV_56 [ 2 ] = 0x80082003 | V_57 | V_58 ;\r\n}\r\nstatic void T_2 F_52 ( unsigned * V_56 )\r\n{\r\nint V_57 = * V_56 & 0x3e000000 ;\r\nint V_58 = V_57 >> 11 ;\r\nV_56 [ 0 ] = 0x81580000 | V_57 ;\r\nV_56 [ 2 ] = 0x8130200a | V_57 | V_58 ;\r\nV_56 [ 4 ] = 0x8008200c | V_57 | V_58 ;\r\n}\r\nvoid T_2 F_53 ( void )\r\n{\r\nF_54 ( F_3 , F_51 ) ;\r\nF_54 ( V_59 , F_52 ) ;\r\nF_55 ( V_60 , F_31 , V_61 ) ;\r\nF_55 ( V_62 , V_63 , V_61 ) ;\r\nF_55 ( V_64 , F_27 , V_61 ) ;\r\nF_55 ( V_65 , F_29 , V_61 ) ;\r\nF_55 ( V_66 , F_30 , V_61 ) ;\r\n}
