I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/execute.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/execute.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module execute

Top level modules:
	execute

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/forwarding.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/forwarding.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module forwarding

Top level modules:
	forwarding

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/registerfile.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/registerfile.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module registerfile

Top level modules:
	registerfile

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/inst_memory_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/inst_memory_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module inst_memory_wrapper

Top level modules:
	inst_memory_wrapper

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/placeholder_mem.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/placeholder_mem.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module placeholder_mem

Top level modules:
	placeholder_mem

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/imembank.v {1 {vlog -work work -vopt -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/imembank.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module imembank

Top level modules:
	imembank

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/fetch.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/fetch.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/branch_ctrl.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/branch_ctrl.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module branch_ctrl

Top level modules:
	branch_ctrl

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/hazard.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/hazard.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module hazard

Top level modules:
	hazard

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module proc

Top level modules:
	proc

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/decode.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/decode.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module decode

Top level modules:
	decode

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/dmembank.v {1 {vlog -work work -vopt -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/dmembank.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module dmembank

Top level modules:
	dmembank

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/instruction_decoder.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/instruction_decoder.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module instruction_decoder

Top level modules:
	instruction_decoder

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/memory.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/memory.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module memory

Top level modules:
	memory

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/alu.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/alu.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module alu

Top level modules:
	alu

} {} {}} I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/data_memory_wrapper.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ECE554/Capstone/Battleship/Verilog/processor/data_memory_wrapper.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module data_memory_wrapper

Top level modules:
	data_memory_wrapper

} {} {}}
