// Seed: 3264797401
module module_0;
  wire id_1;
  module_5 modCall_1 ();
  assign module_3.id_0 = 0;
  parameter id_2 = -1 | 1;
  wire id_3;
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0
);
  wor id_2;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  always if (1) id_2 = 1;
endmodule
module module_4 ();
  wire id_2, id_5;
  module_0 modCall_1 ();
endmodule
module module_5;
  assign id_1 = id_1[-1];
endmodule
