
Motor_Speed_Controller_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bda4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800bf48  0800bf48  0000cf48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c454  0800c454  0000e1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c454  0800c454  0000d454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c45c  0800c45c  0000e1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c45c  0800c45c  0000d45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c460  0800c460  0000d460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800c464  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000437c  200001e0  0800c644  0000e1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000455c  0800c644  0000e55c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e72  00000000  00000000  0000e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003278  00000000  00000000  00024082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001530  00000000  00000000  00027300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001099  00000000  00000000  00028830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001948f  00000000  00000000  000298c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018314  00000000  00000000  00042d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b1ed  00000000  00000000  0005b06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6259  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f24  00000000  00000000  000f629c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000fd1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bf2c 	.word	0x0800bf2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800bf2c 	.word	0x0800bf2c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <millis>:
// Calculate macro period in *nanoseconds* from VCSEL period in PCLKs
// based on VL53L0X_calc_macro_period_ps()
// PLL_period_ps = 1655; macro_period_vclks = 2304
#define calcMacroPeriod(vcsel_period_pclks) ((((uint32_t)2304 * (vcsel_period_pclks) * 1655) + 500) / 1000)

uint32_t millis(){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	uint32_t st=HAL_GetTick();
 8001036:	f001 fe37 	bl	8002ca8 <HAL_GetTick>
 800103a:	6078      	str	r0, [r7, #4]
	return st;
 800103c:	687b      	ldr	r3, [r7, #4]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <writeReg>:

// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	71bb      	strb	r3, [r7, #6]
	uint8_t array[2];
	array[0]=reg;
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	733b      	strb	r3, [r7, #12]
	array[1]=value;
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,2,HAL_MAX_DELAY);
 8001060:	f107 020c 	add.w	r2, r7, #12
 8001064:	f04f 33ff 	mov.w	r3, #4294967295
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2302      	movs	r3, #2
 800106c:	2152      	movs	r1, #82	@ 0x52
 800106e:	4803      	ldr	r0, [pc, #12]	@ (800107c <writeReg+0x34>)
 8001070:	f002 fa0e 	bl	8003490 <HAL_I2C_Master_Transmit>

}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000528 	.word	0x20000528

08001080 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af02      	add	r7, sp, #8
 8001086:	4603      	mov	r3, r0
 8001088:	460a      	mov	r2, r1
 800108a:	71fb      	strb	r3, [r7, #7]
 800108c:	4613      	mov	r3, r2
 800108e:	80bb      	strh	r3, [r7, #4]
	uint8_t array[3];
	array[0]=reg;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	733b      	strb	r3, [r7, #12]
	array[1]=(value >> 8) & 0xFF;
 8001094:	88bb      	ldrh	r3, [r7, #4]
 8001096:	0a1b      	lsrs	r3, r3, #8
 8001098:	b29b      	uxth	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	737b      	strb	r3, [r7, #13]
	array[2]= value  & 0xFF;
 800109e:	88bb      	ldrh	r3, [r7, #4]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,3,HAL_MAX_DELAY);
 80010a4:	f107 020c 	add.w	r2, r7, #12
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2303      	movs	r3, #3
 80010b0:	2152      	movs	r1, #82	@ 0x52
 80010b2:	4803      	ldr	r0, [pc, #12]	@ (80010c0 <writeReg16Bit+0x40>)
 80010b4:	f002 f9ec 	bl	8003490 <HAL_I2C_Master_Transmit>
}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000528 	.word	0x20000528

080010c4 <readReg>:
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,5,HAL_MAX_DELAY);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af02      	add	r7, sp, #8
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
 	uint8_t array[1];
 	uint8_t data[1];
	array[0]=reg;
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,1,HAL_MAX_DELAY);
 80010d2:	f107 020c 	add.w	r2, r7, #12
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2301      	movs	r3, #1
 80010de:	2152      	movs	r1, #82	@ 0x52
 80010e0:	4809      	ldr	r0, [pc, #36]	@ (8001108 <readReg+0x44>)
 80010e2:	f002 f9d5 	bl	8003490 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,data,1,HAL_MAX_DELAY);
 80010e6:	f107 0208 	add.w	r2, r7, #8
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	2152      	movs	r1, #82	@ 0x52
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <readReg+0x44>)
 80010f6:	f002 fac9 	bl	800368c <HAL_I2C_Master_Receive>
	value=data[0];
 80010fa:	7a3b      	ldrb	r3, [r7, #8]
 80010fc:	73fb      	strb	r3, [r7, #15]
  return value;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000528 	.word	0x20000528

0800110c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af02      	add	r7, sp, #8
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
	uint16_t value;
	uint8_t array[1];
	uint8_t data[2];
	array[0]=reg;
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,1,HAL_MAX_DELAY);
 800111a:	f107 020c 	add.w	r2, r7, #12
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2301      	movs	r3, #1
 8001126:	2152      	movs	r1, #82	@ 0x52
 8001128:	480c      	ldr	r0, [pc, #48]	@ (800115c <readReg16Bit+0x50>)
 800112a:	f002 f9b1 	bl	8003490 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,data,2,HAL_MAX_DELAY);
 800112e:	f107 0208 	add.w	r2, r7, #8
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	2302      	movs	r3, #2
 800113a:	2152      	movs	r1, #82	@ 0x52
 800113c:	4807      	ldr	r0, [pc, #28]	@ (800115c <readReg16Bit+0x50>)
 800113e:	f002 faa5 	bl	800368c <HAL_I2C_Master_Receive>
	//value=array[1];
	value  = (uint16_t)data[0] << 8;
 8001142:	7a3b      	ldrb	r3, [r7, #8]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	81fb      	strh	r3, [r7, #14]
	value |=data[1];
 8001148:	7a7b      	ldrb	r3, [r7, #9]
 800114a:	461a      	mov	r2, r3
 800114c:	89fb      	ldrh	r3, [r7, #14]
 800114e:	4313      	orrs	r3, r2
 8001150:	81fb      	strh	r3, [r7, #14]


  return value;
 8001152:	89fb      	ldrh	r3, [r7, #14]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000528 	.word	0x20000528

08001160 <writeMulti>:
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void writeMulti(uint8_t reg, uint8_t const * src, uint8_t count)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af02      	add	r7, sp, #8
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	4613      	mov	r3, r2
 800116e:	71bb      	strb	r3, [r7, #6]
  ///Wire.beginTransmission(address);
  ///Wire.write(reg);
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,reg,1,HAL_MAX_DELAY);
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	461a      	mov	r2, r3
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2301      	movs	r3, #1
 800117c:	2152      	movs	r1, #82	@ 0x52
 800117e:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <writeMulti+0x54>)
 8001180:	f002 f986 	bl	8003490 <HAL_I2C_Master_Transmit>

  while (count-- > 0)
 8001184:	e00c      	b.n	80011a0 <writeMulti+0x40>
  {
    //Wire.write(*(src++));
	  HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,*(src++),1,HAL_MAX_DELAY);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	1c5a      	adds	r2, r3, #1
 800118a:	603a      	str	r2, [r7, #0]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2301      	movs	r3, #1
 8001198:	2152      	movs	r1, #82	@ 0x52
 800119a:	4806      	ldr	r0, [pc, #24]	@ (80011b4 <writeMulti+0x54>)
 800119c:	f002 f978 	bl	8003490 <HAL_I2C_Master_Transmit>
  while (count-- > 0)
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	1e5a      	subs	r2, r3, #1
 80011a4:	71ba      	strb	r2, [r7, #6]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1ed      	bne.n	8001186 <writeMulti+0x26>
  }

  //last_status = Wire.endTransmission();
}
 80011aa:	bf00      	nop
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000528 	.word	0x20000528

080011b8 <readMulti>:

void readMulti(uint8_t reg, uint8_t * dst, uint8_t count)
{
 80011b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011bc:	b087      	sub	sp, #28
 80011be:	af02      	add	r7, sp, #8
 80011c0:	4603      	mov	r3, r0
 80011c2:	6039      	str	r1, [r7, #0]
 80011c4:	71fb      	strb	r3, [r7, #7]
 80011c6:	4613      	mov	r3, r2
 80011c8:	71bb      	strb	r3, [r7, #6]
 80011ca:	466b      	mov	r3, sp
 80011cc:	461e      	mov	r6, r3
	uint8_t array[count];
 80011ce:	79b9      	ldrb	r1, [r7, #6]
 80011d0:	460b      	mov	r3, r1
 80011d2:	3b01      	subs	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	b2cb      	uxtb	r3, r1
 80011d8:	2200      	movs	r2, #0
 80011da:	4698      	mov	r8, r3
 80011dc:	4691      	mov	r9, r2
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011f2:	b2cb      	uxtb	r3, r1
 80011f4:	2200      	movs	r2, #0
 80011f6:	461c      	mov	r4, r3
 80011f8:	4615      	mov	r5, r2
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	00eb      	lsls	r3, r5, #3
 8001204:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001208:	00e2      	lsls	r2, r4, #3
 800120a:	460b      	mov	r3, r1
 800120c:	3307      	adds	r3, #7
 800120e:	08db      	lsrs	r3, r3, #3
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	ebad 0d03 	sub.w	sp, sp, r3
 8001216:	ab02      	add	r3, sp, #8
 8001218:	3300      	adds	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
	array[0]=reg;
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	79fa      	ldrb	r2, [r7, #7]
 8001220:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array[0],1,HAL_MAX_DELAY);
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	2152      	movs	r1, #82	@ 0x52
 8001232:	4810      	ldr	r0, [pc, #64]	@ (8001274 <readMulti+0xbc>)
 8001234:	f002 f92c 	bl	8003490 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1,I2C_SLAVE_DEVICE_ADDRESS,array,count,HAL_MAX_DELAY);
 8001238:	79bb      	ldrb	r3, [r7, #6]
 800123a:	b29b      	uxth	r3, r3
 800123c:	f04f 32ff 	mov.w	r2, #4294967295
 8001240:	9200      	str	r2, [sp, #0]
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	2152      	movs	r1, #82	@ 0x52
 8001246:	480b      	ldr	r0, [pc, #44]	@ (8001274 <readMulti+0xbc>)
 8001248:	f002 fa20 	bl	800368c <HAL_I2C_Master_Receive>
  while (count-- > 0)
 800124c:	e007      	b.n	800125e <readMulti+0xa6>
  {
    *(dst++) = array[count-1];
 800124e:	79bb      	ldrb	r3, [r7, #6]
 8001250:	1e5a      	subs	r2, r3, #1
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	1c59      	adds	r1, r3, #1
 8001256:	6039      	str	r1, [r7, #0]
 8001258:	68b9      	ldr	r1, [r7, #8]
 800125a:	5c8a      	ldrb	r2, [r1, r2]
 800125c:	701a      	strb	r2, [r3, #0]
  while (count-- > 0)
 800125e:	79bb      	ldrb	r3, [r7, #6]
 8001260:	1e5a      	subs	r2, r3, #1
 8001262:	71ba      	strb	r2, [r7, #6]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1f2      	bne.n	800124e <readMulti+0x96>
 8001268:	46b5      	mov	sp, r6
  }
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001274:	20000528 	.word	0x20000528

08001278 <init>:
  address = new_addr;
}


bool init(bool io_2v8)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00a      	beq.n	800129e <init+0x26>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
    readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8001288:	2089      	movs	r0, #137	@ 0x89
 800128a:	f7ff ff1b 	bl	80010c4 <readReg>
 800128e:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4619      	mov	r1, r3
 8001298:	2089      	movs	r0, #137	@ 0x89
 800129a:	f7ff fed5 	bl	8001048 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 800129e:	2100      	movs	r1, #0
 80012a0:	2088      	movs	r0, #136	@ 0x88
 80012a2:	f7ff fed1 	bl	8001048 <writeReg>

  writeReg(0x80, 0x01);
 80012a6:	2101      	movs	r1, #1
 80012a8:	2080      	movs	r0, #128	@ 0x80
 80012aa:	f7ff fecd 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x01);
 80012ae:	2101      	movs	r1, #1
 80012b0:	20ff      	movs	r0, #255	@ 0xff
 80012b2:	f7ff fec9 	bl	8001048 <writeReg>
  writeReg(0x00, 0x00);
 80012b6:	2100      	movs	r1, #0
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff fec5 	bl	8001048 <writeReg>
  stop_variable = readReg(0x91);
 80012be:	2091      	movs	r0, #145	@ 0x91
 80012c0:	f7ff ff00 	bl	80010c4 <readReg>
 80012c4:	4603      	mov	r3, r0
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <init+0x148>)
 80012ca:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 80012cc:	2101      	movs	r1, #1
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff feba 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x00);
 80012d4:	2100      	movs	r1, #0
 80012d6:	20ff      	movs	r0, #255	@ 0xff
 80012d8:	f7ff feb6 	bl	8001048 <writeReg>
  writeReg(0x80, 0x00);
 80012dc:	2100      	movs	r1, #0
 80012de:	2080      	movs	r0, #128	@ 0x80
 80012e0:	f7ff feb2 	bl	8001048 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80012e4:	2060      	movs	r0, #96	@ 0x60
 80012e6:	f7ff feed 	bl	80010c4 <readReg>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f043 0312 	orr.w	r3, r3, #18
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	4619      	mov	r1, r3
 80012f4:	2060      	movs	r0, #96	@ 0x60
 80012f6:	f7ff fea7 	bl	8001048 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80012fa:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80012fe:	f000 fa0f 	bl	8001720 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8001302:	21ff      	movs	r1, #255	@ 0xff
 8001304:	2001      	movs	r0, #1
 8001306:	f7ff fe9f 	bl	8001048 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 800130a:	f107 0213 	add.w	r2, r7, #19
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	4611      	mov	r1, r2
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fbf9 	bl	8001b0c <getSpadInfo>
 800131a:	4603      	mov	r3, r0
 800131c:	f083 0301 	eor.w	r3, r3, #1
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <init+0xb2>
 8001326:	2300      	movs	r3, #0
 8001328:	e1f1      	b.n	800170e <init+0x496>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	2206      	movs	r2, #6
 8001330:	4619      	mov	r1, r3
 8001332:	20b0      	movs	r0, #176	@ 0xb0
 8001334:	f7ff ff40 	bl	80011b8 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8001338:	2101      	movs	r1, #1
 800133a:	20ff      	movs	r0, #255	@ 0xff
 800133c:	f7ff fe84 	bl	8001048 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8001340:	2100      	movs	r1, #0
 8001342:	204f      	movs	r0, #79	@ 0x4f
 8001344:	f7ff fe80 	bl	8001048 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8001348:	212c      	movs	r1, #44	@ 0x2c
 800134a:	204e      	movs	r0, #78	@ 0x4e
 800134c:	f7ff fe7c 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	20ff      	movs	r0, #255	@ 0xff
 8001354:	f7ff fe78 	bl	8001048 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8001358:	21b4      	movs	r1, #180	@ 0xb4
 800135a:	20b6      	movs	r0, #182	@ 0xb6
 800135c:	f7ff fe74 	bl	8001048 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8001360:	7cfb      	ldrb	r3, [r7, #19]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <init+0xf2>
 8001366:	230c      	movs	r3, #12
 8001368:	e000      	b.n	800136c <init+0xf4>
 800136a:	2300      	movs	r3, #0
 800136c:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8001372:	2300      	movs	r3, #0
 8001374:	75bb      	strb	r3, [r7, #22]
 8001376:	e03c      	b.n	80013f2 <init+0x17a>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8001378:	7dba      	ldrb	r2, [r7, #22]
 800137a:	7d7b      	ldrb	r3, [r7, #21]
 800137c:	429a      	cmp	r2, r3
 800137e:	d303      	bcc.n	8001388 <init+0x110>
 8001380:	7d3b      	ldrb	r3, [r7, #20]
 8001382:	7dfa      	ldrb	r2, [r7, #23]
 8001384:	429a      	cmp	r2, r3
 8001386:	d11d      	bne.n	80013c4 <init+0x14c>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8001388:	7dbb      	ldrb	r3, [r7, #22]
 800138a:	08db      	lsrs	r3, r3, #3
 800138c:	b2d8      	uxtb	r0, r3
 800138e:	4603      	mov	r3, r0
 8001390:	3318      	adds	r3, #24
 8001392:	443b      	add	r3, r7
 8001394:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001398:	b25a      	sxtb	r2, r3
 800139a:	7dbb      	ldrb	r3, [r7, #22]
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	2101      	movs	r1, #1
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	43db      	mvns	r3, r3
 80013aa:	b25b      	sxtb	r3, r3
 80013ac:	4013      	ands	r3, r2
 80013ae:	b25a      	sxtb	r2, r3
 80013b0:	4603      	mov	r3, r0
 80013b2:	b2d2      	uxtb	r2, r2
 80013b4:	3318      	adds	r3, #24
 80013b6:	443b      	add	r3, r7
 80013b8:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80013bc:	e016      	b.n	80013ec <init+0x174>
 80013be:	bf00      	nop
 80013c0:	20000202 	.word	0x20000202
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 80013c4:	7dbb      	ldrb	r3, [r7, #22]
 80013c6:	08db      	lsrs	r3, r3, #3
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	3318      	adds	r3, #24
 80013cc:	443b      	add	r3, r7
 80013ce:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80013d2:	461a      	mov	r2, r3
 80013d4:	7dbb      	ldrb	r3, [r7, #22]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	fa42 f303 	asr.w	r3, r2, r3
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d002      	beq.n	80013ec <init+0x174>
    {
      spads_enabled++;
 80013e6:	7dfb      	ldrb	r3, [r7, #23]
 80013e8:	3301      	adds	r3, #1
 80013ea:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80013ec:	7dbb      	ldrb	r3, [r7, #22]
 80013ee:	3301      	adds	r3, #1
 80013f0:	75bb      	strb	r3, [r7, #22]
 80013f2:	7dbb      	ldrb	r3, [r7, #22]
 80013f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80013f6:	d9bf      	bls.n	8001378 <init+0x100>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	2206      	movs	r2, #6
 80013fe:	4619      	mov	r1, r3
 8001400:	20b0      	movs	r0, #176	@ 0xb0
 8001402:	f7ff fead 	bl	8001160 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8001406:	2101      	movs	r1, #1
 8001408:	20ff      	movs	r0, #255	@ 0xff
 800140a:	f7ff fe1d 	bl	8001048 <writeReg>
  writeReg(0x00, 0x00);
 800140e:	2100      	movs	r1, #0
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff fe19 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 8001416:	2100      	movs	r1, #0
 8001418:	20ff      	movs	r0, #255	@ 0xff
 800141a:	f7ff fe15 	bl	8001048 <writeReg>
  writeReg(0x09, 0x00);
 800141e:	2100      	movs	r1, #0
 8001420:	2009      	movs	r0, #9
 8001422:	f7ff fe11 	bl	8001048 <writeReg>
  writeReg(0x10, 0x00);
 8001426:	2100      	movs	r1, #0
 8001428:	2010      	movs	r0, #16
 800142a:	f7ff fe0d 	bl	8001048 <writeReg>
  writeReg(0x11, 0x00);
 800142e:	2100      	movs	r1, #0
 8001430:	2011      	movs	r0, #17
 8001432:	f7ff fe09 	bl	8001048 <writeReg>

  writeReg(0x24, 0x01);
 8001436:	2101      	movs	r1, #1
 8001438:	2024      	movs	r0, #36	@ 0x24
 800143a:	f7ff fe05 	bl	8001048 <writeReg>
  writeReg(0x25, 0xFF);
 800143e:	21ff      	movs	r1, #255	@ 0xff
 8001440:	2025      	movs	r0, #37	@ 0x25
 8001442:	f7ff fe01 	bl	8001048 <writeReg>
  writeReg(0x75, 0x00);
 8001446:	2100      	movs	r1, #0
 8001448:	2075      	movs	r0, #117	@ 0x75
 800144a:	f7ff fdfd 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 800144e:	2101      	movs	r1, #1
 8001450:	20ff      	movs	r0, #255	@ 0xff
 8001452:	f7ff fdf9 	bl	8001048 <writeReg>
  writeReg(0x4E, 0x2C);
 8001456:	212c      	movs	r1, #44	@ 0x2c
 8001458:	204e      	movs	r0, #78	@ 0x4e
 800145a:	f7ff fdf5 	bl	8001048 <writeReg>
  writeReg(0x48, 0x00);
 800145e:	2100      	movs	r1, #0
 8001460:	2048      	movs	r0, #72	@ 0x48
 8001462:	f7ff fdf1 	bl	8001048 <writeReg>
  writeReg(0x30, 0x20);
 8001466:	2120      	movs	r1, #32
 8001468:	2030      	movs	r0, #48	@ 0x30
 800146a:	f7ff fded 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 800146e:	2100      	movs	r1, #0
 8001470:	20ff      	movs	r0, #255	@ 0xff
 8001472:	f7ff fde9 	bl	8001048 <writeReg>
  writeReg(0x30, 0x09);
 8001476:	2109      	movs	r1, #9
 8001478:	2030      	movs	r0, #48	@ 0x30
 800147a:	f7ff fde5 	bl	8001048 <writeReg>
  writeReg(0x54, 0x00);
 800147e:	2100      	movs	r1, #0
 8001480:	2054      	movs	r0, #84	@ 0x54
 8001482:	f7ff fde1 	bl	8001048 <writeReg>
  writeReg(0x31, 0x04);
 8001486:	2104      	movs	r1, #4
 8001488:	2031      	movs	r0, #49	@ 0x31
 800148a:	f7ff fddd 	bl	8001048 <writeReg>
  writeReg(0x32, 0x03);
 800148e:	2103      	movs	r1, #3
 8001490:	2032      	movs	r0, #50	@ 0x32
 8001492:	f7ff fdd9 	bl	8001048 <writeReg>
  writeReg(0x40, 0x83);
 8001496:	2183      	movs	r1, #131	@ 0x83
 8001498:	2040      	movs	r0, #64	@ 0x40
 800149a:	f7ff fdd5 	bl	8001048 <writeReg>
  writeReg(0x46, 0x25);
 800149e:	2125      	movs	r1, #37	@ 0x25
 80014a0:	2046      	movs	r0, #70	@ 0x46
 80014a2:	f7ff fdd1 	bl	8001048 <writeReg>
  writeReg(0x60, 0x00);
 80014a6:	2100      	movs	r1, #0
 80014a8:	2060      	movs	r0, #96	@ 0x60
 80014aa:	f7ff fdcd 	bl	8001048 <writeReg>
  writeReg(0x27, 0x00);
 80014ae:	2100      	movs	r1, #0
 80014b0:	2027      	movs	r0, #39	@ 0x27
 80014b2:	f7ff fdc9 	bl	8001048 <writeReg>
  writeReg(0x50, 0x06);
 80014b6:	2106      	movs	r1, #6
 80014b8:	2050      	movs	r0, #80	@ 0x50
 80014ba:	f7ff fdc5 	bl	8001048 <writeReg>
  writeReg(0x51, 0x00);
 80014be:	2100      	movs	r1, #0
 80014c0:	2051      	movs	r0, #81	@ 0x51
 80014c2:	f7ff fdc1 	bl	8001048 <writeReg>
  writeReg(0x52, 0x96);
 80014c6:	2196      	movs	r1, #150	@ 0x96
 80014c8:	2052      	movs	r0, #82	@ 0x52
 80014ca:	f7ff fdbd 	bl	8001048 <writeReg>
  writeReg(0x56, 0x08);
 80014ce:	2108      	movs	r1, #8
 80014d0:	2056      	movs	r0, #86	@ 0x56
 80014d2:	f7ff fdb9 	bl	8001048 <writeReg>
  writeReg(0x57, 0x30);
 80014d6:	2130      	movs	r1, #48	@ 0x30
 80014d8:	2057      	movs	r0, #87	@ 0x57
 80014da:	f7ff fdb5 	bl	8001048 <writeReg>
  writeReg(0x61, 0x00);
 80014de:	2100      	movs	r1, #0
 80014e0:	2061      	movs	r0, #97	@ 0x61
 80014e2:	f7ff fdb1 	bl	8001048 <writeReg>
  writeReg(0x62, 0x00);
 80014e6:	2100      	movs	r1, #0
 80014e8:	2062      	movs	r0, #98	@ 0x62
 80014ea:	f7ff fdad 	bl	8001048 <writeReg>
  writeReg(0x64, 0x00);
 80014ee:	2100      	movs	r1, #0
 80014f0:	2064      	movs	r0, #100	@ 0x64
 80014f2:	f7ff fda9 	bl	8001048 <writeReg>
  writeReg(0x65, 0x00);
 80014f6:	2100      	movs	r1, #0
 80014f8:	2065      	movs	r0, #101	@ 0x65
 80014fa:	f7ff fda5 	bl	8001048 <writeReg>
  writeReg(0x66, 0xA0);
 80014fe:	21a0      	movs	r1, #160	@ 0xa0
 8001500:	2066      	movs	r0, #102	@ 0x66
 8001502:	f7ff fda1 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 8001506:	2101      	movs	r1, #1
 8001508:	20ff      	movs	r0, #255	@ 0xff
 800150a:	f7ff fd9d 	bl	8001048 <writeReg>
  writeReg(0x22, 0x32);
 800150e:	2132      	movs	r1, #50	@ 0x32
 8001510:	2022      	movs	r0, #34	@ 0x22
 8001512:	f7ff fd99 	bl	8001048 <writeReg>
  writeReg(0x47, 0x14);
 8001516:	2114      	movs	r1, #20
 8001518:	2047      	movs	r0, #71	@ 0x47
 800151a:	f7ff fd95 	bl	8001048 <writeReg>
  writeReg(0x49, 0xFF);
 800151e:	21ff      	movs	r1, #255	@ 0xff
 8001520:	2049      	movs	r0, #73	@ 0x49
 8001522:	f7ff fd91 	bl	8001048 <writeReg>
  writeReg(0x4A, 0x00);
 8001526:	2100      	movs	r1, #0
 8001528:	204a      	movs	r0, #74	@ 0x4a
 800152a:	f7ff fd8d 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 800152e:	2100      	movs	r1, #0
 8001530:	20ff      	movs	r0, #255	@ 0xff
 8001532:	f7ff fd89 	bl	8001048 <writeReg>
  writeReg(0x7A, 0x0A);
 8001536:	210a      	movs	r1, #10
 8001538:	207a      	movs	r0, #122	@ 0x7a
 800153a:	f7ff fd85 	bl	8001048 <writeReg>
  writeReg(0x7B, 0x00);
 800153e:	2100      	movs	r1, #0
 8001540:	207b      	movs	r0, #123	@ 0x7b
 8001542:	f7ff fd81 	bl	8001048 <writeReg>
  writeReg(0x78, 0x21);
 8001546:	2121      	movs	r1, #33	@ 0x21
 8001548:	2078      	movs	r0, #120	@ 0x78
 800154a:	f7ff fd7d 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 800154e:	2101      	movs	r1, #1
 8001550:	20ff      	movs	r0, #255	@ 0xff
 8001552:	f7ff fd79 	bl	8001048 <writeReg>
  writeReg(0x23, 0x34);
 8001556:	2134      	movs	r1, #52	@ 0x34
 8001558:	2023      	movs	r0, #35	@ 0x23
 800155a:	f7ff fd75 	bl	8001048 <writeReg>
  writeReg(0x42, 0x00);
 800155e:	2100      	movs	r1, #0
 8001560:	2042      	movs	r0, #66	@ 0x42
 8001562:	f7ff fd71 	bl	8001048 <writeReg>
  writeReg(0x44, 0xFF);
 8001566:	21ff      	movs	r1, #255	@ 0xff
 8001568:	2044      	movs	r0, #68	@ 0x44
 800156a:	f7ff fd6d 	bl	8001048 <writeReg>
  writeReg(0x45, 0x26);
 800156e:	2126      	movs	r1, #38	@ 0x26
 8001570:	2045      	movs	r0, #69	@ 0x45
 8001572:	f7ff fd69 	bl	8001048 <writeReg>
  writeReg(0x46, 0x05);
 8001576:	2105      	movs	r1, #5
 8001578:	2046      	movs	r0, #70	@ 0x46
 800157a:	f7ff fd65 	bl	8001048 <writeReg>
  writeReg(0x40, 0x40);
 800157e:	2140      	movs	r1, #64	@ 0x40
 8001580:	2040      	movs	r0, #64	@ 0x40
 8001582:	f7ff fd61 	bl	8001048 <writeReg>
  writeReg(0x0E, 0x06);
 8001586:	2106      	movs	r1, #6
 8001588:	200e      	movs	r0, #14
 800158a:	f7ff fd5d 	bl	8001048 <writeReg>
  writeReg(0x20, 0x1A);
 800158e:	211a      	movs	r1, #26
 8001590:	2020      	movs	r0, #32
 8001592:	f7ff fd59 	bl	8001048 <writeReg>
  writeReg(0x43, 0x40);
 8001596:	2140      	movs	r1, #64	@ 0x40
 8001598:	2043      	movs	r0, #67	@ 0x43
 800159a:	f7ff fd55 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 800159e:	2100      	movs	r1, #0
 80015a0:	20ff      	movs	r0, #255	@ 0xff
 80015a2:	f7ff fd51 	bl	8001048 <writeReg>
  writeReg(0x34, 0x03);
 80015a6:	2103      	movs	r1, #3
 80015a8:	2034      	movs	r0, #52	@ 0x34
 80015aa:	f7ff fd4d 	bl	8001048 <writeReg>
  writeReg(0x35, 0x44);
 80015ae:	2144      	movs	r1, #68	@ 0x44
 80015b0:	2035      	movs	r0, #53	@ 0x35
 80015b2:	f7ff fd49 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 80015b6:	2101      	movs	r1, #1
 80015b8:	20ff      	movs	r0, #255	@ 0xff
 80015ba:	f7ff fd45 	bl	8001048 <writeReg>
  writeReg(0x31, 0x04);
 80015be:	2104      	movs	r1, #4
 80015c0:	2031      	movs	r0, #49	@ 0x31
 80015c2:	f7ff fd41 	bl	8001048 <writeReg>
  writeReg(0x4B, 0x09);
 80015c6:	2109      	movs	r1, #9
 80015c8:	204b      	movs	r0, #75	@ 0x4b
 80015ca:	f7ff fd3d 	bl	8001048 <writeReg>
  writeReg(0x4C, 0x05);
 80015ce:	2105      	movs	r1, #5
 80015d0:	204c      	movs	r0, #76	@ 0x4c
 80015d2:	f7ff fd39 	bl	8001048 <writeReg>
  writeReg(0x4D, 0x04);
 80015d6:	2104      	movs	r1, #4
 80015d8:	204d      	movs	r0, #77	@ 0x4d
 80015da:	f7ff fd35 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 80015de:	2100      	movs	r1, #0
 80015e0:	20ff      	movs	r0, #255	@ 0xff
 80015e2:	f7ff fd31 	bl	8001048 <writeReg>
  writeReg(0x44, 0x00);
 80015e6:	2100      	movs	r1, #0
 80015e8:	2044      	movs	r0, #68	@ 0x44
 80015ea:	f7ff fd2d 	bl	8001048 <writeReg>
  writeReg(0x45, 0x20);
 80015ee:	2120      	movs	r1, #32
 80015f0:	2045      	movs	r0, #69	@ 0x45
 80015f2:	f7ff fd29 	bl	8001048 <writeReg>
  writeReg(0x47, 0x08);
 80015f6:	2108      	movs	r1, #8
 80015f8:	2047      	movs	r0, #71	@ 0x47
 80015fa:	f7ff fd25 	bl	8001048 <writeReg>
  writeReg(0x48, 0x28);
 80015fe:	2128      	movs	r1, #40	@ 0x28
 8001600:	2048      	movs	r0, #72	@ 0x48
 8001602:	f7ff fd21 	bl	8001048 <writeReg>
  writeReg(0x67, 0x00);
 8001606:	2100      	movs	r1, #0
 8001608:	2067      	movs	r0, #103	@ 0x67
 800160a:	f7ff fd1d 	bl	8001048 <writeReg>
  writeReg(0x70, 0x04);
 800160e:	2104      	movs	r1, #4
 8001610:	2070      	movs	r0, #112	@ 0x70
 8001612:	f7ff fd19 	bl	8001048 <writeReg>
  writeReg(0x71, 0x01);
 8001616:	2101      	movs	r1, #1
 8001618:	2071      	movs	r0, #113	@ 0x71
 800161a:	f7ff fd15 	bl	8001048 <writeReg>
  writeReg(0x72, 0xFE);
 800161e:	21fe      	movs	r1, #254	@ 0xfe
 8001620:	2072      	movs	r0, #114	@ 0x72
 8001622:	f7ff fd11 	bl	8001048 <writeReg>
  writeReg(0x76, 0x00);
 8001626:	2100      	movs	r1, #0
 8001628:	2076      	movs	r0, #118	@ 0x76
 800162a:	f7ff fd0d 	bl	8001048 <writeReg>
  writeReg(0x77, 0x00);
 800162e:	2100      	movs	r1, #0
 8001630:	2077      	movs	r0, #119	@ 0x77
 8001632:	f7ff fd09 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 8001636:	2101      	movs	r1, #1
 8001638:	20ff      	movs	r0, #255	@ 0xff
 800163a:	f7ff fd05 	bl	8001048 <writeReg>
  writeReg(0x0D, 0x01);
 800163e:	2101      	movs	r1, #1
 8001640:	200d      	movs	r0, #13
 8001642:	f7ff fd01 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 8001646:	2100      	movs	r1, #0
 8001648:	20ff      	movs	r0, #255	@ 0xff
 800164a:	f7ff fcfd 	bl	8001048 <writeReg>
  writeReg(0x80, 0x01);
 800164e:	2101      	movs	r1, #1
 8001650:	2080      	movs	r0, #128	@ 0x80
 8001652:	f7ff fcf9 	bl	8001048 <writeReg>
  writeReg(0x01, 0xF8);
 8001656:	21f8      	movs	r1, #248	@ 0xf8
 8001658:	2001      	movs	r0, #1
 800165a:	f7ff fcf5 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x01);
 800165e:	2101      	movs	r1, #1
 8001660:	20ff      	movs	r0, #255	@ 0xff
 8001662:	f7ff fcf1 	bl	8001048 <writeReg>
  writeReg(0x8E, 0x01);
 8001666:	2101      	movs	r1, #1
 8001668:	208e      	movs	r0, #142	@ 0x8e
 800166a:	f7ff fced 	bl	8001048 <writeReg>
  writeReg(0x00, 0x01);
 800166e:	2101      	movs	r1, #1
 8001670:	2000      	movs	r0, #0
 8001672:	f7ff fce9 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x00);
 8001676:	2100      	movs	r1, #0
 8001678:	20ff      	movs	r0, #255	@ 0xff
 800167a:	f7ff fce5 	bl	8001048 <writeReg>
  writeReg(0x80, 0x00);
 800167e:	2100      	movs	r1, #0
 8001680:	2080      	movs	r0, #128	@ 0x80
 8001682:	f7ff fce1 	bl	8001048 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8001686:	2104      	movs	r1, #4
 8001688:	200a      	movs	r0, #10
 800168a:	f7ff fcdd 	bl	8001048 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800168e:	2084      	movs	r0, #132	@ 0x84
 8001690:	f7ff fd18 	bl	80010c4 <readReg>
 8001694:	4603      	mov	r3, r0
 8001696:	f023 0310 	bic.w	r3, r3, #16
 800169a:	b2db      	uxtb	r3, r3
 800169c:	4619      	mov	r1, r3
 800169e:	2084      	movs	r0, #132	@ 0x84
 80016a0:	f7ff fcd2 	bl	8001048 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80016a4:	2101      	movs	r1, #1
 80016a6:	200b      	movs	r0, #11
 80016a8:	f7ff fcce 	bl	8001048 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  measurement_timing_budget_us = getMeasurementTimingBudget();
 80016ac:	f000 f906 	bl	80018bc <getMeasurementTimingBudget>
 80016b0:	4603      	mov	r3, r0
 80016b2:	4a19      	ldr	r2, [pc, #100]	@ (8001718 <init+0x4a0>)
 80016b4:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80016b6:	21e8      	movs	r1, #232	@ 0xe8
 80016b8:	2001      	movs	r0, #1
 80016ba:	f7ff fcc5 	bl	8001048 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(measurement_timing_budget_us);
 80016be:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <init+0x4a0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f000 f862 	bl	800178c <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 80016c8:	2101      	movs	r1, #1
 80016ca:	2001      	movs	r0, #1
 80016cc:	f7ff fcbc 	bl	8001048 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 80016d0:	2040      	movs	r0, #64	@ 0x40
 80016d2:	f000 fbd5 	bl	8001e80 <performSingleRefCalibration>
 80016d6:	4603      	mov	r3, r0
 80016d8:	f083 0301 	eor.w	r3, r3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <init+0x46e>
 80016e2:	2300      	movs	r3, #0
 80016e4:	e013      	b.n	800170e <init+0x496>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80016e6:	2102      	movs	r1, #2
 80016e8:	2001      	movs	r0, #1
 80016ea:	f7ff fcad 	bl	8001048 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 fbc6 	bl	8001e80 <performSingleRefCalibration>
 80016f4:	4603      	mov	r3, r0
 80016f6:	f083 0301 	eor.w	r3, r3, #1
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <init+0x48c>
 8001700:	2300      	movs	r3, #0
 8001702:	e004      	b.n	800170e <init+0x496>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001704:	21e8      	movs	r1, #232	@ 0xe8
 8001706:	2001      	movs	r0, #1
 8001708:	f7ff fc9e 	bl	8001048 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 800170c:	2301      	movs	r3, #1
}
 800170e:	4618      	mov	r0, r3
 8001710:	3718      	adds	r7, #24
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000204 	.word	0x20000204
 800171c:	00000000 	.word	0x00000000

08001720 <setSignalRateLimit>:

bool setSignalRateLimit(float limit_Mcps)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800172a:	edd7 7a01 	vldr	s15, [r7, #4]
 800172e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d40a      	bmi.n	800174e <setSignalRateLimit+0x2e>
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7fe ff0d 	bl	8000558 <__aeabi_f2d>
 800173e:	a311      	add	r3, pc, #68	@ (adr r3, 8001784 <setSignalRateLimit+0x64>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7ff f9f0 	bl	8000b28 <__aeabi_dcmpgt>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <setSignalRateLimit+0x32>
 800174e:	2300      	movs	r3, #0
 8001750:	e00f      	b.n	8001772 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001752:	edd7 7a01 	vldr	s15, [r7, #4]
 8001756:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001780 <setSignalRateLimit+0x60>
 800175a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001762:	ee17 3a90 	vmov	r3, s15
 8001766:	b29b      	uxth	r3, r3
 8001768:	4619      	mov	r1, r3
 800176a:	2044      	movs	r0, #68	@ 0x44
 800176c:	f7ff fc88 	bl	8001080 <writeReg16Bit>
  return true;
 8001770:	2301      	movs	r3, #1
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	f3af 8000 	nop.w
 8001780:	43000000 	.word	0x43000000
 8001784:	0a3d70a4 	.word	0x0a3d70a4
 8001788:	407fffd7 	.word	0x407fffd7

0800178c <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b092      	sub	sp, #72	@ 0x48
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	struct SequenceStepEnables enables;
	struct SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8001794:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8001798:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 800179c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80017a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80017a2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80017a6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80017a8:	f240 234e 	movw	r3, #590	@ 0x24e
 80017ac:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80017ae:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80017b2:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80017b4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80017b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80017ba:	f240 2326 	movw	r3, #550	@ 0x226
 80017be:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80017c0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80017c4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d201      	bcs.n	80017d2 <setMeasurementTimingBudget+0x46>
 80017ce:	2300      	movs	r3, #0
 80017d0:	e06e      	b.n	80018b0 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80017d2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80017d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017d8:	4413      	add	r3, r2
 80017da:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80017dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e0:	4618      	mov	r0, r3
 80017e2:	f000 fa13 	bl	8001c0c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80017e6:	f107 020c 	add.w	r2, r7, #12
 80017ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 fa54 	bl	8001c9e <getSequenceStepTimeouts>

  if (enables.tcc)
 80017f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d005      	beq.n	800180a <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001802:	4413      	add	r3, r2
 8001804:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001806:	4413      	add	r3, r2
 8001808:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800180a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800180e:	2b00      	cmp	r3, #0
 8001810:	d007      	beq.n	8001822 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001816:	4413      	add	r3, r2
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800181c:	4413      	add	r3, r2
 800181e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001820:	e009      	b.n	8001836 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001822:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800182e:	4413      	add	r3, r2
 8001830:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001832:	4413      	add	r3, r2
 8001834:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800183a:	2b00      	cmp	r3, #0
 800183c:	d005      	beq.n	800184a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800183e:	69fa      	ldr	r2, [r7, #28]
 8001840:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001842:	4413      	add	r3, r2
 8001844:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001846:	4413      	add	r3, r2
 8001848:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800184a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800184e:	2b00      	cmp	r3, #0
 8001850:	d02d      	beq.n	80018ae <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001852:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001854:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001856:	4413      	add	r3, r2
 8001858:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800185a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	429a      	cmp	r2, r3
 8001860:	d901      	bls.n	8001866 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001862:	2300      	movs	r3, #0
 8001864:	e024      	b.n	80018b0 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800186e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001870:	b2db      	uxtb	r3, r3
 8001872:	4619      	mov	r1, r3
 8001874:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001876:	f000 fadd 	bl	8001e34 <timeoutMicrosecondsToMclks>
 800187a:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 800187c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8001880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001888:	8a7a      	ldrh	r2, [r7, #18]
 800188a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800188e:	4413      	add	r3, r2
 8001890:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001894:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001898:	4618      	mov	r0, r3
 800189a:	f000 fa79 	bl	8001d90 <encodeTimeout>
 800189e:	4603      	mov	r3, r0
 80018a0:	4619      	mov	r1, r3
 80018a2:	2071      	movs	r0, #113	@ 0x71
 80018a4:	f7ff fbec 	bl	8001080 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 80018a8:	4a03      	ldr	r2, [pc, #12]	@ (80018b8 <setMeasurementTimingBudget+0x12c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
  }
  return true;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3748      	adds	r7, #72	@ 0x48
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000204 	.word	0x20000204

080018bc <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	@ 0x30
 80018c0:	af00      	add	r7, sp, #0
	struct SequenceStepEnables enables;
	struct SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80018c2:	f240 7376 	movw	r3, #1910	@ 0x776
 80018c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 80018c8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018cc:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 80018ce:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80018d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 80018d4:	f240 234e 	movw	r3, #590	@ 0x24e
 80018d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80018da:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80018de:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 80018e0:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80018e4:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 80018e6:	f240 2326 	movw	r3, #550	@ 0x226
 80018ea:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 80018ec:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80018ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80018f0:	4413      	add	r3, r2
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 80018f4:	f107 0318 	add.w	r3, r7, #24
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 f987 	bl	8001c0c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80018fe:	463a      	mov	r2, r7
 8001900:	f107 0318 	add.w	r3, r7, #24
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f9c9 	bl	8001c9e <getSequenceStepTimeouts>

  if (enables.tcc)
 800190c:	7e3b      	ldrb	r3, [r7, #24]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001916:	4413      	add	r3, r2
 8001918:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800191a:	4413      	add	r3, r2
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 800191e:	7ebb      	ldrb	r3, [r7, #26]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d007      	beq.n	8001934 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001928:	4413      	add	r3, r2
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800192e:	4413      	add	r3, r2
 8001930:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001932:	e008      	b.n	8001946 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001934:	7e7b      	ldrb	r3, [r7, #25]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800193e:	4413      	add	r3, r2
 8001940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001942:	4413      	add	r3, r2
 8001944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001946:	7efb      	ldrb	r3, [r7, #27]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d005      	beq.n	8001958 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	8c3b      	ldrh	r3, [r7, #32]
 8001950:	4413      	add	r3, r2
 8001952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001954:	4413      	add	r3, r2
 8001956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001958:	7f3b      	ldrb	r3, [r7, #28]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d005      	beq.n	800196a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800195e:	697a      	ldr	r2, [r7, #20]
 8001960:	8bfb      	ldrh	r3, [r7, #30]
 8001962:	4413      	add	r3, r2
 8001964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001966:	4413      	add	r3, r2
 8001968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 800196a:	4a04      	ldr	r2, [pc, #16]	@ (800197c <getMeasurementTimingBudget+0xc0>)
 800196c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196e:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001972:	4618      	mov	r0, r3
 8001974:	3730      	adds	r7, #48	@ 0x30
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000204 	.word	0x20000204

08001980 <getVcselPulsePeriod>:


// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d108      	bne.n	80019a2 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8001990:	2050      	movs	r0, #80	@ 0x50
 8001992:	f7ff fb97 	bl	80010c4 <readReg>
 8001996:	4603      	mov	r3, r0
 8001998:	3301      	adds	r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	e00c      	b.n	80019bc <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d108      	bne.n	80019ba <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 80019a8:	2070      	movs	r0, #112	@ 0x70
 80019aa:	f7ff fb8b 	bl	80010c4 <readReg>
 80019ae:	4603      	mov	r3, r0
 80019b0:	3301      	adds	r3, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	e000      	b.n	80019bc <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 80019ba:	23ff      	movs	r3, #255	@ 0xff
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
uint16_t readRangeContinuousMillimeters(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  startTimeout();
 80019ca:	f7ff fb31 	bl	8001030 <millis>
 80019ce:	4603      	mov	r3, r0
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <readRangeContinuousMillimeters+0x6c>)
 80019d4:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80019d6:	e015      	b.n	8001a04 <readRangeContinuousMillimeters+0x40>
  {
    if (checkTimeoutExpired())
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <readRangeContinuousMillimeters+0x70>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d011      	beq.n	8001a04 <readRangeContinuousMillimeters+0x40>
 80019e0:	f7ff fb26 	bl	8001030 <millis>
 80019e4:	4603      	mov	r3, r0
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <readRangeContinuousMillimeters+0x6c>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	4a10      	ldr	r2, [pc, #64]	@ (8001a34 <readRangeContinuousMillimeters+0x70>)
 80019f2:	8812      	ldrh	r2, [r2, #0]
 80019f4:	4293      	cmp	r3, r2
 80019f6:	dd05      	ble.n	8001a04 <readRangeContinuousMillimeters+0x40>
    {
      did_timeout = true;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a38 <readRangeContinuousMillimeters+0x74>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
      return 65535;
 80019fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a02:	e011      	b.n	8001a28 <readRangeContinuousMillimeters+0x64>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001a04:	2013      	movs	r0, #19
 8001a06:	f7ff fb5d 	bl	80010c4 <readReg>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f003 0307 	and.w	r3, r3, #7
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d0e1      	beq.n	80019d8 <readRangeContinuousMillimeters+0x14>
    }
  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  uint16_t range = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001a14:	201e      	movs	r0, #30
 8001a16:	f7ff fb79 	bl	800110c <readReg16Bit>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	80fb      	strh	r3, [r7, #6]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001a1e:	2101      	movs	r1, #1
 8001a20:	200b      	movs	r0, #11
 8001a22:	f7ff fb11 	bl	8001048 <writeReg>

  return range;
 8001a26:	88fb      	ldrh	r3, [r7, #6]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000200 	.word	0x20000200
 8001a34:	200001fc 	.word	0x200001fc
 8001a38:	200001fe 	.word	0x200001fe

08001a3c <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
uint16_t readRangeSingleMillimeters(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  writeReg(0x80, 0x01);
 8001a40:	2101      	movs	r1, #1
 8001a42:	2080      	movs	r0, #128	@ 0x80
 8001a44:	f7ff fb00 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x01);
 8001a48:	2101      	movs	r1, #1
 8001a4a:	20ff      	movs	r0, #255	@ 0xff
 8001a4c:	f7ff fafc 	bl	8001048 <writeReg>
  writeReg(0x00, 0x00);
 8001a50:	2100      	movs	r1, #0
 8001a52:	2000      	movs	r0, #0
 8001a54:	f7ff faf8 	bl	8001048 <writeReg>
  writeReg(0x91, stop_variable);
 8001a58:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad8 <readRangeSingleMillimeters+0x9c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	2091      	movs	r0, #145	@ 0x91
 8001a60:	f7ff faf2 	bl	8001048 <writeReg>
  writeReg(0x00, 0x01);
 8001a64:	2101      	movs	r1, #1
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7ff faee 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x00);
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	20ff      	movs	r0, #255	@ 0xff
 8001a70:	f7ff faea 	bl	8001048 <writeReg>
  writeReg(0x80, 0x00);
 8001a74:	2100      	movs	r1, #0
 8001a76:	2080      	movs	r0, #128	@ 0x80
 8001a78:	f7ff fae6 	bl	8001048 <writeReg>

  writeReg(SYSRANGE_START, 0x01);
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff fae2 	bl	8001048 <writeReg>

  // "Wait until start bit has been cleared"
  startTimeout();
 8001a84:	f7ff fad4 	bl	8001030 <millis>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <readRangeSingleMillimeters+0xa0>)
 8001a8e:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01)
 8001a90:	e015      	b.n	8001abe <readRangeSingleMillimeters+0x82>
  {
    if (checkTimeoutExpired())
 8001a92:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <readRangeSingleMillimeters+0xa4>)
 8001a94:	881b      	ldrh	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d011      	beq.n	8001abe <readRangeSingleMillimeters+0x82>
 8001a9a:	f7ff fac9 	bl	8001030 <millis>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <readRangeSingleMillimeters+0xa0>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae0 <readRangeSingleMillimeters+0xa4>)
 8001aac:	8812      	ldrh	r2, [r2, #0]
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	dd05      	ble.n	8001abe <readRangeSingleMillimeters+0x82>
    {
      did_timeout = true;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <readRangeSingleMillimeters+0xa8>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001ab8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001abc:	e00a      	b.n	8001ad4 <readRangeSingleMillimeters+0x98>
  while (readReg(SYSRANGE_START) & 0x01)
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f7ff fb00 	bl	80010c4 <readReg>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1e1      	bne.n	8001a92 <readRangeSingleMillimeters+0x56>
    }
  }

  return readRangeContinuousMillimeters();
 8001ace:	f7ff ff79 	bl	80019c4 <readRangeContinuousMillimeters>
 8001ad2:	4603      	mov	r3, r0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000202 	.word	0x20000202
 8001adc:	20000200 	.word	0x20000200
 8001ae0:	200001fc 	.word	0x200001fc
 8001ae4:	200001fe 	.word	0x200001fe

08001ae8 <timeoutOccurred>:


// Did a timeout occur in one of the read functions since the last call to
// timeoutOccurred()?
bool timeoutOccurred()
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
  bool tmp = did_timeout;
 8001aee:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <timeoutOccurred+0x20>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
  did_timeout = false;
 8001af4:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <timeoutOccurred+0x20>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]
  return tmp;
 8001afa:	79fb      	ldrb	r3, [r7, #7]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	200001fe 	.word	0x200001fe

08001b0c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001b16:	2101      	movs	r1, #1
 8001b18:	2080      	movs	r0, #128	@ 0x80
 8001b1a:	f7ff fa95 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x01);
 8001b1e:	2101      	movs	r1, #1
 8001b20:	20ff      	movs	r0, #255	@ 0xff
 8001b22:	f7ff fa91 	bl	8001048 <writeReg>
  writeReg(0x00, 0x00);
 8001b26:	2100      	movs	r1, #0
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f7ff fa8d 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x06);
 8001b2e:	2106      	movs	r1, #6
 8001b30:	20ff      	movs	r0, #255	@ 0xff
 8001b32:	f7ff fa89 	bl	8001048 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001b36:	2083      	movs	r0, #131	@ 0x83
 8001b38:	f7ff fac4 	bl	80010c4 <readReg>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f043 0304 	orr.w	r3, r3, #4
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	4619      	mov	r1, r3
 8001b46:	2083      	movs	r0, #131	@ 0x83
 8001b48:	f7ff fa7e 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x07);
 8001b4c:	2107      	movs	r1, #7
 8001b4e:	20ff      	movs	r0, #255	@ 0xff
 8001b50:	f7ff fa7a 	bl	8001048 <writeReg>
  writeReg(0x81, 0x01);
 8001b54:	2101      	movs	r1, #1
 8001b56:	2081      	movs	r0, #129	@ 0x81
 8001b58:	f7ff fa76 	bl	8001048 <writeReg>

  writeReg(0x80, 0x01);
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	2080      	movs	r0, #128	@ 0x80
 8001b60:	f7ff fa72 	bl	8001048 <writeReg>

  writeReg(0x94, 0x6b);
 8001b64:	216b      	movs	r1, #107	@ 0x6b
 8001b66:	2094      	movs	r0, #148	@ 0x94
 8001b68:	f7ff fa6e 	bl	8001048 <writeReg>
  writeReg(0x83, 0x00);
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	2083      	movs	r0, #131	@ 0x83
 8001b70:	f7ff fa6a 	bl	8001048 <writeReg>
  startTimeout();
 8001b74:	f7ff fa5c 	bl	8001030 <millis>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <getSpadInfo+0xfc>)
 8001b7e:	801a      	strh	r2, [r3, #0]
//  while (readReg(0x83) == 0x00)
//  {
//    if (checkTimeoutExpired()) { return false; }
//  }
  writeReg(0x83, 0x01);
 8001b80:	2101      	movs	r1, #1
 8001b82:	2083      	movs	r0, #131	@ 0x83
 8001b84:	f7ff fa60 	bl	8001048 <writeReg>
  tmp = readReg(0x92);
 8001b88:	2092      	movs	r0, #146	@ 0x92
 8001b8a:	f7ff fa9b 	bl	80010c4 <readReg>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	09db      	lsrs	r3, r3, #7
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	bf14      	ite	ne
 8001bac:	2301      	movne	r3, #1
 8001bae:	2300      	moveq	r3, #0
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	2081      	movs	r0, #129	@ 0x81
 8001bba:	f7ff fa45 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x06);
 8001bbe:	2106      	movs	r1, #6
 8001bc0:	20ff      	movs	r0, #255	@ 0xff
 8001bc2:	f7ff fa41 	bl	8001048 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001bc6:	2083      	movs	r0, #131	@ 0x83
 8001bc8:	f7ff fa7c 	bl	80010c4 <readReg>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f023 0304 	bic.w	r3, r3, #4
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	2083      	movs	r0, #131	@ 0x83
 8001bd8:	f7ff fa36 	bl	8001048 <writeReg>
  writeReg(0xFF, 0x01);
 8001bdc:	2101      	movs	r1, #1
 8001bde:	20ff      	movs	r0, #255	@ 0xff
 8001be0:	f7ff fa32 	bl	8001048 <writeReg>
  writeReg(0x00, 0x01);
 8001be4:	2101      	movs	r1, #1
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff fa2e 	bl	8001048 <writeReg>

  writeReg(0xFF, 0x00);
 8001bec:	2100      	movs	r1, #0
 8001bee:	20ff      	movs	r0, #255	@ 0xff
 8001bf0:	f7ff fa2a 	bl	8001048 <writeReg>
  writeReg(0x80, 0x00);
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2080      	movs	r0, #128	@ 0x80
 8001bf8:	f7ff fa26 	bl	8001048 <writeReg>

  return true;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000200 	.word	0x20000200

08001c0c <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(struct SequenceStepEnables * enables)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff fa55 	bl	80010c4 <readReg>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	091b      	lsrs	r3, r3, #4
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	bf14      	ite	ne
 8001c2c:	2301      	movne	r3, #1
 8001c2e:	2300      	moveq	r3, #0
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	08db      	lsrs	r3, r3, #3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	bf14      	ite	ne
 8001c44:	2301      	movne	r3, #1
 8001c46:	2300      	moveq	r3, #0
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	089b      	lsrs	r3, r3, #2
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bf14      	ite	ne
 8001c5c:	2301      	movne	r3, #1
 8001c5e:	2300      	moveq	r3, #0
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	099b      	lsrs	r3, r3, #6
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	bf14      	ite	ne
 8001c74:	2301      	movne	r3, #1
 8001c76:	2300      	moveq	r3, #0
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	09db      	lsrs	r3, r3, #7
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	bf14      	ite	ne
 8001c8c:	2301      	movne	r3, #1
 8001c8e:	2300      	moveq	r3, #0
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	711a      	strb	r2, [r3, #4]
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(struct SequenceStepEnables const * enables, struct SequenceStepTimeouts * timeouts)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f7ff fe69 	bl	8001980 <getVcselPulsePeriod>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001cb6:	2046      	movs	r0, #70	@ 0x46
 8001cb8:	f7ff fa04 	bl	80010c4 <readReg>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	f000 f886 	bl	8001de4 <timeoutMclksToMicroseconds>
 8001cd8:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001cde:	2051      	movs	r0, #81	@ 0x51
 8001ce0:	f7ff fa14 	bl	800110c <readReg16Bit>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f000 f83e 	bl	8001d68 <decodeTimeout>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4610      	mov	r0, r2
 8001d02:	f000 f86f 	bl	8001de4 <timeoutMclksToMicroseconds>
 8001d06:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f7ff fe37 	bl	8001980 <getVcselPulsePeriod>
 8001d12:	4603      	mov	r3, r0
 8001d14:	461a      	mov	r2, r3
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001d1a:	2071      	movs	r0, #113	@ 0x71
 8001d1c:	f7ff f9f6 	bl	800110c <readReg16Bit>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f820 	bl	8001d68 <decodeTimeout>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	78db      	ldrb	r3, [r3, #3]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d007      	beq.n	8001d48 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	891a      	ldrh	r2, [r3, #8]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	88db      	ldrh	r3, [r3, #6]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	4619      	mov	r1, r3
 8001d54:	4610      	mov	r0, r2
 8001d56:	f000 f845 	bl	8001de4 <timeoutMclksToMicroseconds>
 8001d5a:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	615a      	str	r2, [r3, #20]
}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001d76:	88fa      	ldrh	r2, [r7, #6]
 8001d78:	0a12      	lsrs	r2, r2, #8
 8001d7a:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001d7c:	4093      	lsls	r3, r2
 8001d7e:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001d80:	3301      	adds	r3, #1
 8001d82:	b29b      	uxth	r3, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d016      	beq.n	8001dd6 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001dae:	e005      	b.n	8001dbc <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	085b      	lsrs	r3, r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001db6:	897b      	ldrh	r3, [r7, #10]
 8001db8:	3301      	adds	r3, #1
 8001dba:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2bff      	cmp	r3, #255	@ 0xff
 8001dc0:	d8f6      	bhi.n	8001db0 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001dc2:	897b      	ldrh	r3, [r7, #10]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	e000      	b.n	8001dd8 <encodeTimeout+0x48>
  }
  else { return 0; }
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <timeoutMclksToMicroseconds>:


// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	460a      	mov	r2, r1
 8001dee:	80fb      	strh	r3, [r7, #6]
 8001df0:	4613      	mov	r3, r2
 8001df2:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001df4:	797b      	ldrb	r3, [r7, #5]
 8001df6:	4a0d      	ldr	r2, [pc, #52]	@ (8001e2c <timeoutMclksToMicroseconds+0x48>)
 8001df8:	fb02 f303 	mul.w	r3, r2, r3
 8001dfc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e00:	4a0b      	ldr	r2, [pc, #44]	@ (8001e30 <timeoutMclksToMicroseconds+0x4c>)
 8001e02:	fba2 2303 	umull	r2, r3, r2, r3
 8001e06:	099b      	lsrs	r3, r3, #6
 8001e08:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	fb03 f202 	mul.w	r2, r3, r2
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	085b      	lsrs	r3, r3, #1
 8001e16:	4413      	add	r3, r2
 8001e18:	4a05      	ldr	r2, [pc, #20]	@ (8001e30 <timeoutMclksToMicroseconds+0x4c>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	099b      	lsrs	r3, r3, #6
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	003a2f00 	.word	0x003a2f00
 8001e30:	10624dd3 	.word	0x10624dd3

08001e34 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	4a0d      	ldr	r2, [pc, #52]	@ (8001e78 <timeoutMicrosecondsToMclks+0x44>)
 8001e44:	fb02 f303 	mul.w	r3, r2, r3
 8001e48:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e7c <timeoutMicrosecondsToMclks+0x48>)
 8001e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e52:	099b      	lsrs	r3, r3, #6
 8001e54:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e5c:	fb03 f202 	mul.w	r2, r3, r2
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	085b      	lsrs	r3, r3, #1
 8001e64:	441a      	add	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	003a2f00 	.word	0x003a2f00
 8001e7c:	10624dd3 	.word	0x10624dd3

08001e80 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	4619      	mov	r1, r3
 8001e94:	2000      	movs	r0, #0
 8001e96:	f7ff f8d7 	bl	8001048 <writeReg>

  startTimeout();
 8001e9a:	f7ff f8c9 	bl	8001030 <millis>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <performSingleRefCalibration+0x78>)
 8001ea4:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ea6:	e011      	b.n	8001ecc <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001ea8:	4b14      	ldr	r3, [pc, #80]	@ (8001efc <performSingleRefCalibration+0x7c>)
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d00d      	beq.n	8001ecc <performSingleRefCalibration+0x4c>
 8001eb0:	f7ff f8be 	bl	8001030 <millis>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	461a      	mov	r2, r3
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <performSingleRefCalibration+0x78>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	4a0e      	ldr	r2, [pc, #56]	@ (8001efc <performSingleRefCalibration+0x7c>)
 8001ec2:	8812      	ldrh	r2, [r2, #0]
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	dd01      	ble.n	8001ecc <performSingleRefCalibration+0x4c>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	e010      	b.n	8001eee <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ecc:	2013      	movs	r0, #19
 8001ece:	f7ff f8f9 	bl	80010c4 <readReg>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0e5      	beq.n	8001ea8 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001edc:	2101      	movs	r1, #1
 8001ede:	200b      	movs	r0, #11
 8001ee0:	f7ff f8b2 	bl	8001048 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f7ff f8ae 	bl	8001048 <writeReg>

  return true;
 8001eec:	2301      	movs	r3, #1
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000200 	.word	0x20000200
 8001efc:	200001fc 	.word	0x200001fc

08001f00 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4a07      	ldr	r2, [pc, #28]	@ (8001f2c <vApplicationGetIdleTaskMemory+0x2c>)
 8001f10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	4a06      	ldr	r2, [pc, #24]	@ (8001f30 <vApplicationGetIdleTaskMemory+0x30>)
 8001f16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2280      	movs	r2, #128	@ 0x80
 8001f1c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f1e:	bf00      	nop
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000208 	.word	0x20000208
 8001f30:	2000025c 	.word	0x2000025c

08001f34 <DHT20_Init>:


/* USER CODE BEGIN PFP */

/* USER CODE END PFP */
void DHT20_Init(void) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af02      	add	r7, sp, #8
    uint8_t cmd = DHT20_INIT_CMD;
 8001f3a:	2371      	movs	r3, #113	@ 0x71
 8001f3c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c2, DHT20_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8001f3e:	1dfa      	adds	r2, r7, #7
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2301      	movs	r3, #1
 8001f48:	2170      	movs	r1, #112	@ 0x70
 8001f4a:	4803      	ldr	r0, [pc, #12]	@ (8001f58 <DHT20_Init+0x24>)
 8001f4c:	f001 faa0 	bl	8003490 <HAL_I2C_Master_Transmit>
}
 8001f50:	bf00      	nop
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	2000057c 	.word	0x2000057c

08001f5c <DHT20_ReadTemperature>:

void DHT20_ReadTemperature(float *temperature, float *humidity) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	@ 0x28
 8001f60:	af02      	add	r7, sp, #8
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
	uint8_t cmd[DHT20_CMD_LEN] = {0xAC, 0x33, 0x00};  // Command to start measurement
 8001f66:	4a28      	ldr	r2, [pc, #160]	@ (8002008 <DHT20_ReadTemperature+0xac>)
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	4611      	mov	r1, r2
 8001f70:	8019      	strh	r1, [r3, #0]
 8001f72:	3302      	adds	r3, #2
 8001f74:	0c12      	lsrs	r2, r2, #16
 8001f76:	701a      	strb	r2, [r3, #0]
	uint8_t response[DHT20_RESP_LEN];

    // Send command to read data
    HAL_I2C_Master_Transmit(&hi2c2, DHT20_ADDRESS, cmd, DHT20_CMD_LEN, HAL_MAX_DELAY);
 8001f78:	f107 0214 	add.w	r2, r7, #20
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2303      	movs	r3, #3
 8001f84:	2170      	movs	r1, #112	@ 0x70
 8001f86:	4821      	ldr	r0, [pc, #132]	@ (800200c <DHT20_ReadTemperature+0xb0>)
 8001f88:	f001 fa82 	bl	8003490 <HAL_I2C_Master_Transmit>
    osDelay(100);
 8001f8c:	2064      	movs	r0, #100	@ 0x64
 8001f8e:	f004 fa3a 	bl	8006406 <osDelay>
    // Receive data from sensor
    HAL_I2C_Master_Receive(&hi2c2, DHT20_ADDRESS, response, DHT20_RESP_LEN, HAL_MAX_DELAY);
 8001f92:	f107 020c 	add.w	r2, r7, #12
 8001f96:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	2307      	movs	r3, #7
 8001f9e:	2170      	movs	r1, #112	@ 0x70
 8001fa0:	481a      	ldr	r0, [pc, #104]	@ (800200c <DHT20_ReadTemperature+0xb0>)
 8001fa2:	f001 fb73 	bl	800368c <HAL_I2C_Master_Receive>

    // Calculate temperature
    uint32_t raw_humidity = ((response[1] << 12) | (response[2] << 4) | (response[3] >> 4));
 8001fa6:	7b7b      	ldrb	r3, [r7, #13]
 8001fa8:	031a      	lsls	r2, r3, #12
 8001faa:	7bbb      	ldrb	r3, [r7, #14]
 8001fac:	011b      	lsls	r3, r3, #4
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	7bfa      	ldrb	r2, [r7, #15]
 8001fb2:	0912      	lsrs	r2, r2, #4
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	61fb      	str	r3, [r7, #28]
    uint32_t raw_temperature = ((response[3] & 0x0F) << 16) | (response[4] << 8) | response[5];
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	041b      	lsls	r3, r3, #16
 8001fbe:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001fc2:	7c3b      	ldrb	r3, [r7, #16]
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	7c7a      	ldrb	r2, [r7, #17]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
    *humidity = (raw_humidity * 100) / 1048576;  // Convert to percentage
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	2264      	movs	r2, #100	@ 0x64
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	0d1b      	lsrs	r3, r3, #20
 8001fd8:	ee07 3a90 	vmov	s15, r3
 8001fdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	edc3 7a00 	vstr	s15, [r3]
    *temperature = ((raw_temperature * 200) / 1048576) - 50;  // Convert to Celsius
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	22c8      	movs	r2, #200	@ 0xc8
 8001fea:	fb02 f303 	mul.w	r3, r2, r3
 8001fee:	0d1b      	lsrs	r3, r3, #20
 8001ff0:	3b32      	subs	r3, #50	@ 0x32
 8001ff2:	ee07 3a90 	vmov	s15, r3
 8001ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	edc3 7a00 	vstr	s15, [r3]


}
 8002000:	bf00      	nop
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	0800bf48 	.word	0x0800bf48
 800200c:	2000057c 	.word	0x2000057c

08002010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b096      	sub	sp, #88	@ 0x58
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002016:	f000 fe11 	bl	8002c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800201a:	f000 f867 	bl	80020ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800201e:	f000 f9f5 	bl	800240c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002022:	f000 f8cd 	bl	80021c0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002026:	f000 f8f9 	bl	800221c <MX_I2C2_Init>
  MX_TIM1_Init();
 800202a:	f000 f925 	bl	8002278 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800202e:	f000 f9c3 	bl	80023b8 <MX_USART2_UART_Init>
  DHT20_Init();
 8002032:	f7ff ff7f 	bl	8001f34 <DHT20_Init>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002036:	2100      	movs	r1, #0
 8002038:	4825      	ldr	r0, [pc, #148]	@ (80020d0 <main+0xc0>)
 800203a:	f002 fe75 	bl	8004d28 <HAL_TIM_PWM_Start>
  HAL_Delay(100);
 800203e:	2064      	movs	r0, #100	@ 0x64
 8002040:	f000 fe3e 	bl	8002cc0 <HAL_Delay>
  if (!init(true)) {
 8002044:	2001      	movs	r0, #1
 8002046:	f7ff f917 	bl	8001278 <init>
 800204a:	4603      	mov	r3, r0
 800204c:	f083 0301 	eor.w	r3, r3, #1
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <main+0x4a>

            while (1);
 8002056:	bf00      	nop
 8002058:	e7fd      	b.n	8002056 <main+0x46>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800205a:	4b1e      	ldr	r3, [pc, #120]	@ (80020d4 <main+0xc4>)
 800205c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8002060:	461d      	mov	r5, r3
 8002062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002066:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800206a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800206e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002072:	2100      	movs	r1, #0
 8002074:	4618      	mov	r0, r3
 8002076:	f004 f97a 	bl	800636e <osThreadCreate>
 800207a:	4603      	mov	r3, r0
 800207c:	4a16      	ldr	r2, [pc, #88]	@ (80020d8 <main+0xc8>)
 800207e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityAboveNormal, 0, 256);
 8002080:	4b16      	ldr	r3, [pc, #88]	@ (80020dc <main+0xcc>)
 8002082:	f107 0420 	add.w	r4, r7, #32
 8002086:	461d      	mov	r5, r3
 8002088:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800208a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800208c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002090:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8002094:	f107 0320 	add.w	r3, r7, #32
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f004 f967 	bl	800636e <osThreadCreate>
 80020a0:	4603      	mov	r3, r0
 80020a2:	4a0f      	ldr	r2, [pc, #60]	@ (80020e0 <main+0xd0>)
 80020a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityAboveNormal, 0, 256);
 80020a6:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <main+0xd4>)
 80020a8:	1d3c      	adds	r4, r7, #4
 80020aa:	461d      	mov	r5, r3
 80020ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2100      	movs	r1, #0
 80020bc:	4618      	mov	r0, r3
 80020be:	f004 f956 	bl	800636e <osThreadCreate>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <main+0xd8>)
 80020c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80020c8:	f004 f94a 	bl	8006360 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <main+0xbc>
 80020d0:	200005d0 	.word	0x200005d0
 80020d4:	0800bf58 	.word	0x0800bf58
 80020d8:	20000660 	.word	0x20000660
 80020dc:	0800bf80 	.word	0x0800bf80
 80020e0:	20000664 	.word	0x20000664
 80020e4:	0800bfa8 	.word	0x0800bfa8
 80020e8:	20000668 	.word	0x20000668

080020ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b094      	sub	sp, #80	@ 0x50
 80020f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020f2:	f107 0320 	add.w	r3, r7, #32
 80020f6:	2230      	movs	r2, #48	@ 0x30
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f006 fb3b 	bl	8008776 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002100:	f107 030c 	add.w	r3, r7, #12
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	4b28      	ldr	r3, [pc, #160]	@ (80021b8 <SystemClock_Config+0xcc>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	4a27      	ldr	r2, [pc, #156]	@ (80021b8 <SystemClock_Config+0xcc>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002120:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <SystemClock_Config+0xcc>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800212c:	2300      	movs	r3, #0
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <SystemClock_Config+0xd0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002138:	4a20      	ldr	r2, [pc, #128]	@ (80021bc <SystemClock_Config+0xd0>)
 800213a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <SystemClock_Config+0xd0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002148:	607b      	str	r3, [r7, #4]
 800214a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800214c:	2302      	movs	r3, #2
 800214e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002150:	2301      	movs	r3, #1
 8002152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002154:	2310      	movs	r3, #16
 8002156:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002158:	2302      	movs	r3, #2
 800215a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800215c:	2300      	movs	r3, #0
 800215e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002160:	2308      	movs	r3, #8
 8002162:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002164:	2354      	movs	r3, #84	@ 0x54
 8002166:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002168:	2302      	movs	r3, #2
 800216a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800216c:	2304      	movs	r3, #4
 800216e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002170:	f107 0320 	add.w	r3, r7, #32
 8002174:	4618      	mov	r0, r3
 8002176:	f002 f841 	bl	80041fc <HAL_RCC_OscConfig>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002180:	f000 fa56 	bl	8002630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002184:	230f      	movs	r3, #15
 8002186:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002188:	2302      	movs	r3, #2
 800218a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002190:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002194:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2102      	movs	r1, #2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f002 faa3 	bl	80046ec <HAL_RCC_ClockConfig>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80021ac:	f000 fa40 	bl	8002630 <Error_Handler>
  }
}
 80021b0:	bf00      	nop
 80021b2:	3750      	adds	r7, #80	@ 0x50
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40007000 	.word	0x40007000

080021c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021c4:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021c6:	4a13      	ldr	r2, [pc, #76]	@ (8002214 <MX_I2C1_Init+0x54>)
 80021c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80021ca:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021cc:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <MX_I2C1_Init+0x58>)
 80021ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021d8:	2200      	movs	r2, #0
 80021da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021ea:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021f0:	4b07      	ldr	r3, [pc, #28]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021f6:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021fc:	4804      	ldr	r0, [pc, #16]	@ (8002210 <MX_I2C1_Init+0x50>)
 80021fe:	f001 f803 	bl	8003208 <HAL_I2C_Init>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002208:	f000 fa12 	bl	8002630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000528 	.word	0x20000528
 8002214:	40005400 	.word	0x40005400
 8002218:	000186a0 	.word	0x000186a0

0800221c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002220:	4b12      	ldr	r3, [pc, #72]	@ (800226c <MX_I2C2_Init+0x50>)
 8002222:	4a13      	ldr	r2, [pc, #76]	@ (8002270 <MX_I2C2_Init+0x54>)
 8002224:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002226:	4b11      	ldr	r3, [pc, #68]	@ (800226c <MX_I2C2_Init+0x50>)
 8002228:	4a12      	ldr	r2, [pc, #72]	@ (8002274 <MX_I2C2_Init+0x58>)
 800222a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800222c:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <MX_I2C2_Init+0x50>)
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002232:	4b0e      	ldr	r3, [pc, #56]	@ (800226c <MX_I2C2_Init+0x50>)
 8002234:	2200      	movs	r2, #0
 8002236:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002238:	4b0c      	ldr	r3, [pc, #48]	@ (800226c <MX_I2C2_Init+0x50>)
 800223a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800223e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002240:	4b0a      	ldr	r3, [pc, #40]	@ (800226c <MX_I2C2_Init+0x50>)
 8002242:	2200      	movs	r2, #0
 8002244:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002246:	4b09      	ldr	r3, [pc, #36]	@ (800226c <MX_I2C2_Init+0x50>)
 8002248:	2200      	movs	r2, #0
 800224a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800224c:	4b07      	ldr	r3, [pc, #28]	@ (800226c <MX_I2C2_Init+0x50>)
 800224e:	2200      	movs	r2, #0
 8002250:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002252:	4b06      	ldr	r3, [pc, #24]	@ (800226c <MX_I2C2_Init+0x50>)
 8002254:	2200      	movs	r2, #0
 8002256:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002258:	4804      	ldr	r0, [pc, #16]	@ (800226c <MX_I2C2_Init+0x50>)
 800225a:	f000 ffd5 	bl	8003208 <HAL_I2C_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002264:	f000 f9e4 	bl	8002630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	2000057c 	.word	0x2000057c
 8002270:	40005800 	.word	0x40005800
 8002274:	000186a0 	.word	0x000186a0

08002278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b096      	sub	sp, #88	@ 0x58
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800227e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]
 800228a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800228c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002296:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	611a      	str	r2, [r3, #16]
 80022a6:	615a      	str	r2, [r3, #20]
 80022a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	2220      	movs	r2, #32
 80022ae:	2100      	movs	r1, #0
 80022b0:	4618      	mov	r0, r3
 80022b2:	f006 fa60 	bl	8008776 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022b6:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022b8:	4a3e      	ldr	r2, [pc, #248]	@ (80023b4 <MX_TIM1_Init+0x13c>)
 80022ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80022bc:	4b3c      	ldr	r3, [pc, #240]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022be:	2253      	movs	r2, #83	@ 0x53
 80022c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80022c8:	4b39      	ldr	r3, [pc, #228]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022ca:	2264      	movs	r2, #100	@ 0x64
 80022cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ce:	4b38      	ldr	r3, [pc, #224]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022d4:	4b36      	ldr	r3, [pc, #216]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022e0:	4833      	ldr	r0, [pc, #204]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022e2:	f002 fc15 	bl	8004b10 <HAL_TIM_Base_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80022ec:	f000 f9a0 	bl	8002630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022f6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80022fa:	4619      	mov	r1, r3
 80022fc:	482c      	ldr	r0, [pc, #176]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80022fe:	f002 ff75 	bl	80051ec <HAL_TIM_ConfigClockSource>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002308:	f000 f992 	bl	8002630 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800230c:	4828      	ldr	r0, [pc, #160]	@ (80023b0 <MX_TIM1_Init+0x138>)
 800230e:	f002 fcb1 	bl	8004c74 <HAL_TIM_PWM_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002318:	f000 f98a 	bl	8002630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231c:	2300      	movs	r3, #0
 800231e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002320:	2300      	movs	r3, #0
 8002322:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002324:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002328:	4619      	mov	r1, r3
 800232a:	4821      	ldr	r0, [pc, #132]	@ (80023b0 <MX_TIM1_Init+0x138>)
 800232c:	f003 fb20 	bl	8005970 <HAL_TIMEx_MasterConfigSynchronization>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002336:	f000 f97b 	bl	8002630 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800233a:	2360      	movs	r3, #96	@ 0x60
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002346:	2300      	movs	r3, #0
 8002348:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800234a:	2300      	movs	r3, #0
 800234c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800234e:	2300      	movs	r3, #0
 8002350:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800235a:	2200      	movs	r2, #0
 800235c:	4619      	mov	r1, r3
 800235e:	4814      	ldr	r0, [pc, #80]	@ (80023b0 <MX_TIM1_Init+0x138>)
 8002360:	f002 fe82 	bl	8005068 <HAL_TIM_PWM_ConfigChannel>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800236a:	f000 f961 	bl	8002630 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800236e:	2300      	movs	r3, #0
 8002370:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002382:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002386:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002388:	2300      	movs	r3, #0
 800238a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4619      	mov	r1, r3
 8002390:	4807      	ldr	r0, [pc, #28]	@ (80023b0 <MX_TIM1_Init+0x138>)
 8002392:	f003 fb5b 	bl	8005a4c <HAL_TIMEx_ConfigBreakDeadTime>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800239c:	f000 f948 	bl	8002630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023a0:	4803      	ldr	r0, [pc, #12]	@ (80023b0 <MX_TIM1_Init+0x138>)
 80023a2:	f000 fa25 	bl	80027f0 <HAL_TIM_MspPostInit>

}
 80023a6:	bf00      	nop
 80023a8:	3758      	adds	r7, #88	@ 0x58
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	200005d0 	.word	0x200005d0
 80023b4:	40010000 	.word	0x40010000

080023b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023bc:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023be:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <MX_USART2_UART_Init+0x50>)
 80023c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023c2:	4b10      	ldr	r3, [pc, #64]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023de:	220c      	movs	r2, #12
 80023e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e2:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023ee:	4805      	ldr	r0, [pc, #20]	@ (8002404 <MX_USART2_UART_Init+0x4c>)
 80023f0:	f003 fb92 	bl	8005b18 <HAL_UART_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023fa:	f000 f919 	bl	8002630 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000618 	.word	0x20000618
 8002408:	40004400 	.word	0x40004400

0800240c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	@ 0x28
 8002410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
 800241e:	60da      	str	r2, [r3, #12]
 8002420:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	4b27      	ldr	r3, [pc, #156]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	4a26      	ldr	r2, [pc, #152]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 800242c:	f043 0304 	orr.w	r3, r3, #4
 8002430:	6313      	str	r3, [r2, #48]	@ 0x30
 8002432:	4b24      	ldr	r3, [pc, #144]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	4b20      	ldr	r3, [pc, #128]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	4a1f      	ldr	r2, [pc, #124]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800244c:	6313      	str	r3, [r2, #48]	@ 0x30
 800244e:	4b1d      	ldr	r3, [pc, #116]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	4a18      	ldr	r2, [pc, #96]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002464:	f043 0301 	orr.w	r3, r3, #1
 8002468:	6313      	str	r3, [r2, #48]	@ 0x30
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a11      	ldr	r2, [pc, #68]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <MX_GPIO_Init+0xb8>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002492:	2200      	movs	r2, #0
 8002494:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002498:	480b      	ldr	r0, [pc, #44]	@ (80024c8 <MX_GPIO_Init+0xbc>)
 800249a:	f000 fe9b 	bl	80031d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800249e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a4:	2301      	movs	r3, #1
 80024a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ac:	2300      	movs	r3, #0
 80024ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80024b0:	f107 0314 	add.w	r3, r7, #20
 80024b4:	4619      	mov	r1, r3
 80024b6:	4804      	ldr	r0, [pc, #16]	@ (80024c8 <MX_GPIO_Init+0xbc>)
 80024b8:	f000 fd08 	bl	8002ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80024bc:	bf00      	nop
 80024be:	3728      	adds	r7, #40	@ 0x28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40023800 	.word	0x40023800
 80024c8:	40020800 	.word	0x40020800

080024cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(temperature<32 && distance > 100){
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <StartDefaultTask+0x3c>)
 80024d6:	edd3 7a00 	vldr	s15, [r3]
 80024da:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800250c <StartDefaultTask+0x40>
 80024de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e6:	d507      	bpl.n	80024f8 <StartDefaultTask+0x2c>
 80024e8:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <StartDefaultTask+0x44>)
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	2b64      	cmp	r3, #100	@ 0x64
 80024ee:	d903      	bls.n	80024f8 <StartDefaultTask+0x2c>
	  	  TIM1->CCR1 = 80;
 80024f0:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <StartDefaultTask+0x48>)
 80024f2:	2250      	movs	r2, #80	@ 0x50
 80024f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80024f6:	e002      	b.n	80024fe <StartDefaultTask+0x32>
	    }
	    else{
	  	  TIM1->CCR1 = 30;
 80024f8:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <StartDefaultTask+0x48>)
 80024fa:	221e      	movs	r2, #30
 80024fc:	635a      	str	r2, [r3, #52]	@ 0x34
	    }
	    osDelay(200);
 80024fe:	20c8      	movs	r0, #200	@ 0xc8
 8002500:	f003 ff81 	bl	8006406 <osDelay>
	  if(temperature<32 && distance > 100){
 8002504:	e7e6      	b.n	80024d4 <StartDefaultTask+0x8>
 8002506:	bf00      	nop
 8002508:	20000000 	.word	0x20000000
 800250c:	42000000 	.word	0x42000000
 8002510:	20000524 	.word	0x20000524
 8002514:	40010000 	.word	0x40010000

08002518 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	   distance = readRangeSingleMillimeters();
 8002520:	f7ff fa8c 	bl	8001a3c <readRangeSingleMillimeters>
 8002524:	4603      	mov	r3, r0
 8002526:	461a      	mov	r2, r3
 8002528:	4b16      	ldr	r3, [pc, #88]	@ (8002584 <StartTask02+0x6c>)
 800252a:	801a      	strh	r2, [r3, #0]

	  	        if (timeoutOccurred()) {
 800252c:	f7ff fadc 	bl	8001ae8 <timeoutOccurred>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d010      	beq.n	8002558 <StartTask02+0x40>
	               	  snprintf(buf, sizeof(buf), "Timeout");
 8002536:	4a14      	ldr	r2, [pc, #80]	@ (8002588 <StartTask02+0x70>)
 8002538:	21c8      	movs	r1, #200	@ 0xc8
 800253a:	4814      	ldr	r0, [pc, #80]	@ (800258c <StartTask02+0x74>)
 800253c:	f006 f880 	bl	8008640 <sniprintf>
	  		      	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002540:	4812      	ldr	r0, [pc, #72]	@ (800258c <StartTask02+0x74>)
 8002542:	f7fd fe9d 	bl	8000280 <strlen>
 8002546:	4603      	mov	r3, r0
 8002548:	b29a      	uxth	r2, r3
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
 800254e:	490f      	ldr	r1, [pc, #60]	@ (800258c <StartTask02+0x74>)
 8002550:	480f      	ldr	r0, [pc, #60]	@ (8002590 <StartTask02+0x78>)
 8002552:	f003 fb31 	bl	8005bb8 <HAL_UART_Transmit>
 8002556:	e011      	b.n	800257c <StartTask02+0x64>
	  	        } else {

	  	      	  snprintf(buf, sizeof(buf), "Distance: %d mm\r\n", distance);
 8002558:	4b0a      	ldr	r3, [pc, #40]	@ (8002584 <StartTask02+0x6c>)
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	4a0d      	ldr	r2, [pc, #52]	@ (8002594 <StartTask02+0x7c>)
 800255e:	21c8      	movs	r1, #200	@ 0xc8
 8002560:	480a      	ldr	r0, [pc, #40]	@ (800258c <StartTask02+0x74>)
 8002562:	f006 f86d 	bl	8008640 <sniprintf>
	  	      	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002566:	4809      	ldr	r0, [pc, #36]	@ (800258c <StartTask02+0x74>)
 8002568:	f7fd fe8a 	bl	8000280 <strlen>
 800256c:	4603      	mov	r3, r0
 800256e:	b29a      	uxth	r2, r3
 8002570:	f04f 33ff 	mov.w	r3, #4294967295
 8002574:	4905      	ldr	r1, [pc, #20]	@ (800258c <StartTask02+0x74>)
 8002576:	4806      	ldr	r0, [pc, #24]	@ (8002590 <StartTask02+0x78>)
 8002578:	f003 fb1e 	bl	8005bb8 <HAL_UART_Transmit>
	  	        }

	  	        osDelay(200);
 800257c:	20c8      	movs	r0, #200	@ 0xc8
 800257e:	f003 ff42 	bl	8006406 <osDelay>
	   distance = readRangeSingleMillimeters();
 8002582:	e7cd      	b.n	8002520 <StartTask02+0x8>
 8002584:	20000524 	.word	0x20000524
 8002588:	0800bfc4 	.word	0x0800bfc4
 800258c:	2000045c 	.word	0x2000045c
 8002590:	20000618 	.word	0x20000618
 8002594:	0800bfcc 	.word	0x0800bfcc

08002598 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8002598:	b5b0      	push	{r4, r5, r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af04      	add	r7, sp, #16
 800259e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	      DHT20_ReadTemperature(&temperature, &humidity);
 80025a0:	4915      	ldr	r1, [pc, #84]	@ (80025f8 <StartTask03+0x60>)
 80025a2:	4816      	ldr	r0, [pc, #88]	@ (80025fc <StartTask03+0x64>)
 80025a4:	f7ff fcda 	bl	8001f5c <DHT20_ReadTemperature>

	 	  snprintf(buf, sizeof(buf), "Temperature: %.2f C, Humidity: %.2f%%\r\n", temperature, humidity);
 80025a8:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <StartTask03+0x64>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ffd3 	bl	8000558 <__aeabi_f2d>
 80025b2:	4604      	mov	r4, r0
 80025b4:	460d      	mov	r5, r1
 80025b6:	4b10      	ldr	r3, [pc, #64]	@ (80025f8 <StartTask03+0x60>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fd ffcc 	bl	8000558 <__aeabi_f2d>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80025c8:	e9cd 4500 	strd	r4, r5, [sp]
 80025cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <StartTask03+0x68>)
 80025ce:	21c8      	movs	r1, #200	@ 0xc8
 80025d0:	480c      	ldr	r0, [pc, #48]	@ (8002604 <StartTask03+0x6c>)
 80025d2:	f006 f835 	bl	8008640 <sniprintf>
	 	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 80025d6:	480b      	ldr	r0, [pc, #44]	@ (8002604 <StartTask03+0x6c>)
 80025d8:	f7fd fe52 	bl	8000280 <strlen>
 80025dc:	4603      	mov	r3, r0
 80025de:	b29a      	uxth	r2, r3
 80025e0:	f04f 33ff 	mov.w	r3, #4294967295
 80025e4:	4907      	ldr	r1, [pc, #28]	@ (8002604 <StartTask03+0x6c>)
 80025e6:	4808      	ldr	r0, [pc, #32]	@ (8002608 <StartTask03+0x70>)
 80025e8:	f003 fae6 	bl	8005bb8 <HAL_UART_Transmit>

	      osDelay(1000);
 80025ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025f0:	f003 ff09 	bl	8006406 <osDelay>
	      DHT20_ReadTemperature(&temperature, &humidity);
 80025f4:	bf00      	nop
 80025f6:	e7d3      	b.n	80025a0 <StartTask03+0x8>
 80025f8:	20000004 	.word	0x20000004
 80025fc:	20000000 	.word	0x20000000
 8002600:	0800bfe0 	.word	0x0800bfe0
 8002604:	2000045c 	.word	0x2000045c
 8002608:	20000618 	.word	0x20000618

0800260c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d101      	bne.n	8002622 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800261e:	f000 fb2f 	bl	8002c80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40000c00 	.word	0x40000c00

08002630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002634:	b672      	cpsid	i
}
 8002636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <Error_Handler+0x8>

0800263c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	607b      	str	r3, [r7, #4]
 8002646:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_MspInit+0x54>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	4a11      	ldr	r2, [pc, #68]	@ (8002690 <HAL_MspInit+0x54>)
 800264c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002650:	6453      	str	r3, [r2, #68]	@ 0x44
 8002652:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <HAL_MspInit+0x54>)
 8002654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	603b      	str	r3, [r7, #0]
 8002662:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <HAL_MspInit+0x54>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002666:	4a0a      	ldr	r2, [pc, #40]	@ (8002690 <HAL_MspInit+0x54>)
 8002668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266c:	6413      	str	r3, [r2, #64]	@ 0x40
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <HAL_MspInit+0x54>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002676:	603b      	str	r3, [r7, #0]
 8002678:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	210f      	movs	r1, #15
 800267e:	f06f 0001 	mvn.w	r0, #1
 8002682:	f000 fbf9 	bl	8002e78 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40023800 	.word	0x40023800

08002694 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08c      	sub	sp, #48	@ 0x30
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 031c 	add.w	r3, r7, #28
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a3a      	ldr	r2, [pc, #232]	@ (800279c <HAL_I2C_MspInit+0x108>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d12c      	bne.n	8002710 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	4b39      	ldr	r3, [pc, #228]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	4a38      	ldr	r2, [pc, #224]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c6:	4b36      	ldr	r3, [pc, #216]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	61bb      	str	r3, [r7, #24]
 80026d0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026d2:	23c0      	movs	r3, #192	@ 0xc0
 80026d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026d6:	2312      	movs	r3, #18
 80026d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026e2:	2304      	movs	r3, #4
 80026e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e6:	f107 031c 	add.w	r3, r7, #28
 80026ea:	4619      	mov	r1, r3
 80026ec:	482d      	ldr	r0, [pc, #180]	@ (80027a4 <HAL_I2C_MspInit+0x110>)
 80026ee:	f000 fbed 	bl	8002ecc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	4b2a      	ldr	r3, [pc, #168]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	4a29      	ldr	r2, [pc, #164]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 80026fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002700:	6413      	str	r3, [r2, #64]	@ 0x40
 8002702:	4b27      	ldr	r3, [pc, #156]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 800270e:	e041      	b.n	8002794 <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a24      	ldr	r2, [pc, #144]	@ (80027a8 <HAL_I2C_MspInit+0x114>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d13c      	bne.n	8002794 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b20      	ldr	r3, [pc, #128]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	4a1f      	ldr	r2, [pc, #124]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	6313      	str	r3, [r2, #48]	@ 0x30
 800272a:	4b1d      	ldr	r3, [pc, #116]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800273a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800273c:	2312      	movs	r3, #18
 800273e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002744:	2303      	movs	r3, #3
 8002746:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002748:	2304      	movs	r3, #4
 800274a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274c:	f107 031c 	add.w	r3, r7, #28
 8002750:	4619      	mov	r1, r3
 8002752:	4814      	ldr	r0, [pc, #80]	@ (80027a4 <HAL_I2C_MspInit+0x110>)
 8002754:	f000 fbba 	bl	8002ecc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002758:	2308      	movs	r3, #8
 800275a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800275c:	2312      	movs	r3, #18
 800275e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002764:	2303      	movs	r3, #3
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002768:	2309      	movs	r3, #9
 800276a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	4619      	mov	r1, r3
 8002772:	480c      	ldr	r0, [pc, #48]	@ (80027a4 <HAL_I2C_MspInit+0x110>)
 8002774:	f000 fbaa 	bl	8002ecc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	4b08      	ldr	r3, [pc, #32]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	4a07      	ldr	r2, [pc, #28]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 8002782:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002786:	6413      	str	r3, [r2, #64]	@ 0x40
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_I2C_MspInit+0x10c>)
 800278a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	bf00      	nop
 8002796:	3730      	adds	r7, #48	@ 0x30
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40005400 	.word	0x40005400
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40020400 	.word	0x40020400
 80027a8:	40005800 	.word	0x40005800

080027ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <HAL_TIM_Base_MspInit+0x3c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d10d      	bne.n	80027da <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <HAL_TIM_Base_MspInit+0x40>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	4a09      	ldr	r2, [pc, #36]	@ (80027ec <HAL_TIM_Base_MspInit+0x40>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ce:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <HAL_TIM_Base_MspInit+0x40>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40010000 	.word	0x40010000
 80027ec:	40023800 	.word	0x40023800

080027f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 030c 	add.w	r3, r7, #12
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a12      	ldr	r2, [pc, #72]	@ (8002858 <HAL_TIM_MspPostInit+0x68>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d11e      	bne.n	8002850 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	4b11      	ldr	r3, [pc, #68]	@ (800285c <HAL_TIM_MspPostInit+0x6c>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a10      	ldr	r2, [pc, #64]	@ (800285c <HAL_TIM_MspPostInit+0x6c>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b0e      	ldr	r3, [pc, #56]	@ (800285c <HAL_TIM_MspPostInit+0x6c>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800282e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002832:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002840:	2301      	movs	r3, #1
 8002842:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f107 030c 	add.w	r3, r7, #12
 8002848:	4619      	mov	r1, r3
 800284a:	4805      	ldr	r0, [pc, #20]	@ (8002860 <HAL_TIM_MspPostInit+0x70>)
 800284c:	f000 fb3e 	bl	8002ecc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002850:	bf00      	nop
 8002852:	3720      	adds	r7, #32
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40010000 	.word	0x40010000
 800285c:	40023800 	.word	0x40023800
 8002860:	40020000 	.word	0x40020000

08002864 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	@ 0x28
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a19      	ldr	r2, [pc, #100]	@ (80028e8 <HAL_UART_MspInit+0x84>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d12b      	bne.n	80028de <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b18      	ldr	r3, [pc, #96]	@ (80028ec <HAL_UART_MspInit+0x88>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	4a17      	ldr	r2, [pc, #92]	@ (80028ec <HAL_UART_MspInit+0x88>)
 8002890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002894:	6413      	str	r3, [r2, #64]	@ 0x40
 8002896:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <HAL_UART_MspInit+0x88>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <HAL_UART_MspInit+0x88>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <HAL_UART_MspInit+0x88>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_UART_MspInit+0x88>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028be:	230c      	movs	r3, #12
 80028c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ce:	2307      	movs	r3, #7
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4805      	ldr	r0, [pc, #20]	@ (80028f0 <HAL_UART_MspInit+0x8c>)
 80028da:	f000 faf7 	bl	8002ecc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80028de:	bf00      	nop
 80028e0:	3728      	adds	r7, #40	@ 0x28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40004400 	.word	0x40004400
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020000 	.word	0x40020000

080028f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08e      	sub	sp, #56	@ 0x38
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	4b33      	ldr	r3, [pc, #204]	@ (80029d8 <HAL_InitTick+0xe4>)
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	4a32      	ldr	r2, [pc, #200]	@ (80029d8 <HAL_InitTick+0xe4>)
 800290e:	f043 0308 	orr.w	r3, r3, #8
 8002912:	6413      	str	r3, [r2, #64]	@ 0x40
 8002914:	4b30      	ldr	r3, [pc, #192]	@ (80029d8 <HAL_InitTick+0xe4>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	f003 0308 	and.w	r3, r3, #8
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002920:	f107 0210 	add.w	r2, r7, #16
 8002924:	f107 0314 	add.w	r3, r7, #20
 8002928:	4611      	mov	r1, r2
 800292a:	4618      	mov	r0, r3
 800292c:	f002 f8be 	bl	8004aac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002930:	6a3b      	ldr	r3, [r7, #32]
 8002932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002936:	2b00      	cmp	r3, #0
 8002938:	d103      	bne.n	8002942 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800293a:	f002 f88f 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 800293e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002940:	e004      	b.n	800294c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002942:	f002 f88b 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 8002946:	4603      	mov	r3, r0
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800294c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800294e:	4a23      	ldr	r2, [pc, #140]	@ (80029dc <HAL_InitTick+0xe8>)
 8002950:	fba2 2303 	umull	r2, r3, r2, r3
 8002954:	0c9b      	lsrs	r3, r3, #18
 8002956:	3b01      	subs	r3, #1
 8002958:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800295a:	4b21      	ldr	r3, [pc, #132]	@ (80029e0 <HAL_InitTick+0xec>)
 800295c:	4a21      	ldr	r2, [pc, #132]	@ (80029e4 <HAL_InitTick+0xf0>)
 800295e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002960:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <HAL_InitTick+0xec>)
 8002962:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002966:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002968:	4a1d      	ldr	r2, [pc, #116]	@ (80029e0 <HAL_InitTick+0xec>)
 800296a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800296c:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800296e:	4b1c      	ldr	r3, [pc, #112]	@ (80029e0 <HAL_InitTick+0xec>)
 8002970:	2200      	movs	r2, #0
 8002972:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002974:	4b1a      	ldr	r3, [pc, #104]	@ (80029e0 <HAL_InitTick+0xec>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297a:	4b19      	ldr	r3, [pc, #100]	@ (80029e0 <HAL_InitTick+0xec>)
 800297c:	2200      	movs	r2, #0
 800297e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8002980:	4817      	ldr	r0, [pc, #92]	@ (80029e0 <HAL_InitTick+0xec>)
 8002982:	f002 f8c5 	bl	8004b10 <HAL_TIM_Base_Init>
 8002986:	4603      	mov	r3, r0
 8002988:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800298c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11b      	bne.n	80029cc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002994:	4812      	ldr	r0, [pc, #72]	@ (80029e0 <HAL_InitTick+0xec>)
 8002996:	f002 f90b 	bl	8004bb0 <HAL_TIM_Base_Start_IT>
 800299a:	4603      	mov	r3, r0
 800299c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80029a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d111      	bne.n	80029cc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80029a8:	2032      	movs	r0, #50	@ 0x32
 80029aa:	f000 fa81 	bl	8002eb0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b0f      	cmp	r3, #15
 80029b2:	d808      	bhi.n	80029c6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80029b4:	2200      	movs	r2, #0
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	2032      	movs	r0, #50	@ 0x32
 80029ba:	f000 fa5d 	bl	8002e78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029be:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <HAL_InitTick+0xf4>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	e002      	b.n	80029cc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80029cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3738      	adds	r7, #56	@ 0x38
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40023800 	.word	0x40023800
 80029dc:	431bde83 	.word	0x431bde83
 80029e0:	2000066c 	.word	0x2000066c
 80029e4:	40000c00 	.word	0x40000c00
 80029e8:	2000000c 	.word	0x2000000c

080029ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <NMI_Handler+0x4>

080029f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <HardFault_Handler+0x4>

080029fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a00:	bf00      	nop
 8002a02:	e7fd      	b.n	8002a00 <MemManage_Handler+0x4>

08002a04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <BusFault_Handler+0x4>

08002a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a10:	bf00      	nop
 8002a12:	e7fd      	b.n	8002a10 <UsageFault_Handler+0x4>

08002a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
	...

08002a24 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a28:	4802      	ldr	r0, [pc, #8]	@ (8002a34 <TIM5_IRQHandler+0x10>)
 8002a2a:	f002 fa2d 	bl	8004e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	2000066c 	.word	0x2000066c

08002a38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return 1;
 8002a3c:	2301      	movs	r3, #1
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <_kill>:

int _kill(int pid, int sig)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a52:	f005 fee3 	bl	800881c <__errno>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2216      	movs	r2, #22
 8002a5a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <_exit>:

void _exit (int status)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a70:	f04f 31ff 	mov.w	r1, #4294967295
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ffe7 	bl	8002a48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a7a:	bf00      	nop
 8002a7c:	e7fd      	b.n	8002a7a <_exit+0x12>

08002a7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b086      	sub	sp, #24
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	e00a      	b.n	8002aa6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a90:	f3af 8000 	nop.w
 8002a94:	4601      	mov	r1, r0
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	60ba      	str	r2, [r7, #8]
 8002a9c:	b2ca      	uxtb	r2, r1
 8002a9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	dbf0      	blt.n	8002a90 <_read+0x12>
  }

  return len;
 8002aae:	687b      	ldr	r3, [r7, #4]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	e009      	b.n	8002ade <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	60ba      	str	r2, [r7, #8]
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3301      	adds	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	dbf1      	blt.n	8002aca <_write+0x12>
  }
  return len;
 8002ae6:	687b      	ldr	r3, [r7, #4]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <_close>:

int _close(int file)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002af8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b18:	605a      	str	r2, [r3, #4]
  return 0;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <_isatty>:

int _isatty(int file)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b30:	2301      	movs	r3, #1
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b085      	sub	sp, #20
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b60:	4a14      	ldr	r2, [pc, #80]	@ (8002bb4 <_sbrk+0x5c>)
 8002b62:	4b15      	ldr	r3, [pc, #84]	@ (8002bb8 <_sbrk+0x60>)
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b6c:	4b13      	ldr	r3, [pc, #76]	@ (8002bbc <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <_sbrk+0x64>)
 8002b76:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <_sbrk+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <_sbrk+0x64>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d207      	bcs.n	8002b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b88:	f005 fe48 	bl	800881c <__errno>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	220c      	movs	r2, #12
 8002b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295
 8002b96:	e009      	b.n	8002bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b98:	4b08      	ldr	r3, [pc, #32]	@ (8002bbc <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b9e:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a05      	ldr	r2, [pc, #20]	@ (8002bbc <_sbrk+0x64>)
 8002ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002baa:	68fb      	ldr	r3, [r7, #12]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20010000 	.word	0x20010000
 8002bb8:	00000400 	.word	0x00000400
 8002bbc:	200006b4 	.word	0x200006b4
 8002bc0:	20004560 	.word	0x20004560

08002bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <SystemInit+0x20>)
 8002bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bce:	4a05      	ldr	r2, [pc, #20]	@ (8002be4 <SystemInit+0x20>)
 8002bd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
ldr   sp, =_estack      /* set stack pointer */
 8002be8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002bec:	f7ff ffea 	bl	8002bc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bf0:	480c      	ldr	r0, [pc, #48]	@ (8002c24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bf2:	490d      	ldr	r1, [pc, #52]	@ (8002c28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bf8:	e002      	b.n	8002c00 <LoopCopyDataInit>

08002bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bfe:	3304      	adds	r3, #4

08002c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c04:	d3f9      	bcc.n	8002bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c06:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c08:	4c0a      	ldr	r4, [pc, #40]	@ (8002c34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c0c:	e001      	b.n	8002c12 <LoopFillZerobss>

08002c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c10:	3204      	adds	r2, #4

08002c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c14:	d3fb      	bcc.n	8002c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c16:	f005 fe07 	bl	8008828 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c1a:	f7ff f9f9 	bl	8002010 <main>
  bx  lr    
 8002c1e:	4770      	bx	lr
ldr   sp, =_estack      /* set stack pointer */
 8002c20:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c28:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002c2c:	0800c464 	.word	0x0800c464
  ldr r2, =_sbss
 8002c30:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002c34:	2000455c 	.word	0x2000455c

08002c38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c38:	e7fe      	b.n	8002c38 <ADC_IRQHandler>
	...

08002c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c40:	4b0e      	ldr	r3, [pc, #56]	@ (8002c7c <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0d      	ldr	r2, [pc, #52]	@ (8002c7c <HAL_Init+0x40>)
 8002c46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c7c <HAL_Init+0x40>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <HAL_Init+0x40>)
 8002c52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c58:	4b08      	ldr	r3, [pc, #32]	@ (8002c7c <HAL_Init+0x40>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a07      	ldr	r2, [pc, #28]	@ (8002c7c <HAL_Init+0x40>)
 8002c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c64:	2003      	movs	r0, #3
 8002c66:	f000 f8fc 	bl	8002e62 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c6a:	200f      	movs	r0, #15
 8002c6c:	f7ff fe42 	bl	80028f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c70:	f7ff fce4 	bl	800263c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023c00 	.word	0x40023c00

08002c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a04      	ldr	r2, [pc, #16]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000010 	.word	0x20000010
 8002ca4:	200006b8 	.word	0x200006b8

08002ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <HAL_GetTick+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	200006b8 	.word	0x200006b8

08002cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff ffee 	bl	8002ca8 <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d005      	beq.n	8002ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_Delay+0x44>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ce6:	bf00      	nop
 8002ce8:	f7ff ffde 	bl	8002ca8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d8f7      	bhi.n	8002ce8 <HAL_Delay+0x28>
  {
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000010 	.word	0x20000010

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3a:	4a04      	ldr	r2, [pc, #16]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60d3      	str	r3, [r2, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4907      	ldr	r1, [pc, #28]	@ (8002da4 <__NVIC_EnableIRQ+0x38>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	@ (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	@ (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	@ 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	@ 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff ff4c 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002e70:	bf00      	nop
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
 8002e84:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e8a:	f7ff ff61 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002e8e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	68b9      	ldr	r1, [r7, #8]
 8002e94:	6978      	ldr	r0, [r7, #20]
 8002e96:	f7ff ffb1 	bl	8002dfc <NVIC_EncodePriority>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ea0:	4611      	mov	r1, r2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ff80 	bl	8002da8 <__NVIC_SetPriority>
}
 8002ea8:	bf00      	nop
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff54 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002ec4:	bf00      	nop
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b089      	sub	sp, #36	@ 0x24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61fb      	str	r3, [r7, #28]
 8002ee6:	e159      	b.n	800319c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ee8:	2201      	movs	r2, #1
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	f040 8148 	bne.w	8003196 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d005      	beq.n	8002f1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d130      	bne.n	8002f80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	2203      	movs	r2, #3
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4013      	ands	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f54:	2201      	movs	r2, #1
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4013      	ands	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	091b      	lsrs	r3, r3, #4
 8002f6a:	f003 0201 	and.w	r2, r3, #1
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f003 0303 	and.w	r3, r3, #3
 8002f88:	2b03      	cmp	r3, #3
 8002f8a:	d017      	beq.n	8002fbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	2203      	movs	r2, #3
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d123      	bne.n	8003010 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	08da      	lsrs	r2, r3, #3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3208      	adds	r2, #8
 8002fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	220f      	movs	r2, #15
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	08da      	lsrs	r2, r3, #3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3208      	adds	r2, #8
 800300a:	69b9      	ldr	r1, [r7, #24]
 800300c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	2203      	movs	r2, #3
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0203 	and.w	r2, r3, #3
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80a2 	beq.w	8003196 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	4b57      	ldr	r3, [pc, #348]	@ (80031b4 <HAL_GPIO_Init+0x2e8>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305a:	4a56      	ldr	r2, [pc, #344]	@ (80031b4 <HAL_GPIO_Init+0x2e8>)
 800305c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003060:	6453      	str	r3, [r2, #68]	@ 0x44
 8003062:	4b54      	ldr	r3, [pc, #336]	@ (80031b4 <HAL_GPIO_Init+0x2e8>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800306e:	4a52      	ldr	r2, [pc, #328]	@ (80031b8 <HAL_GPIO_Init+0x2ec>)
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	3302      	adds	r3, #2
 8003076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	220f      	movs	r2, #15
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4013      	ands	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a49      	ldr	r2, [pc, #292]	@ (80031bc <HAL_GPIO_Init+0x2f0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d019      	beq.n	80030ce <HAL_GPIO_Init+0x202>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a48      	ldr	r2, [pc, #288]	@ (80031c0 <HAL_GPIO_Init+0x2f4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d013      	beq.n	80030ca <HAL_GPIO_Init+0x1fe>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a47      	ldr	r2, [pc, #284]	@ (80031c4 <HAL_GPIO_Init+0x2f8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d00d      	beq.n	80030c6 <HAL_GPIO_Init+0x1fa>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a46      	ldr	r2, [pc, #280]	@ (80031c8 <HAL_GPIO_Init+0x2fc>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d007      	beq.n	80030c2 <HAL_GPIO_Init+0x1f6>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a45      	ldr	r2, [pc, #276]	@ (80031cc <HAL_GPIO_Init+0x300>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_GPIO_Init+0x1f2>
 80030ba:	2304      	movs	r3, #4
 80030bc:	e008      	b.n	80030d0 <HAL_GPIO_Init+0x204>
 80030be:	2307      	movs	r3, #7
 80030c0:	e006      	b.n	80030d0 <HAL_GPIO_Init+0x204>
 80030c2:	2303      	movs	r3, #3
 80030c4:	e004      	b.n	80030d0 <HAL_GPIO_Init+0x204>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e002      	b.n	80030d0 <HAL_GPIO_Init+0x204>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <HAL_GPIO_Init+0x204>
 80030ce:	2300      	movs	r3, #0
 80030d0:	69fa      	ldr	r2, [r7, #28]
 80030d2:	f002 0203 	and.w	r2, r2, #3
 80030d6:	0092      	lsls	r2, r2, #2
 80030d8:	4093      	lsls	r3, r2
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030e0:	4935      	ldr	r1, [pc, #212]	@ (80031b8 <HAL_GPIO_Init+0x2ec>)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	089b      	lsrs	r3, r3, #2
 80030e6:	3302      	adds	r3, #2
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ee:	4b38      	ldr	r3, [pc, #224]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003112:	4a2f      	ldr	r2, [pc, #188]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003118:	4b2d      	ldr	r3, [pc, #180]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800313c:	4a24      	ldr	r2, [pc, #144]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003142:	4b23      	ldr	r3, [pc, #140]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	43db      	mvns	r3, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4013      	ands	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4313      	orrs	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003166:	4a1a      	ldr	r2, [pc, #104]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800316c:	4b18      	ldr	r3, [pc, #96]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	43db      	mvns	r3, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4013      	ands	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	4313      	orrs	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003190:	4a0f      	ldr	r2, [pc, #60]	@ (80031d0 <HAL_GPIO_Init+0x304>)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	3301      	adds	r3, #1
 800319a:	61fb      	str	r3, [r7, #28]
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	2b0f      	cmp	r3, #15
 80031a0:	f67f aea2 	bls.w	8002ee8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	3724      	adds	r7, #36	@ 0x24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	40023800 	.word	0x40023800
 80031b8:	40013800 	.word	0x40013800
 80031bc:	40020000 	.word	0x40020000
 80031c0:	40020400 	.word	0x40020400
 80031c4:	40020800 	.word	0x40020800
 80031c8:	40020c00 	.word	0x40020c00
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40013c00 	.word	0x40013c00

080031d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	807b      	strh	r3, [r7, #2]
 80031e0:	4613      	mov	r3, r2
 80031e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031e4:	787b      	ldrb	r3, [r7, #1]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ea:	887a      	ldrh	r2, [r7, #2]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031f0:	e003      	b.n	80031fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031f2:	887b      	ldrh	r3, [r7, #2]
 80031f4:	041a      	lsls	r2, r3, #16
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	619a      	str	r2, [r3, #24]
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
	...

08003208 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e12b      	b.n	8003472 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d106      	bne.n	8003234 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff fa30 	bl	8002694 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2224      	movs	r2, #36	@ 0x24
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0201 	bic.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800325a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800326a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800326c:	f001 fbf6 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 8003270:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4a81      	ldr	r2, [pc, #516]	@ (800347c <HAL_I2C_Init+0x274>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d807      	bhi.n	800328c <HAL_I2C_Init+0x84>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4a80      	ldr	r2, [pc, #512]	@ (8003480 <HAL_I2C_Init+0x278>)
 8003280:	4293      	cmp	r3, r2
 8003282:	bf94      	ite	ls
 8003284:	2301      	movls	r3, #1
 8003286:	2300      	movhi	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	e006      	b.n	800329a <HAL_I2C_Init+0x92>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4a7d      	ldr	r2, [pc, #500]	@ (8003484 <HAL_I2C_Init+0x27c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	bf94      	ite	ls
 8003294:	2301      	movls	r3, #1
 8003296:	2300      	movhi	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e0e7      	b.n	8003472 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4a78      	ldr	r2, [pc, #480]	@ (8003488 <HAL_I2C_Init+0x280>)
 80032a6:	fba2 2303 	umull	r2, r3, r2, r3
 80032aa:	0c9b      	lsrs	r3, r3, #18
 80032ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	430a      	orrs	r2, r1
 80032c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	4a6a      	ldr	r2, [pc, #424]	@ (800347c <HAL_I2C_Init+0x274>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d802      	bhi.n	80032dc <HAL_I2C_Init+0xd4>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3301      	adds	r3, #1
 80032da:	e009      	b.n	80032f0 <HAL_I2C_Init+0xe8>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	4a69      	ldr	r2, [pc, #420]	@ (800348c <HAL_I2C_Init+0x284>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	099b      	lsrs	r3, r3, #6
 80032ee:	3301      	adds	r3, #1
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	430b      	orrs	r3, r1
 80032f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003302:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	495c      	ldr	r1, [pc, #368]	@ (800347c <HAL_I2C_Init+0x274>)
 800330c:	428b      	cmp	r3, r1
 800330e:	d819      	bhi.n	8003344 <HAL_I2C_Init+0x13c>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1e59      	subs	r1, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	fbb1 f3f3 	udiv	r3, r1, r3
 800331e:	1c59      	adds	r1, r3, #1
 8003320:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003324:	400b      	ands	r3, r1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <HAL_I2C_Init+0x138>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1e59      	subs	r1, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	fbb1 f3f3 	udiv	r3, r1, r3
 8003338:	3301      	adds	r3, #1
 800333a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333e:	e051      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 8003340:	2304      	movs	r3, #4
 8003342:	e04f      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d111      	bne.n	8003370 <HAL_I2C_Init+0x168>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1e58      	subs	r0, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6859      	ldr	r1, [r3, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	440b      	add	r3, r1
 800335a:	fbb0 f3f3 	udiv	r3, r0, r3
 800335e:	3301      	adds	r3, #1
 8003360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	e012      	b.n	8003396 <HAL_I2C_Init+0x18e>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1e58      	subs	r0, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6859      	ldr	r1, [r3, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	0099      	lsls	r1, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	fbb0 f3f3 	udiv	r3, r0, r3
 8003386:	3301      	adds	r3, #1
 8003388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <HAL_I2C_Init+0x196>
 800339a:	2301      	movs	r3, #1
 800339c:	e022      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10e      	bne.n	80033c4 <HAL_I2C_Init+0x1bc>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1e58      	subs	r0, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6859      	ldr	r1, [r3, #4]
 80033ae:	460b      	mov	r3, r1
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	440b      	add	r3, r1
 80033b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80033b8:	3301      	adds	r3, #1
 80033ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033c2:	e00f      	b.n	80033e4 <HAL_I2C_Init+0x1dc>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	1e58      	subs	r0, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6859      	ldr	r1, [r3, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	0099      	lsls	r1, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033da:	3301      	adds	r3, #1
 80033dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	6809      	ldr	r1, [r1, #0]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003412:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6911      	ldr	r1, [r2, #16]
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	68d2      	ldr	r2, [r2, #12]
 800341e:	4311      	orrs	r1, r2
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	430b      	orrs	r3, r1
 8003426:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	695a      	ldr	r2, [r3, #20]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2220      	movs	r2, #32
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	000186a0 	.word	0x000186a0
 8003480:	001e847f 	.word	0x001e847f
 8003484:	003d08ff 	.word	0x003d08ff
 8003488:	431bde83 	.word	0x431bde83
 800348c:	10624dd3 	.word	0x10624dd3

08003490 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	461a      	mov	r2, r3
 800349c:	460b      	mov	r3, r1
 800349e:	817b      	strh	r3, [r7, #10]
 80034a0:	4613      	mov	r3, r2
 80034a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034a4:	f7ff fc00 	bl	8002ca8 <HAL_GetTick>
 80034a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	f040 80e0 	bne.w	8003678 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2319      	movs	r3, #25
 80034be:	2201      	movs	r2, #1
 80034c0:	4970      	ldr	r1, [pc, #448]	@ (8003684 <HAL_I2C_Master_Transmit+0x1f4>)
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 fc64 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034ce:	2302      	movs	r3, #2
 80034d0:	e0d3      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_I2C_Master_Transmit+0x50>
 80034dc:	2302      	movs	r3, #2
 80034de:	e0cc      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d007      	beq.n	8003506 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0201 	orr.w	r2, r2, #1
 8003504:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003514:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2221      	movs	r2, #33	@ 0x21
 800351a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2210      	movs	r2, #16
 8003522:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	893a      	ldrh	r2, [r7, #8]
 8003536:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4a50      	ldr	r2, [pc, #320]	@ (8003688 <HAL_I2C_Master_Transmit+0x1f8>)
 8003546:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003548:	8979      	ldrh	r1, [r7, #10]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	6a3a      	ldr	r2, [r7, #32]
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 face 	bl	8003af0 <I2C_MasterRequestWrite>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e08d      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	613b      	str	r3, [r7, #16]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	613b      	str	r3, [r7, #16]
 8003572:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003574:	e066      	b.n	8003644 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	6a39      	ldr	r1, [r7, #32]
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fd22 	bl	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00d      	beq.n	80035a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358a:	2b04      	cmp	r3, #4
 800358c:	d107      	bne.n	800359e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800359c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e06b      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	781a      	ldrb	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	1c5a      	adds	r2, r3, #1
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d11b      	bne.n	8003618 <HAL_I2C_Master_Transmit+0x188>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d017      	beq.n	8003618 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	781a      	ldrb	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	6a39      	ldr	r1, [r7, #32]
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 fd19 	bl	8004054 <I2C_WaitOnBTFFlagUntilTimeout>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00d      	beq.n	8003644 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362c:	2b04      	cmp	r3, #4
 800362e:	d107      	bne.n	8003640 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800363e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e01a      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003648:	2b00      	cmp	r3, #0
 800364a:	d194      	bne.n	8003576 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800365a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2220      	movs	r2, #32
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003674:	2300      	movs	r3, #0
 8003676:	e000      	b.n	800367a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003678:	2302      	movs	r3, #2
  }
}
 800367a:	4618      	mov	r0, r3
 800367c:	3718      	adds	r7, #24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	00100002 	.word	0x00100002
 8003688:	ffff0000 	.word	0xffff0000

0800368c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08c      	sub	sp, #48	@ 0x30
 8003690:	af02      	add	r7, sp, #8
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	607a      	str	r2, [r7, #4]
 8003696:	461a      	mov	r2, r3
 8003698:	460b      	mov	r3, r1
 800369a:	817b      	strh	r3, [r7, #10]
 800369c:	4613      	mov	r3, r2
 800369e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036a0:	f7ff fb02 	bl	8002ca8 <HAL_GetTick>
 80036a4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	f040 8217 	bne.w	8003ae2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	2319      	movs	r3, #25
 80036ba:	2201      	movs	r2, #1
 80036bc:	497c      	ldr	r1, [pc, #496]	@ (80038b0 <HAL_I2C_Master_Receive+0x224>)
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 fb66 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80036ca:	2302      	movs	r3, #2
 80036cc:	e20a      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d101      	bne.n	80036dc <HAL_I2C_Master_Receive+0x50>
 80036d8:	2302      	movs	r3, #2
 80036da:	e203      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d007      	beq.n	8003702 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f042 0201 	orr.w	r2, r2, #1
 8003700:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003710:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2222      	movs	r2, #34	@ 0x22
 8003716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2210      	movs	r2, #16
 800371e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	893a      	ldrh	r2, [r7, #8]
 8003732:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4a5c      	ldr	r2, [pc, #368]	@ (80038b4 <HAL_I2C_Master_Receive+0x228>)
 8003742:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003744:	8979      	ldrh	r1, [r7, #10]
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 fa52 	bl	8003bf4 <I2C_MasterRequestRead>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e1c4      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375e:	2b00      	cmp	r3, #0
 8003760:	d113      	bne.n	800378a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003762:	2300      	movs	r3, #0
 8003764:	623b      	str	r3, [r7, #32]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	623b      	str	r3, [r7, #32]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	623b      	str	r3, [r7, #32]
 8003776:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e198      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378e:	2b01      	cmp	r3, #1
 8003790:	d11b      	bne.n	80037ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	61fb      	str	r3, [r7, #28]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	e178      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d11b      	bne.n	800380a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037f2:	2300      	movs	r3, #0
 80037f4:	61bb      	str	r3, [r7, #24]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	61bb      	str	r3, [r7, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	61bb      	str	r3, [r7, #24]
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	e158      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003818:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003830:	e144      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003836:	2b03      	cmp	r3, #3
 8003838:	f200 80f1 	bhi.w	8003a1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003840:	2b01      	cmp	r3, #1
 8003842:	d123      	bne.n	800388c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003846:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 fc4b 	bl	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e145      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003874:	3b01      	subs	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b01      	subs	r3, #1
 8003884:	b29a      	uxth	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800388a:	e117      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003890:	2b02      	cmp	r3, #2
 8003892:	d14e      	bne.n	8003932 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389a:	2200      	movs	r2, #0
 800389c:	4906      	ldr	r1, [pc, #24]	@ (80038b8 <HAL_I2C_Master_Receive+0x22c>)
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 fa76 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d008      	beq.n	80038bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e11a      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
 80038ae:	bf00      	nop
 80038b0:	00100002 	.word	0x00100002
 80038b4:	ffff0000 	.word	0xffff0000
 80038b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691a      	ldr	r2, [r3, #16]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	691a      	ldr	r2, [r3, #16]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	3b01      	subs	r3, #1
 800392a:	b29a      	uxth	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003930:	e0c4      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003938:	2200      	movs	r2, #0
 800393a:	496c      	ldr	r1, [pc, #432]	@ (8003aec <HAL_I2C_Master_Receive+0x460>)
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 fa27 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e0cb      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800395a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691a      	ldr	r2, [r3, #16]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003994:	2200      	movs	r2, #0
 8003996:	4955      	ldr	r1, [pc, #340]	@ (8003aec <HAL_I2C_Master_Receive+0x460>)
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f9f9 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e09d      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691a      	ldr	r2, [r3, #16]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a06:	3b01      	subs	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a1c:	e04e      	b.n	8003abc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 fb5e 	bl	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e058      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	691a      	ldr	r2, [r3, #16]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	f003 0304 	and.w	r3, r3, #4
 8003a6e:	2b04      	cmp	r3, #4
 8003a70:	d124      	bne.n	8003abc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d107      	bne.n	8003a8a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a88:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	691a      	ldr	r2, [r3, #16]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	1c5a      	adds	r2, r3, #1
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f47f aeb6 	bne.w	8003832 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e000      	b.n	8003ae4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
  }
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3728      	adds	r7, #40	@ 0x28
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	00010004 	.word	0x00010004

08003af0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b088      	sub	sp, #32
 8003af4:	af02      	add	r7, sp, #8
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	607a      	str	r2, [r7, #4]
 8003afa:	603b      	str	r3, [r7, #0]
 8003afc:	460b      	mov	r3, r1
 8003afe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b08      	cmp	r3, #8
 8003b0a:	d006      	beq.n	8003b1a <I2C_MasterRequestWrite+0x2a>
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d003      	beq.n	8003b1a <I2C_MasterRequestWrite+0x2a>
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b18:	d108      	bne.n	8003b2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	e00b      	b.n	8003b44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b30:	2b12      	cmp	r3, #18
 8003b32:	d107      	bne.n	8003b44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f91d 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00d      	beq.n	8003b78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b6a:	d103      	bne.n	8003b74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e035      	b.n	8003be4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b80:	d108      	bne.n	8003b94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b82:	897b      	ldrh	r3, [r7, #10]
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	461a      	mov	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b90:	611a      	str	r2, [r3, #16]
 8003b92:	e01b      	b.n	8003bcc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b94:	897b      	ldrh	r3, [r7, #10]
 8003b96:	11db      	asrs	r3, r3, #7
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	f003 0306 	and.w	r3, r3, #6
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	f063 030f 	orn	r3, r3, #15
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	490e      	ldr	r1, [pc, #56]	@ (8003bec <I2C_MasterRequestWrite+0xfc>)
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 f966 	bl	8003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e010      	b.n	8003be4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bc2:	897b      	ldrh	r3, [r7, #10]
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	4907      	ldr	r1, [pc, #28]	@ (8003bf0 <I2C_MasterRequestWrite+0x100>)
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 f956 	bl	8003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	00010008 	.word	0x00010008
 8003bf0:	00010002 	.word	0x00010002

08003bf4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b088      	sub	sp, #32
 8003bf8:	af02      	add	r7, sp, #8
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	460b      	mov	r3, r1
 8003c02:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c18:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d006      	beq.n	8003c2e <I2C_MasterRequestRead+0x3a>
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d003      	beq.n	8003c2e <I2C_MasterRequestRead+0x3a>
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c2c:	d108      	bne.n	8003c40 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	e00b      	b.n	8003c58 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	2b11      	cmp	r3, #17
 8003c46:	d107      	bne.n	8003c58 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f893 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00d      	beq.n	8003c8c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c7e:	d103      	bne.n	8003c88 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e079      	b.n	8003d80 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c94:	d108      	bne.n	8003ca8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c96:	897b      	ldrh	r3, [r7, #10]
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	611a      	str	r2, [r3, #16]
 8003ca6:	e05f      	b.n	8003d68 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ca8:	897b      	ldrh	r3, [r7, #10]
 8003caa:	11db      	asrs	r3, r3, #7
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	f003 0306 	and.w	r3, r3, #6
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	f063 030f 	orn	r3, r3, #15
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	4930      	ldr	r1, [pc, #192]	@ (8003d88 <I2C_MasterRequestRead+0x194>)
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 f8dc 	bl	8003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e054      	b.n	8003d80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cd6:	897b      	ldrh	r3, [r7, #10]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	4929      	ldr	r1, [pc, #164]	@ (8003d8c <I2C_MasterRequestRead+0x198>)
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 f8cc 	bl	8003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e044      	b.n	8003d80 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d1a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f831 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00d      	beq.n	8003d50 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d42:	d103      	bne.n	8003d4c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e017      	b.n	8003d80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003d50:	897b      	ldrh	r3, [r7, #10]
 8003d52:	11db      	asrs	r3, r3, #7
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	f003 0306 	and.w	r3, r3, #6
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	f063 030e 	orn	r3, r3, #14
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	4907      	ldr	r1, [pc, #28]	@ (8003d8c <I2C_MasterRequestRead+0x198>)
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f888 	bl	8003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e000      	b.n	8003d80 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	00010008 	.word	0x00010008
 8003d8c:	00010002 	.word	0x00010002

08003d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003da0:	e048      	b.n	8003e34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d044      	beq.n	8003e34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003daa:	f7fe ff7d 	bl	8002ca8 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d302      	bcc.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d139      	bne.n	8003e34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	0c1b      	lsrs	r3, r3, #16
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10d      	bne.n	8003de6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	43da      	mvns	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	e00c      	b.n	8003e00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	43da      	mvns	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4013      	ands	r3, r2
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	79fb      	ldrb	r3, [r7, #7]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d116      	bne.n	8003e34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e20:	f043 0220 	orr.w	r2, r3, #32
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e023      	b.n	8003e7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	0c1b      	lsrs	r3, r3, #16
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d10d      	bne.n	8003e5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	43da      	mvns	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	bf0c      	ite	eq
 8003e50:	2301      	moveq	r3, #1
 8003e52:	2300      	movne	r3, #0
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	461a      	mov	r2, r3
 8003e58:	e00c      	b.n	8003e74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	43da      	mvns	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	4013      	ands	r3, r2
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf0c      	ite	eq
 8003e6c:	2301      	moveq	r3, #1
 8003e6e:	2300      	movne	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	461a      	mov	r2, r3
 8003e74:	79fb      	ldrb	r3, [r7, #7]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d093      	beq.n	8003da2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
 8003e90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e92:	e071      	b.n	8003f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea2:	d123      	bne.n	8003eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eb2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ebc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	f043 0204 	orr.w	r2, r3, #4
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e067      	b.n	8003fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef2:	d041      	beq.n	8003f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef4:	f7fe fed8 	bl	8002ca8 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d302      	bcc.n	8003f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d136      	bne.n	8003f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	0c1b      	lsrs	r3, r3, #16
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d10c      	bne.n	8003f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	e00b      	b.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	43da      	mvns	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	bf14      	ite	ne
 8003f40:	2301      	movne	r3, #1
 8003f42:	2300      	moveq	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d016      	beq.n	8003f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e021      	b.n	8003fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	0c1b      	lsrs	r3, r3, #16
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d10c      	bne.n	8003f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	43da      	mvns	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	bf14      	ite	ne
 8003f94:	2301      	movne	r3, #1
 8003f96:	2300      	moveq	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	e00b      	b.n	8003fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	43da      	mvns	r2, r3
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	bf14      	ite	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	2300      	moveq	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f47f af6d 	bne.w	8003e94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fd0:	e034      	b.n	800403c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f8e3 	bl	800419e <I2C_IsAcknowledgeFailed>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e034      	b.n	800404c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe8:	d028      	beq.n	800403c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fea:	f7fe fe5d 	bl	8002ca8 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d302      	bcc.n	8004000 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d11d      	bne.n	800403c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400a:	2b80      	cmp	r3, #128	@ 0x80
 800400c:	d016      	beq.n	800403c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004028:	f043 0220 	orr.w	r2, r3, #32
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e007      	b.n	800404c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004046:	2b80      	cmp	r3, #128	@ 0x80
 8004048:	d1c3      	bne.n	8003fd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004060:	e034      	b.n	80040cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f89b 	bl	800419e <I2C_IsAcknowledgeFailed>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e034      	b.n	80040dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004078:	d028      	beq.n	80040cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407a:	f7fe fe15 	bl	8002ca8 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	429a      	cmp	r2, r3
 8004088:	d302      	bcc.n	8004090 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d11d      	bne.n	80040cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b04      	cmp	r3, #4
 800409c:	d016      	beq.n	80040cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	f043 0220 	orr.w	r2, r3, #32
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e007      	b.n	80040dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f003 0304 	and.w	r3, r3, #4
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d1c3      	bne.n	8004062 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040f0:	e049      	b.n	8004186 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b10      	cmp	r3, #16
 80040fe:	d119      	bne.n	8004134 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0210 	mvn.w	r2, #16
 8004108:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e030      	b.n	8004196 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004134:	f7fe fdb8 	bl	8002ca8 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	429a      	cmp	r2, r3
 8004142:	d302      	bcc.n	800414a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d11d      	bne.n	8004186 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d016      	beq.n	8004186 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f043 0220 	orr.w	r2, r3, #32
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e007      	b.n	8004196 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004190:	2b40      	cmp	r3, #64	@ 0x40
 8004192:	d1ae      	bne.n	80040f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041b4:	d11b      	bne.n	80041ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2220      	movs	r2, #32
 80041ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	f043 0204 	orr.w	r2, r3, #4
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e000      	b.n	80041f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e267      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d075      	beq.n	8004306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800421a:	4b88      	ldr	r3, [pc, #544]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b04      	cmp	r3, #4
 8004224:	d00c      	beq.n	8004240 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004226:	4b85      	ldr	r3, [pc, #532]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800422e:	2b08      	cmp	r3, #8
 8004230:	d112      	bne.n	8004258 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004232:	4b82      	ldr	r3, [pc, #520]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800423a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800423e:	d10b      	bne.n	8004258 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	4b7e      	ldr	r3, [pc, #504]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d05b      	beq.n	8004304 <HAL_RCC_OscConfig+0x108>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d157      	bne.n	8004304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e242      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004260:	d106      	bne.n	8004270 <HAL_RCC_OscConfig+0x74>
 8004262:	4b76      	ldr	r3, [pc, #472]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a75      	ldr	r2, [pc, #468]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	e01d      	b.n	80042ac <HAL_RCC_OscConfig+0xb0>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004278:	d10c      	bne.n	8004294 <HAL_RCC_OscConfig+0x98>
 800427a:	4b70      	ldr	r3, [pc, #448]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a6f      	ldr	r2, [pc, #444]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004284:	6013      	str	r3, [r2, #0]
 8004286:	4b6d      	ldr	r3, [pc, #436]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a6c      	ldr	r2, [pc, #432]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800428c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	e00b      	b.n	80042ac <HAL_RCC_OscConfig+0xb0>
 8004294:	4b69      	ldr	r3, [pc, #420]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a68      	ldr	r2, [pc, #416]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800429a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	4b66      	ldr	r3, [pc, #408]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a65      	ldr	r2, [pc, #404]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d013      	beq.n	80042dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b4:	f7fe fcf8 	bl	8002ca8 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042bc:	f7fe fcf4 	bl	8002ca8 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b64      	cmp	r3, #100	@ 0x64
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e207      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	4b5b      	ldr	r3, [pc, #364]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0xc0>
 80042da:	e014      	b.n	8004306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042dc:	f7fe fce4 	bl	8002ca8 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e4:	f7fe fce0 	bl	8002ca8 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b64      	cmp	r3, #100	@ 0x64
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e1f3      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f6:	4b51      	ldr	r3, [pc, #324]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0xe8>
 8004302:	e000      	b.n	8004306 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d063      	beq.n	80043da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004312:	4b4a      	ldr	r3, [pc, #296]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800431e:	4b47      	ldr	r3, [pc, #284]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004326:	2b08      	cmp	r3, #8
 8004328:	d11c      	bne.n	8004364 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800432a:	4b44      	ldr	r3, [pc, #272]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d116      	bne.n	8004364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004336:	4b41      	ldr	r3, [pc, #260]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_RCC_OscConfig+0x152>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d001      	beq.n	800434e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e1c7      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800434e:	4b3b      	ldr	r3, [pc, #236]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4937      	ldr	r1, [pc, #220]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800435e:	4313      	orrs	r3, r2
 8004360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004362:	e03a      	b.n	80043da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d020      	beq.n	80043ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800436c:	4b34      	ldr	r3, [pc, #208]	@ (8004440 <HAL_RCC_OscConfig+0x244>)
 800436e:	2201      	movs	r2, #1
 8004370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fe fc99 	bl	8002ca8 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800437a:	f7fe fc95 	bl	8002ca8 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e1a8      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438c:	4b2b      	ldr	r3, [pc, #172]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0f0      	beq.n	800437a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004398:	4b28      	ldr	r3, [pc, #160]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4925      	ldr	r1, [pc, #148]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	600b      	str	r3, [r1, #0]
 80043ac:	e015      	b.n	80043da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ae:	4b24      	ldr	r3, [pc, #144]	@ (8004440 <HAL_RCC_OscConfig+0x244>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fe fc78 	bl	8002ca8 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043bc:	f7fe fc74 	bl	8002ca8 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e187      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ce:	4b1b      	ldr	r3, [pc, #108]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d036      	beq.n	8004454 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d016      	beq.n	800441c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ee:	4b15      	ldr	r3, [pc, #84]	@ (8004444 <HAL_RCC_OscConfig+0x248>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f4:	f7fe fc58 	bl	8002ca8 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043fa:	e008      	b.n	800440e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043fc:	f7fe fc54 	bl	8002ca8 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e167      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440e:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0f0      	beq.n	80043fc <HAL_RCC_OscConfig+0x200>
 800441a:	e01b      	b.n	8004454 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800441c:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_RCC_OscConfig+0x248>)
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004422:	f7fe fc41 	bl	8002ca8 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004428:	e00e      	b.n	8004448 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442a:	f7fe fc3d 	bl	8002ca8 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d907      	bls.n	8004448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e150      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
 800443c:	40023800 	.word	0x40023800
 8004440:	42470000 	.word	0x42470000
 8004444:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004448:	4b88      	ldr	r3, [pc, #544]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800444a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ea      	bne.n	800442a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 8097 	beq.w	8004590 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004462:	2300      	movs	r3, #0
 8004464:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004466:	4b81      	ldr	r3, [pc, #516]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10f      	bne.n	8004492 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	4b7d      	ldr	r3, [pc, #500]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4a7c      	ldr	r2, [pc, #496]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800447c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004480:	6413      	str	r3, [r2, #64]	@ 0x40
 8004482:	4b7a      	ldr	r3, [pc, #488]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448a:	60bb      	str	r3, [r7, #8]
 800448c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800448e:	2301      	movs	r3, #1
 8004490:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004492:	4b77      	ldr	r3, [pc, #476]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449a:	2b00      	cmp	r3, #0
 800449c:	d118      	bne.n	80044d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800449e:	4b74      	ldr	r3, [pc, #464]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a73      	ldr	r2, [pc, #460]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044aa:	f7fe fbfd 	bl	8002ca8 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044b2:	f7fe fbf9 	bl	8002ca8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e10c      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	4b6a      	ldr	r3, [pc, #424]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f0      	beq.n	80044b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d106      	bne.n	80044e6 <HAL_RCC_OscConfig+0x2ea>
 80044d8:	4b64      	ldr	r3, [pc, #400]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044dc:	4a63      	ldr	r2, [pc, #396]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044de:	f043 0301 	orr.w	r3, r3, #1
 80044e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e4:	e01c      	b.n	8004520 <HAL_RCC_OscConfig+0x324>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b05      	cmp	r3, #5
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0x30c>
 80044ee:	4b5f      	ldr	r3, [pc, #380]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f2:	4a5e      	ldr	r2, [pc, #376]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044f4:	f043 0304 	orr.w	r3, r3, #4
 80044f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80044fa:	4b5c      	ldr	r3, [pc, #368]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	4a5b      	ldr	r2, [pc, #364]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	6713      	str	r3, [r2, #112]	@ 0x70
 8004506:	e00b      	b.n	8004520 <HAL_RCC_OscConfig+0x324>
 8004508:	4b58      	ldr	r3, [pc, #352]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800450a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450c:	4a57      	ldr	r2, [pc, #348]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	6713      	str	r3, [r2, #112]	@ 0x70
 8004514:	4b55      	ldr	r3, [pc, #340]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004518:	4a54      	ldr	r2, [pc, #336]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800451a:	f023 0304 	bic.w	r3, r3, #4
 800451e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d015      	beq.n	8004554 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004528:	f7fe fbbe 	bl	8002ca8 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800452e:	e00a      	b.n	8004546 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004530:	f7fe fbba 	bl	8002ca8 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800453e:	4293      	cmp	r3, r2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e0cb      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004546:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0ee      	beq.n	8004530 <HAL_RCC_OscConfig+0x334>
 8004552:	e014      	b.n	800457e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004554:	f7fe fba8 	bl	8002ca8 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800455a:	e00a      	b.n	8004572 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800455c:	f7fe fba4 	bl	8002ca8 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e0b5      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004572:	4b3e      	ldr	r3, [pc, #248]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1ee      	bne.n	800455c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800457e:	7dfb      	ldrb	r3, [r7, #23]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d105      	bne.n	8004590 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004584:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	4a38      	ldr	r2, [pc, #224]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800458a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800458e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 80a1 	beq.w	80046dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800459a:	4b34      	ldr	r3, [pc, #208]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d05c      	beq.n	8004660 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d141      	bne.n	8004632 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ae:	4b31      	ldr	r3, [pc, #196]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fe fb78 	bl	8002ca8 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7fe fb74 	bl	8002ca8 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e087      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ce:	4b27      	ldr	r3, [pc, #156]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	69da      	ldr	r2, [r3, #28]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	019b      	lsls	r3, r3, #6
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f0:	085b      	lsrs	r3, r3, #1
 80045f2:	3b01      	subs	r3, #1
 80045f4:	041b      	lsls	r3, r3, #16
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	061b      	lsls	r3, r3, #24
 80045fe:	491b      	ldr	r1, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004600:	4313      	orrs	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004604:	4b1b      	ldr	r3, [pc, #108]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 8004606:	2201      	movs	r2, #1
 8004608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460a:	f7fe fb4d 	bl	8002ca8 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004612:	f7fe fb49 	bl	8002ca8 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e05c      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004624:	4b11      	ldr	r3, [pc, #68]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f0      	beq.n	8004612 <HAL_RCC_OscConfig+0x416>
 8004630:	e054      	b.n	80046dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004632:	4b10      	ldr	r3, [pc, #64]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 8004634:	2200      	movs	r2, #0
 8004636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004638:	f7fe fb36 	bl	8002ca8 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004640:	f7fe fb32 	bl	8002ca8 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e045      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004652:	4b06      	ldr	r3, [pc, #24]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCC_OscConfig+0x444>
 800465e:	e03d      	b.n	80046dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d107      	bne.n	8004678 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e038      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
 800466c:	40023800 	.word	0x40023800
 8004670:	40007000 	.word	0x40007000
 8004674:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004678:	4b1b      	ldr	r3, [pc, #108]	@ (80046e8 <HAL_RCC_OscConfig+0x4ec>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d028      	beq.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004690:	429a      	cmp	r2, r3
 8004692:	d121      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469e:	429a      	cmp	r2, r3
 80046a0:	d11a      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046a8:	4013      	ands	r3, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d111      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	085b      	lsrs	r3, r3, #1
 80046c0:	3b01      	subs	r3, #1
 80046c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d107      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800

080046ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0cc      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004700:	4b68      	ldr	r3, [pc, #416]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d90c      	bls.n	8004728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b65      	ldr	r3, [pc, #404]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004716:	4b63      	ldr	r3, [pc, #396]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d001      	beq.n	8004728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e0b8      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004740:	4b59      	ldr	r3, [pc, #356]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a58      	ldr	r2, [pc, #352]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800474a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d005      	beq.n	8004764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004758:	4b53      	ldr	r3, [pc, #332]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4a52      	ldr	r2, [pc, #328]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004764:	4b50      	ldr	r3, [pc, #320]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	494d      	ldr	r1, [pc, #308]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d044      	beq.n	800480c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d107      	bne.n	800479a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478a:	4b47      	ldr	r3, [pc, #284]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d119      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e07f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047aa:	4b3f      	ldr	r3, [pc, #252]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d109      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e06f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ba:	4b3b      	ldr	r3, [pc, #236]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e067      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ca:	4b37      	ldr	r3, [pc, #220]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f023 0203 	bic.w	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4934      	ldr	r1, [pc, #208]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047dc:	f7fe fa64 	bl	8002ca8 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e4:	f7fe fa60 	bl	8002ca8 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e04f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fa:	4b2b      	ldr	r3, [pc, #172]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 020c 	and.w	r2, r3, #12
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	429a      	cmp	r2, r3
 800480a:	d1eb      	bne.n	80047e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800480c:	4b25      	ldr	r3, [pc, #148]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d20c      	bcs.n	8004834 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b22      	ldr	r3, [pc, #136]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b20      	ldr	r3, [pc, #128]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e032      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004840:	4b19      	ldr	r3, [pc, #100]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	4916      	ldr	r1, [pc, #88]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	4313      	orrs	r3, r2
 8004850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0308 	and.w	r3, r3, #8
 800485a:	2b00      	cmp	r3, #0
 800485c:	d009      	beq.n	8004872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800485e:	4b12      	ldr	r3, [pc, #72]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	490e      	ldr	r1, [pc, #56]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004872:	f000 f821 	bl	80048b8 <HAL_RCC_GetSysClockFreq>
 8004876:	4602      	mov	r2, r0
 8004878:	4b0b      	ldr	r3, [pc, #44]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	091b      	lsrs	r3, r3, #4
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	490a      	ldr	r1, [pc, #40]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004884:	5ccb      	ldrb	r3, [r1, r3]
 8004886:	fa22 f303 	lsr.w	r3, r2, r3
 800488a:	4a09      	ldr	r2, [pc, #36]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800488c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800488e:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe f82e 	bl	80028f4 <HAL_InitTick>

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40023c00 	.word	0x40023c00
 80048a8:	40023800 	.word	0x40023800
 80048ac:	0800c010 	.word	0x0800c010
 80048b0:	20000008 	.word	0x20000008
 80048b4:	2000000c 	.word	0x2000000c

080048b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048bc:	b090      	sub	sp, #64	@ 0x40
 80048be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048d0:	4b59      	ldr	r3, [pc, #356]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 030c 	and.w	r3, r3, #12
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d00d      	beq.n	80048f8 <HAL_RCC_GetSysClockFreq+0x40>
 80048dc:	2b08      	cmp	r3, #8
 80048de:	f200 80a1 	bhi.w	8004a24 <HAL_RCC_GetSysClockFreq+0x16c>
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <HAL_RCC_GetSysClockFreq+0x34>
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d003      	beq.n	80048f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80048ea:	e09b      	b.n	8004a24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048ec:	4b53      	ldr	r3, [pc, #332]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x184>)
 80048ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048f0:	e09b      	b.n	8004a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048f2:	4b53      	ldr	r3, [pc, #332]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x188>)
 80048f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048f6:	e098      	b.n	8004a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048f8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004900:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004902:	4b4d      	ldr	r3, [pc, #308]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d028      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800490e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	099b      	lsrs	r3, r3, #6
 8004914:	2200      	movs	r2, #0
 8004916:	623b      	str	r3, [r7, #32]
 8004918:	627a      	str	r2, [r7, #36]	@ 0x24
 800491a:	6a3b      	ldr	r3, [r7, #32]
 800491c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004920:	2100      	movs	r1, #0
 8004922:	4b47      	ldr	r3, [pc, #284]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x188>)
 8004924:	fb03 f201 	mul.w	r2, r3, r1
 8004928:	2300      	movs	r3, #0
 800492a:	fb00 f303 	mul.w	r3, r0, r3
 800492e:	4413      	add	r3, r2
 8004930:	4a43      	ldr	r2, [pc, #268]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x188>)
 8004932:	fba0 1202 	umull	r1, r2, r0, r2
 8004936:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004938:	460a      	mov	r2, r1
 800493a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800493c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800493e:	4413      	add	r3, r2
 8004940:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004944:	2200      	movs	r2, #0
 8004946:	61bb      	str	r3, [r7, #24]
 8004948:	61fa      	str	r2, [r7, #28]
 800494a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800494e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004952:	f7fc f9a1 	bl	8000c98 <__aeabi_uldivmod>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	4613      	mov	r3, r2
 800495c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800495e:	e053      	b.n	8004a08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004960:	4b35      	ldr	r3, [pc, #212]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	099b      	lsrs	r3, r3, #6
 8004966:	2200      	movs	r2, #0
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	617a      	str	r2, [r7, #20]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004972:	f04f 0b00 	mov.w	fp, #0
 8004976:	4652      	mov	r2, sl
 8004978:	465b      	mov	r3, fp
 800497a:	f04f 0000 	mov.w	r0, #0
 800497e:	f04f 0100 	mov.w	r1, #0
 8004982:	0159      	lsls	r1, r3, #5
 8004984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004988:	0150      	lsls	r0, r2, #5
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	ebb2 080a 	subs.w	r8, r2, sl
 8004992:	eb63 090b 	sbc.w	r9, r3, fp
 8004996:	f04f 0200 	mov.w	r2, #0
 800499a:	f04f 0300 	mov.w	r3, #0
 800499e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80049a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80049a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80049aa:	ebb2 0408 	subs.w	r4, r2, r8
 80049ae:	eb63 0509 	sbc.w	r5, r3, r9
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	f04f 0300 	mov.w	r3, #0
 80049ba:	00eb      	lsls	r3, r5, #3
 80049bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049c0:	00e2      	lsls	r2, r4, #3
 80049c2:	4614      	mov	r4, r2
 80049c4:	461d      	mov	r5, r3
 80049c6:	eb14 030a 	adds.w	r3, r4, sl
 80049ca:	603b      	str	r3, [r7, #0]
 80049cc:	eb45 030b 	adc.w	r3, r5, fp
 80049d0:	607b      	str	r3, [r7, #4]
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	f04f 0300 	mov.w	r3, #0
 80049da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049de:	4629      	mov	r1, r5
 80049e0:	028b      	lsls	r3, r1, #10
 80049e2:	4621      	mov	r1, r4
 80049e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049e8:	4621      	mov	r1, r4
 80049ea:	028a      	lsls	r2, r1, #10
 80049ec:	4610      	mov	r0, r2
 80049ee:	4619      	mov	r1, r3
 80049f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f2:	2200      	movs	r2, #0
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	60fa      	str	r2, [r7, #12]
 80049f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049fc:	f7fc f94c 	bl	8000c98 <__aeabi_uldivmod>
 8004a00:	4602      	mov	r2, r0
 8004a02:	460b      	mov	r3, r1
 8004a04:	4613      	mov	r3, r2
 8004a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a08:	4b0b      	ldr	r3, [pc, #44]	@ (8004a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	0c1b      	lsrs	r3, r3, #16
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	3301      	adds	r3, #1
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a22:	e002      	b.n	8004a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a24:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <HAL_RCC_GetSysClockFreq+0x184>)
 8004a26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3740      	adds	r7, #64	@ 0x40
 8004a30:	46bd      	mov	sp, r7
 8004a32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a36:	bf00      	nop
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	00f42400 	.word	0x00f42400
 8004a40:	017d7840 	.word	0x017d7840

08004a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a48:	4b03      	ldr	r3, [pc, #12]	@ (8004a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	20000008 	.word	0x20000008

08004a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a60:	f7ff fff0 	bl	8004a44 <HAL_RCC_GetHCLKFreq>
 8004a64:	4602      	mov	r2, r0
 8004a66:	4b05      	ldr	r3, [pc, #20]	@ (8004a7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	0a9b      	lsrs	r3, r3, #10
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	4903      	ldr	r1, [pc, #12]	@ (8004a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a72:	5ccb      	ldrb	r3, [r1, r3]
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	0800c020 	.word	0x0800c020

08004a84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a88:	f7ff ffdc 	bl	8004a44 <HAL_RCC_GetHCLKFreq>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	0b5b      	lsrs	r3, r3, #13
 8004a94:	f003 0307 	and.w	r3, r3, #7
 8004a98:	4903      	ldr	r1, [pc, #12]	@ (8004aa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a9a:	5ccb      	ldrb	r3, [r1, r3]
 8004a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	0800c020 	.word	0x0800c020

08004aac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	220f      	movs	r2, #15
 8004aba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004abc:	4b12      	ldr	r3, [pc, #72]	@ (8004b08 <HAL_RCC_GetClockConfig+0x5c>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 0203 	and.w	r2, r3, #3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b08 <HAL_RCC_GetClockConfig+0x5c>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b08 <HAL_RCC_GetClockConfig+0x5c>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004ae0:	4b09      	ldr	r3, [pc, #36]	@ (8004b08 <HAL_RCC_GetClockConfig+0x5c>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	08db      	lsrs	r3, r3, #3
 8004ae6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004aee:	4b07      	ldr	r3, [pc, #28]	@ (8004b0c <HAL_RCC_GetClockConfig+0x60>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0207 	and.w	r2, r3, #7
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	601a      	str	r2, [r3, #0]
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	40023c00 	.word	0x40023c00

08004b10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e041      	b.n	8004ba6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fd fe38 	bl	80027ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4610      	mov	r0, r2
 8004b50:	f000 fc3c 	bl	80053cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
	...

08004bb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d001      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e044      	b.n	8004c52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a1e      	ldr	r2, [pc, #120]	@ (8004c60 <HAL_TIM_Base_Start_IT+0xb0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d018      	beq.n	8004c1c <HAL_TIM_Base_Start_IT+0x6c>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf2:	d013      	beq.n	8004c1c <HAL_TIM_Base_Start_IT+0x6c>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c64 <HAL_TIM_Base_Start_IT+0xb4>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d00e      	beq.n	8004c1c <HAL_TIM_Base_Start_IT+0x6c>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <HAL_TIM_Base_Start_IT+0xb8>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d009      	beq.n	8004c1c <HAL_TIM_Base_Start_IT+0x6c>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a17      	ldr	r2, [pc, #92]	@ (8004c6c <HAL_TIM_Base_Start_IT+0xbc>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d004      	beq.n	8004c1c <HAL_TIM_Base_Start_IT+0x6c>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a16      	ldr	r2, [pc, #88]	@ (8004c70 <HAL_TIM_Base_Start_IT+0xc0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d111      	bne.n	8004c40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2b06      	cmp	r3, #6
 8004c2c:	d010      	beq.n	8004c50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f042 0201 	orr.w	r2, r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3e:	e007      	b.n	8004c50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 0201 	orr.w	r2, r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	40010000 	.word	0x40010000
 8004c64:	40000400 	.word	0x40000400
 8004c68:	40000800 	.word	0x40000800
 8004c6c:	40000c00 	.word	0x40000c00
 8004c70:	40014000 	.word	0x40014000

08004c74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e041      	b.n	8004d0a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d106      	bne.n	8004ca0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 f839 	bl	8004d12 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3304      	adds	r3, #4
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	f000 fb8a 	bl	80053cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
	...

08004d28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <HAL_TIM_PWM_Start+0x24>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	bf14      	ite	ne
 8004d44:	2301      	movne	r3, #1
 8004d46:	2300      	moveq	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	e022      	b.n	8004d92 <HAL_TIM_PWM_Start+0x6a>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d109      	bne.n	8004d66 <HAL_TIM_PWM_Start+0x3e>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	e015      	b.n	8004d92 <HAL_TIM_PWM_Start+0x6a>
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d109      	bne.n	8004d80 <HAL_TIM_PWM_Start+0x58>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	bf14      	ite	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	2300      	moveq	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	e008      	b.n	8004d92 <HAL_TIM_PWM_Start+0x6a>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	bf14      	ite	ne
 8004d8c:	2301      	movne	r3, #1
 8004d8e:	2300      	moveq	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e068      	b.n	8004e6c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d104      	bne.n	8004daa <HAL_TIM_PWM_Start+0x82>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004da8:	e013      	b.n	8004dd2 <HAL_TIM_PWM_Start+0xaa>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d104      	bne.n	8004dba <HAL_TIM_PWM_Start+0x92>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004db8:	e00b      	b.n	8004dd2 <HAL_TIM_PWM_Start+0xaa>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d104      	bne.n	8004dca <HAL_TIM_PWM_Start+0xa2>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dc8:	e003      	b.n	8004dd2 <HAL_TIM_PWM_Start+0xaa>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2202      	movs	r2, #2
 8004dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	6839      	ldr	r1, [r7, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fda2 	bl	8005924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a23      	ldr	r2, [pc, #140]	@ (8004e74 <HAL_TIM_PWM_Start+0x14c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d107      	bne.n	8004dfa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004df8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a1d      	ldr	r2, [pc, #116]	@ (8004e74 <HAL_TIM_PWM_Start+0x14c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d018      	beq.n	8004e36 <HAL_TIM_PWM_Start+0x10e>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e0c:	d013      	beq.n	8004e36 <HAL_TIM_PWM_Start+0x10e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a19      	ldr	r2, [pc, #100]	@ (8004e78 <HAL_TIM_PWM_Start+0x150>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d00e      	beq.n	8004e36 <HAL_TIM_PWM_Start+0x10e>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a17      	ldr	r2, [pc, #92]	@ (8004e7c <HAL_TIM_PWM_Start+0x154>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d009      	beq.n	8004e36 <HAL_TIM_PWM_Start+0x10e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a16      	ldr	r2, [pc, #88]	@ (8004e80 <HAL_TIM_PWM_Start+0x158>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d004      	beq.n	8004e36 <HAL_TIM_PWM_Start+0x10e>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a14      	ldr	r2, [pc, #80]	@ (8004e84 <HAL_TIM_PWM_Start+0x15c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d111      	bne.n	8004e5a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b06      	cmp	r3, #6
 8004e46:	d010      	beq.n	8004e6a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e58:	e007      	b.n	8004e6a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 0201 	orr.w	r2, r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40010000 	.word	0x40010000
 8004e78:	40000400 	.word	0x40000400
 8004e7c:	40000800 	.word	0x40000800
 8004e80:	40000c00 	.word	0x40000c00
 8004e84:	40014000 	.word	0x40014000

08004e88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d020      	beq.n	8004eec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01b      	beq.n	8004eec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0202 	mvn.w	r2, #2
 8004ebc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 fa5b 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004ed8:	e005      	b.n	8004ee6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 fa4d 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 fa5e 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d020      	beq.n	8004f38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01b      	beq.n	8004f38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f06f 0204 	mvn.w	r2, #4
 8004f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d003      	beq.n	8004f26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 fa35 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004f24:	e005      	b.n	8004f32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fa27 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 fa38 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d020      	beq.n	8004f84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f003 0308 	and.w	r3, r3, #8
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01b      	beq.n	8004f84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0208 	mvn.w	r2, #8
 8004f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2204      	movs	r2, #4
 8004f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fa0f 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004f70:	e005      	b.n	8004f7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fa01 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 fa12 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d020      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f003 0310 	and.w	r3, r3, #16
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d01b      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f06f 0210 	mvn.w	r2, #16
 8004fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2208      	movs	r2, #8
 8004fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f9e9 	bl	800538e <HAL_TIM_IC_CaptureCallback>
 8004fbc:	e005      	b.n	8004fca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f9db 	bl	800537a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f9ec 	bl	80053a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00c      	beq.n	8004ff4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0201 	mvn.w	r2, #1
 8004fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7fd fb0c 	bl	800260c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00c      	beq.n	8005018 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005004:	2b00      	cmp	r3, #0
 8005006:	d007      	beq.n	8005018 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fd76 	bl	8005b04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00c      	beq.n	800503c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005028:	2b00      	cmp	r3, #0
 800502a:	d007      	beq.n	800503c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 f9bd 	bl	80053b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0320 	and.w	r3, r3, #32
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00c      	beq.n	8005060 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f003 0320 	and.w	r3, r3, #32
 800504c:	2b00      	cmp	r3, #0
 800504e:	d007      	beq.n	8005060 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0220 	mvn.w	r2, #32
 8005058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fd48 	bl	8005af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005060:	bf00      	nop
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005082:	2302      	movs	r3, #2
 8005084:	e0ae      	b.n	80051e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b0c      	cmp	r3, #12
 8005092:	f200 809f 	bhi.w	80051d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005096:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	080051d5 	.word	0x080051d5
 80050a4:	080051d5 	.word	0x080051d5
 80050a8:	080051d5 	.word	0x080051d5
 80050ac:	08005111 	.word	0x08005111
 80050b0:	080051d5 	.word	0x080051d5
 80050b4:	080051d5 	.word	0x080051d5
 80050b8:	080051d5 	.word	0x080051d5
 80050bc:	08005153 	.word	0x08005153
 80050c0:	080051d5 	.word	0x080051d5
 80050c4:	080051d5 	.word	0x080051d5
 80050c8:	080051d5 	.word	0x080051d5
 80050cc:	08005193 	.word	0x08005193
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 f9fe 	bl	80054d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0208 	orr.w	r2, r2, #8
 80050ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	699a      	ldr	r2, [r3, #24]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 0204 	bic.w	r2, r2, #4
 80050fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6999      	ldr	r1, [r3, #24]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	619a      	str	r2, [r3, #24]
      break;
 800510e:	e064      	b.n	80051da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fa44 	bl	80055a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800512a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	699a      	ldr	r2, [r3, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800513a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6999      	ldr	r1, [r3, #24]
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	021a      	lsls	r2, r3, #8
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	619a      	str	r2, [r3, #24]
      break;
 8005150:	e043      	b.n	80051da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68b9      	ldr	r1, [r7, #8]
 8005158:	4618      	mov	r0, r3
 800515a:	f000 fa8f 	bl	800567c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69da      	ldr	r2, [r3, #28]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f042 0208 	orr.w	r2, r2, #8
 800516c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	69da      	ldr	r2, [r3, #28]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0204 	bic.w	r2, r2, #4
 800517c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69d9      	ldr	r1, [r3, #28]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	61da      	str	r2, [r3, #28]
      break;
 8005190:	e023      	b.n	80051da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	4618      	mov	r0, r3
 800519a:	f000 fad9 	bl	8005750 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69da      	ldr	r2, [r3, #28]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69da      	ldr	r2, [r3, #28]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69d9      	ldr	r1, [r3, #28]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	021a      	lsls	r2, r3, #8
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	61da      	str	r2, [r3, #28]
      break;
 80051d2:	e002      	b.n	80051da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	75fb      	strb	r3, [r7, #23]
      break;
 80051d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051f6:	2300      	movs	r3, #0
 80051f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_TIM_ConfigClockSource+0x1c>
 8005204:	2302      	movs	r3, #2
 8005206:	e0b4      	b.n	8005372 <HAL_TIM_ConfigClockSource+0x186>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800522e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005240:	d03e      	beq.n	80052c0 <HAL_TIM_ConfigClockSource+0xd4>
 8005242:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005246:	f200 8087 	bhi.w	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 800524a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800524e:	f000 8086 	beq.w	800535e <HAL_TIM_ConfigClockSource+0x172>
 8005252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005256:	d87f      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005258:	2b70      	cmp	r3, #112	@ 0x70
 800525a:	d01a      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0xa6>
 800525c:	2b70      	cmp	r3, #112	@ 0x70
 800525e:	d87b      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005260:	2b60      	cmp	r3, #96	@ 0x60
 8005262:	d050      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0x11a>
 8005264:	2b60      	cmp	r3, #96	@ 0x60
 8005266:	d877      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005268:	2b50      	cmp	r3, #80	@ 0x50
 800526a:	d03c      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0xfa>
 800526c:	2b50      	cmp	r3, #80	@ 0x50
 800526e:	d873      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005270:	2b40      	cmp	r3, #64	@ 0x40
 8005272:	d058      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0x13a>
 8005274:	2b40      	cmp	r3, #64	@ 0x40
 8005276:	d86f      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005278:	2b30      	cmp	r3, #48	@ 0x30
 800527a:	d064      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15a>
 800527c:	2b30      	cmp	r3, #48	@ 0x30
 800527e:	d86b      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005280:	2b20      	cmp	r3, #32
 8005282:	d060      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15a>
 8005284:	2b20      	cmp	r3, #32
 8005286:	d867      	bhi.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
 8005288:	2b00      	cmp	r3, #0
 800528a:	d05c      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15a>
 800528c:	2b10      	cmp	r3, #16
 800528e:	d05a      	beq.n	8005346 <HAL_TIM_ConfigClockSource+0x15a>
 8005290:	e062      	b.n	8005358 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052a2:	f000 fb1f 	bl	80058e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	609a      	str	r2, [r3, #8]
      break;
 80052be:	e04f      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052d0:	f000 fb08 	bl	80058e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052e2:	609a      	str	r2, [r3, #8]
      break;
 80052e4:	e03c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f2:	461a      	mov	r2, r3
 80052f4:	f000 fa7c 	bl	80057f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2150      	movs	r1, #80	@ 0x50
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fad5 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 8005304:	e02c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005312:	461a      	mov	r2, r3
 8005314:	f000 fa9b 	bl	800584e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2160      	movs	r1, #96	@ 0x60
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fac5 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 8005324:	e01c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005332:	461a      	mov	r2, r3
 8005334:	f000 fa5c 	bl	80057f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2140      	movs	r1, #64	@ 0x40
 800533e:	4618      	mov	r0, r3
 8005340:	f000 fab5 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 8005344:	e00c      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4619      	mov	r1, r3
 8005350:	4610      	mov	r0, r2
 8005352:	f000 faac 	bl	80058ae <TIM_ITRx_SetConfig>
      break;
 8005356:	e003      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
      break;
 800535c:	e000      	b.n	8005360 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800535e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005370:	7bfb      	ldrb	r3, [r7, #15]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800538e:	b480      	push	{r7}
 8005390:	b083      	sub	sp, #12
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005396:	bf00      	nop
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b083      	sub	sp, #12
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
	...

080053cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a37      	ldr	r2, [pc, #220]	@ (80054bc <TIM_Base_SetConfig+0xf0>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00f      	beq.n	8005404 <TIM_Base_SetConfig+0x38>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ea:	d00b      	beq.n	8005404 <TIM_Base_SetConfig+0x38>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a34      	ldr	r2, [pc, #208]	@ (80054c0 <TIM_Base_SetConfig+0xf4>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d007      	beq.n	8005404 <TIM_Base_SetConfig+0x38>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a33      	ldr	r2, [pc, #204]	@ (80054c4 <TIM_Base_SetConfig+0xf8>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d003      	beq.n	8005404 <TIM_Base_SetConfig+0x38>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a32      	ldr	r2, [pc, #200]	@ (80054c8 <TIM_Base_SetConfig+0xfc>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d108      	bne.n	8005416 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800540a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a28      	ldr	r2, [pc, #160]	@ (80054bc <TIM_Base_SetConfig+0xf0>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d01b      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005424:	d017      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a25      	ldr	r2, [pc, #148]	@ (80054c0 <TIM_Base_SetConfig+0xf4>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d013      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a24      	ldr	r2, [pc, #144]	@ (80054c4 <TIM_Base_SetConfig+0xf8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00f      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a23      	ldr	r2, [pc, #140]	@ (80054c8 <TIM_Base_SetConfig+0xfc>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00b      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a22      	ldr	r2, [pc, #136]	@ (80054cc <TIM_Base_SetConfig+0x100>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d007      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a21      	ldr	r2, [pc, #132]	@ (80054d0 <TIM_Base_SetConfig+0x104>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d003      	beq.n	8005456 <TIM_Base_SetConfig+0x8a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a20      	ldr	r2, [pc, #128]	@ (80054d4 <TIM_Base_SetConfig+0x108>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d108      	bne.n	8005468 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800545c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	4313      	orrs	r3, r2
 8005466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	689a      	ldr	r2, [r3, #8]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a0c      	ldr	r2, [pc, #48]	@ (80054bc <TIM_Base_SetConfig+0xf0>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d103      	bne.n	8005496 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f043 0204 	orr.w	r2, r3, #4
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	601a      	str	r2, [r3, #0]
}
 80054ae:	bf00      	nop
 80054b0:	3714      	adds	r7, #20
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	40010000 	.word	0x40010000
 80054c0:	40000400 	.word	0x40000400
 80054c4:	40000800 	.word	0x40000800
 80054c8:	40000c00 	.word	0x40000c00
 80054cc:	40014000 	.word	0x40014000
 80054d0:	40014400 	.word	0x40014400
 80054d4:	40014800 	.word	0x40014800

080054d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054d8:	b480      	push	{r7}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	f023 0201 	bic.w	r2, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0303 	bic.w	r3, r3, #3
 800550e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f023 0302 	bic.w	r3, r3, #2
 8005520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	4313      	orrs	r3, r2
 800552a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a1c      	ldr	r2, [pc, #112]	@ (80055a0 <TIM_OC1_SetConfig+0xc8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d10c      	bne.n	800554e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f023 0308 	bic.w	r3, r3, #8
 800553a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	4313      	orrs	r3, r2
 8005544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f023 0304 	bic.w	r3, r3, #4
 800554c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a13      	ldr	r2, [pc, #76]	@ (80055a0 <TIM_OC1_SetConfig+0xc8>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d111      	bne.n	800557a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800555c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	4313      	orrs	r3, r2
 8005578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	621a      	str	r2, [r3, #32]
}
 8005594:	bf00      	nop
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	40010000 	.word	0x40010000

080055a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b087      	sub	sp, #28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	f023 0210 	bic.w	r2, r3, #16
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	021b      	lsls	r3, r3, #8
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f023 0320 	bic.w	r3, r3, #32
 80055ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005678 <TIM_OC2_SetConfig+0xd4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d10d      	bne.n	8005620 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800560a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800561e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a15      	ldr	r2, [pc, #84]	@ (8005678 <TIM_OC2_SetConfig+0xd4>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d113      	bne.n	8005650 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800562e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005636:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	4313      	orrs	r3, r2
 8005642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	621a      	str	r2, [r3, #32]
}
 800566a:	bf00      	nop
 800566c:	371c      	adds	r7, #28
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	40010000 	.word	0x40010000

0800567c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f023 0303 	bic.w	r3, r3, #3
 80056b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	021b      	lsls	r3, r3, #8
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a1d      	ldr	r2, [pc, #116]	@ (800574c <TIM_OC3_SetConfig+0xd0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d10d      	bne.n	80056f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	021b      	lsls	r3, r3, #8
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a14      	ldr	r2, [pc, #80]	@ (800574c <TIM_OC3_SetConfig+0xd0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d113      	bne.n	8005726 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800570c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	011b      	lsls	r3, r3, #4
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	4313      	orrs	r3, r2
 8005718:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	621a      	str	r2, [r3, #32]
}
 8005740:	bf00      	nop
 8005742:	371c      	adds	r7, #28
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	40010000 	.word	0x40010000

08005750 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800577e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	021b      	lsls	r3, r3, #8
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	4313      	orrs	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800579a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	031b      	lsls	r3, r3, #12
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a10      	ldr	r2, [pc, #64]	@ (80057ec <TIM_OC4_SetConfig+0x9c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d109      	bne.n	80057c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	019b      	lsls	r3, r3, #6
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	621a      	str	r2, [r3, #32]
}
 80057de:	bf00      	nop
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40010000 	.word	0x40010000

080057f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	f023 0201 	bic.w	r2, r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800581a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f023 030a 	bic.w	r3, r3, #10
 800582c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	697a      	ldr	r2, [r7, #20]
 8005840:	621a      	str	r2, [r3, #32]
}
 8005842:	bf00      	nop
 8005844:	371c      	adds	r7, #28
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800584e:	b480      	push	{r7}
 8005850:	b087      	sub	sp, #28
 8005852:	af00      	add	r7, sp, #0
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f023 0210 	bic.w	r2, r3, #16
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005878:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	031b      	lsls	r3, r3, #12
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	4313      	orrs	r3, r2
 8005882:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800588a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	4313      	orrs	r3, r2
 8005894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	621a      	str	r2, [r3, #32]
}
 80058a2:	bf00      	nop
 80058a4:	371c      	adds	r7, #28
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b085      	sub	sp, #20
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	f043 0307 	orr.w	r3, r3, #7
 80058d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	609a      	str	r2, [r3, #8]
}
 80058d8:	bf00      	nop
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	021a      	lsls	r2, r3, #8
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	431a      	orrs	r2, r3
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	4313      	orrs	r3, r2
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	4313      	orrs	r3, r2
 8005910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	609a      	str	r2, [r3, #8]
}
 8005918:	bf00      	nop
 800591a:	371c      	adds	r7, #28
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f003 031f 	and.w	r3, r3, #31
 8005936:	2201      	movs	r2, #1
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a1a      	ldr	r2, [r3, #32]
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	43db      	mvns	r3, r3
 8005946:	401a      	ands	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6a1a      	ldr	r2, [r3, #32]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 031f 	and.w	r3, r3, #31
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	fa01 f303 	lsl.w	r3, r1, r3
 800595c:	431a      	orrs	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	621a      	str	r2, [r3, #32]
}
 8005962:	bf00      	nop
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
	...

08005970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005970:	b480      	push	{r7}
 8005972:	b085      	sub	sp, #20
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005984:	2302      	movs	r3, #2
 8005986:	e050      	b.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005a38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d018      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d4:	d013      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a18      	ldr	r2, [pc, #96]	@ (8005a3c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00e      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a16      	ldr	r2, [pc, #88]	@ (8005a40 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d009      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a15      	ldr	r2, [pc, #84]	@ (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a13      	ldr	r2, [pc, #76]	@ (8005a48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d10c      	bne.n	8005a18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40010000 	.word	0x40010000
 8005a3c:	40000400 	.word	0x40000400
 8005a40:	40000800 	.word	0x40000800
 8005a44:	40000c00 	.word	0x40000c00
 8005a48:	40014000 	.word	0x40014000

08005a4c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e03d      	b.n	8005ae4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e042      	b.n	8005bb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fc fe90 	bl	8002864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2224      	movs	r2, #36	@ 0x24
 8005b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f973 	bl	8005e48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695a      	ldr	r2, [r3, #20]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3708      	adds	r7, #8
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08a      	sub	sp, #40	@ 0x28
 8005bbc:	af02      	add	r7, sp, #8
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b20      	cmp	r3, #32
 8005bd6:	d175      	bne.n	8005cc4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_UART_Transmit+0x2c>
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e06e      	b.n	8005cc6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2221      	movs	r2, #33	@ 0x21
 8005bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bf6:	f7fd f857 	bl	8002ca8 <HAL_GetTick>
 8005bfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	88fa      	ldrh	r2, [r7, #6]
 8005c00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	88fa      	ldrh	r2, [r7, #6]
 8005c06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c10:	d108      	bne.n	8005c24 <HAL_UART_Transmit+0x6c>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d104      	bne.n	8005c24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	e003      	b.n	8005c2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c2c:	e02e      	b.n	8005c8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2200      	movs	r2, #0
 8005c36:	2180      	movs	r1, #128	@ 0x80
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f848 	bl	8005cce <UART_WaitOnFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e03a      	b.n	8005cc6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10b      	bne.n	8005c6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	3302      	adds	r3, #2
 8005c6a:	61bb      	str	r3, [r7, #24]
 8005c6c:	e007      	b.n	8005c7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	781a      	ldrb	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1cb      	bne.n	8005c2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	2140      	movs	r1, #64	@ 0x40
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f814 	bl	8005cce <UART_WaitOnFlagUntilTimeout>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d005      	beq.n	8005cb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e006      	b.n	8005cc6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	e000      	b.n	8005cc6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005cc4:	2302      	movs	r3, #2
  }
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3720      	adds	r7, #32
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b086      	sub	sp, #24
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	60f8      	str	r0, [r7, #12]
 8005cd6:	60b9      	str	r1, [r7, #8]
 8005cd8:	603b      	str	r3, [r7, #0]
 8005cda:	4613      	mov	r3, r2
 8005cdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cde:	e03b      	b.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ce0:	6a3b      	ldr	r3, [r7, #32]
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce6:	d037      	beq.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce8:	f7fc ffde 	bl	8002ca8 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	6a3a      	ldr	r2, [r7, #32]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d302      	bcc.n	8005cfe <UART_WaitOnFlagUntilTimeout+0x30>
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e03a      	b.n	8005d78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d023      	beq.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b80      	cmp	r3, #128	@ 0x80
 8005d14:	d020      	beq.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b40      	cmp	r3, #64	@ 0x40
 8005d1a:	d01d      	beq.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0308 	and.w	r3, r3, #8
 8005d26:	2b08      	cmp	r3, #8
 8005d28:	d116      	bne.n	8005d58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	617b      	str	r3, [r7, #20]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	617b      	str	r3, [r7, #20]
 8005d3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f81d 	bl	8005d80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2208      	movs	r2, #8
 8005d4a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e00f      	b.n	8005d78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	4013      	ands	r3, r2
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	bf0c      	ite	eq
 8005d68:	2301      	moveq	r3, #1
 8005d6a:	2300      	movne	r3, #0
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	461a      	mov	r2, r3
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d0b4      	beq.n	8005ce0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b095      	sub	sp, #84	@ 0x54
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	330c      	adds	r3, #12
 8005d8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d92:	e853 3f00 	ldrex	r3, [r3]
 8005d96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	330c      	adds	r3, #12
 8005da6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005da8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005db0:	e841 2300 	strex	r3, r2, [r1]
 8005db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1e5      	bne.n	8005d88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3314      	adds	r3, #20
 8005dc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc4:	6a3b      	ldr	r3, [r7, #32]
 8005dc6:	e853 3f00 	ldrex	r3, [r3]
 8005dca:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	f023 0301 	bic.w	r3, r3, #1
 8005dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3314      	adds	r3, #20
 8005dda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005de2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005de4:	e841 2300 	strex	r3, r2, [r1]
 8005de8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1e5      	bne.n	8005dbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d119      	bne.n	8005e2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	330c      	adds	r3, #12
 8005dfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	e853 3f00 	ldrex	r3, [r3]
 8005e06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f023 0310 	bic.w	r3, r3, #16
 8005e0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	330c      	adds	r3, #12
 8005e16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e18:	61ba      	str	r2, [r7, #24]
 8005e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1c:	6979      	ldr	r1, [r7, #20]
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	e841 2300 	strex	r3, r2, [r1]
 8005e24:	613b      	str	r3, [r7, #16]
   return(result);
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1e5      	bne.n	8005df8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2220      	movs	r2, #32
 8005e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e3a:	bf00      	nop
 8005e3c:	3754      	adds	r7, #84	@ 0x54
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
	...

08005e48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e4c:	b0c0      	sub	sp, #256	@ 0x100
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	691b      	ldr	r3, [r3, #16]
 8005e5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e64:	68d9      	ldr	r1, [r3, #12]
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	ea40 0301 	orr.w	r3, r0, r1
 8005e70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e84:	695b      	ldr	r3, [r3, #20]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8c:	69db      	ldr	r3, [r3, #28]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ea0:	f021 010c 	bic.w	r1, r1, #12
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005eae:	430b      	orrs	r3, r1
 8005eb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec2:	6999      	ldr	r1, [r3, #24]
 8005ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	ea40 0301 	orr.w	r3, r0, r1
 8005ece:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	4b8f      	ldr	r3, [pc, #572]	@ (8006114 <UART_SetConfig+0x2cc>)
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d005      	beq.n	8005ee8 <UART_SetConfig+0xa0>
 8005edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	4b8d      	ldr	r3, [pc, #564]	@ (8006118 <UART_SetConfig+0x2d0>)
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d104      	bne.n	8005ef2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ee8:	f7fe fdcc 	bl	8004a84 <HAL_RCC_GetPCLK2Freq>
 8005eec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ef0:	e003      	b.n	8005efa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ef2:	f7fe fdb3 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 8005ef6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f04:	f040 810c 	bne.w	8006120 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f1a:	4622      	mov	r2, r4
 8005f1c:	462b      	mov	r3, r5
 8005f1e:	1891      	adds	r1, r2, r2
 8005f20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f22:	415b      	adcs	r3, r3
 8005f24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	eb12 0801 	adds.w	r8, r2, r1
 8005f30:	4629      	mov	r1, r5
 8005f32:	eb43 0901 	adc.w	r9, r3, r1
 8005f36:	f04f 0200 	mov.w	r2, #0
 8005f3a:	f04f 0300 	mov.w	r3, #0
 8005f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f4a:	4690      	mov	r8, r2
 8005f4c:	4699      	mov	r9, r3
 8005f4e:	4623      	mov	r3, r4
 8005f50:	eb18 0303 	adds.w	r3, r8, r3
 8005f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f58:	462b      	mov	r3, r5
 8005f5a:	eb49 0303 	adc.w	r3, r9, r3
 8005f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f76:	460b      	mov	r3, r1
 8005f78:	18db      	adds	r3, r3, r3
 8005f7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	eb42 0303 	adc.w	r3, r2, r3
 8005f82:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f8c:	f7fa fe84 	bl	8000c98 <__aeabi_uldivmod>
 8005f90:	4602      	mov	r2, r0
 8005f92:	460b      	mov	r3, r1
 8005f94:	4b61      	ldr	r3, [pc, #388]	@ (800611c <UART_SetConfig+0x2d4>)
 8005f96:	fba3 2302 	umull	r2, r3, r3, r2
 8005f9a:	095b      	lsrs	r3, r3, #5
 8005f9c:	011c      	lsls	r4, r3, #4
 8005f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fa8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005fac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	1891      	adds	r1, r2, r2
 8005fb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005fb8:	415b      	adcs	r3, r3
 8005fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005fc0:	4641      	mov	r1, r8
 8005fc2:	eb12 0a01 	adds.w	sl, r2, r1
 8005fc6:	4649      	mov	r1, r9
 8005fc8:	eb43 0b01 	adc.w	fp, r3, r1
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005fdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fe0:	4692      	mov	sl, r2
 8005fe2:	469b      	mov	fp, r3
 8005fe4:	4643      	mov	r3, r8
 8005fe6:	eb1a 0303 	adds.w	r3, sl, r3
 8005fea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fee:	464b      	mov	r3, r9
 8005ff0:	eb4b 0303 	adc.w	r3, fp, r3
 8005ff4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006004:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006008:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800600c:	460b      	mov	r3, r1
 800600e:	18db      	adds	r3, r3, r3
 8006010:	643b      	str	r3, [r7, #64]	@ 0x40
 8006012:	4613      	mov	r3, r2
 8006014:	eb42 0303 	adc.w	r3, r2, r3
 8006018:	647b      	str	r3, [r7, #68]	@ 0x44
 800601a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800601e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006022:	f7fa fe39 	bl	8000c98 <__aeabi_uldivmod>
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4611      	mov	r1, r2
 800602c:	4b3b      	ldr	r3, [pc, #236]	@ (800611c <UART_SetConfig+0x2d4>)
 800602e:	fba3 2301 	umull	r2, r3, r3, r1
 8006032:	095b      	lsrs	r3, r3, #5
 8006034:	2264      	movs	r2, #100	@ 0x64
 8006036:	fb02 f303 	mul.w	r3, r2, r3
 800603a:	1acb      	subs	r3, r1, r3
 800603c:	00db      	lsls	r3, r3, #3
 800603e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006042:	4b36      	ldr	r3, [pc, #216]	@ (800611c <UART_SetConfig+0x2d4>)
 8006044:	fba3 2302 	umull	r2, r3, r3, r2
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006050:	441c      	add	r4, r3
 8006052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006056:	2200      	movs	r2, #0
 8006058:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800605c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006060:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006064:	4642      	mov	r2, r8
 8006066:	464b      	mov	r3, r9
 8006068:	1891      	adds	r1, r2, r2
 800606a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800606c:	415b      	adcs	r3, r3
 800606e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006070:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006074:	4641      	mov	r1, r8
 8006076:	1851      	adds	r1, r2, r1
 8006078:	6339      	str	r1, [r7, #48]	@ 0x30
 800607a:	4649      	mov	r1, r9
 800607c:	414b      	adcs	r3, r1
 800607e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800608c:	4659      	mov	r1, fp
 800608e:	00cb      	lsls	r3, r1, #3
 8006090:	4651      	mov	r1, sl
 8006092:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006096:	4651      	mov	r1, sl
 8006098:	00ca      	lsls	r2, r1, #3
 800609a:	4610      	mov	r0, r2
 800609c:	4619      	mov	r1, r3
 800609e:	4603      	mov	r3, r0
 80060a0:	4642      	mov	r2, r8
 80060a2:	189b      	adds	r3, r3, r2
 80060a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060a8:	464b      	mov	r3, r9
 80060aa:	460a      	mov	r2, r1
 80060ac:	eb42 0303 	adc.w	r3, r2, r3
 80060b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80060c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80060c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060c8:	460b      	mov	r3, r1
 80060ca:	18db      	adds	r3, r3, r3
 80060cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060ce:	4613      	mov	r3, r2
 80060d0:	eb42 0303 	adc.w	r3, r2, r3
 80060d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80060de:	f7fa fddb 	bl	8000c98 <__aeabi_uldivmod>
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4b0d      	ldr	r3, [pc, #52]	@ (800611c <UART_SetConfig+0x2d4>)
 80060e8:	fba3 1302 	umull	r1, r3, r3, r2
 80060ec:	095b      	lsrs	r3, r3, #5
 80060ee:	2164      	movs	r1, #100	@ 0x64
 80060f0:	fb01 f303 	mul.w	r3, r1, r3
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	3332      	adds	r3, #50	@ 0x32
 80060fa:	4a08      	ldr	r2, [pc, #32]	@ (800611c <UART_SetConfig+0x2d4>)
 80060fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006100:	095b      	lsrs	r3, r3, #5
 8006102:	f003 0207 	and.w	r2, r3, #7
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4422      	add	r2, r4
 800610e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006110:	e106      	b.n	8006320 <UART_SetConfig+0x4d8>
 8006112:	bf00      	nop
 8006114:	40011000 	.word	0x40011000
 8006118:	40011400 	.word	0x40011400
 800611c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006124:	2200      	movs	r2, #0
 8006126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800612a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800612e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006132:	4642      	mov	r2, r8
 8006134:	464b      	mov	r3, r9
 8006136:	1891      	adds	r1, r2, r2
 8006138:	6239      	str	r1, [r7, #32]
 800613a:	415b      	adcs	r3, r3
 800613c:	627b      	str	r3, [r7, #36]	@ 0x24
 800613e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006142:	4641      	mov	r1, r8
 8006144:	1854      	adds	r4, r2, r1
 8006146:	4649      	mov	r1, r9
 8006148:	eb43 0501 	adc.w	r5, r3, r1
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	f04f 0300 	mov.w	r3, #0
 8006154:	00eb      	lsls	r3, r5, #3
 8006156:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800615a:	00e2      	lsls	r2, r4, #3
 800615c:	4614      	mov	r4, r2
 800615e:	461d      	mov	r5, r3
 8006160:	4643      	mov	r3, r8
 8006162:	18e3      	adds	r3, r4, r3
 8006164:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006168:	464b      	mov	r3, r9
 800616a:	eb45 0303 	adc.w	r3, r5, r3
 800616e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800617e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006182:	f04f 0200 	mov.w	r2, #0
 8006186:	f04f 0300 	mov.w	r3, #0
 800618a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800618e:	4629      	mov	r1, r5
 8006190:	008b      	lsls	r3, r1, #2
 8006192:	4621      	mov	r1, r4
 8006194:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006198:	4621      	mov	r1, r4
 800619a:	008a      	lsls	r2, r1, #2
 800619c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80061a0:	f7fa fd7a 	bl	8000c98 <__aeabi_uldivmod>
 80061a4:	4602      	mov	r2, r0
 80061a6:	460b      	mov	r3, r1
 80061a8:	4b60      	ldr	r3, [pc, #384]	@ (800632c <UART_SetConfig+0x4e4>)
 80061aa:	fba3 2302 	umull	r2, r3, r3, r2
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	011c      	lsls	r4, r3, #4
 80061b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b6:	2200      	movs	r2, #0
 80061b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80061bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80061c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80061c4:	4642      	mov	r2, r8
 80061c6:	464b      	mov	r3, r9
 80061c8:	1891      	adds	r1, r2, r2
 80061ca:	61b9      	str	r1, [r7, #24]
 80061cc:	415b      	adcs	r3, r3
 80061ce:	61fb      	str	r3, [r7, #28]
 80061d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061d4:	4641      	mov	r1, r8
 80061d6:	1851      	adds	r1, r2, r1
 80061d8:	6139      	str	r1, [r7, #16]
 80061da:	4649      	mov	r1, r9
 80061dc:	414b      	adcs	r3, r1
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061ec:	4659      	mov	r1, fp
 80061ee:	00cb      	lsls	r3, r1, #3
 80061f0:	4651      	mov	r1, sl
 80061f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f6:	4651      	mov	r1, sl
 80061f8:	00ca      	lsls	r2, r1, #3
 80061fa:	4610      	mov	r0, r2
 80061fc:	4619      	mov	r1, r3
 80061fe:	4603      	mov	r3, r0
 8006200:	4642      	mov	r2, r8
 8006202:	189b      	adds	r3, r3, r2
 8006204:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006208:	464b      	mov	r3, r9
 800620a:	460a      	mov	r2, r1
 800620c:	eb42 0303 	adc.w	r3, r2, r3
 8006210:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800621e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006220:	f04f 0200 	mov.w	r2, #0
 8006224:	f04f 0300 	mov.w	r3, #0
 8006228:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800622c:	4649      	mov	r1, r9
 800622e:	008b      	lsls	r3, r1, #2
 8006230:	4641      	mov	r1, r8
 8006232:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006236:	4641      	mov	r1, r8
 8006238:	008a      	lsls	r2, r1, #2
 800623a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800623e:	f7fa fd2b 	bl	8000c98 <__aeabi_uldivmod>
 8006242:	4602      	mov	r2, r0
 8006244:	460b      	mov	r3, r1
 8006246:	4611      	mov	r1, r2
 8006248:	4b38      	ldr	r3, [pc, #224]	@ (800632c <UART_SetConfig+0x4e4>)
 800624a:	fba3 2301 	umull	r2, r3, r3, r1
 800624e:	095b      	lsrs	r3, r3, #5
 8006250:	2264      	movs	r2, #100	@ 0x64
 8006252:	fb02 f303 	mul.w	r3, r2, r3
 8006256:	1acb      	subs	r3, r1, r3
 8006258:	011b      	lsls	r3, r3, #4
 800625a:	3332      	adds	r3, #50	@ 0x32
 800625c:	4a33      	ldr	r2, [pc, #204]	@ (800632c <UART_SetConfig+0x4e4>)
 800625e:	fba2 2303 	umull	r2, r3, r2, r3
 8006262:	095b      	lsrs	r3, r3, #5
 8006264:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006268:	441c      	add	r4, r3
 800626a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800626e:	2200      	movs	r2, #0
 8006270:	673b      	str	r3, [r7, #112]	@ 0x70
 8006272:	677a      	str	r2, [r7, #116]	@ 0x74
 8006274:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006278:	4642      	mov	r2, r8
 800627a:	464b      	mov	r3, r9
 800627c:	1891      	adds	r1, r2, r2
 800627e:	60b9      	str	r1, [r7, #8]
 8006280:	415b      	adcs	r3, r3
 8006282:	60fb      	str	r3, [r7, #12]
 8006284:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006288:	4641      	mov	r1, r8
 800628a:	1851      	adds	r1, r2, r1
 800628c:	6039      	str	r1, [r7, #0]
 800628e:	4649      	mov	r1, r9
 8006290:	414b      	adcs	r3, r1
 8006292:	607b      	str	r3, [r7, #4]
 8006294:	f04f 0200 	mov.w	r2, #0
 8006298:	f04f 0300 	mov.w	r3, #0
 800629c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062a0:	4659      	mov	r1, fp
 80062a2:	00cb      	lsls	r3, r1, #3
 80062a4:	4651      	mov	r1, sl
 80062a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062aa:	4651      	mov	r1, sl
 80062ac:	00ca      	lsls	r2, r1, #3
 80062ae:	4610      	mov	r0, r2
 80062b0:	4619      	mov	r1, r3
 80062b2:	4603      	mov	r3, r0
 80062b4:	4642      	mov	r2, r8
 80062b6:	189b      	adds	r3, r3, r2
 80062b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062ba:	464b      	mov	r3, r9
 80062bc:	460a      	mov	r2, r1
 80062be:	eb42 0303 	adc.w	r3, r2, r3
 80062c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80062ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80062dc:	4649      	mov	r1, r9
 80062de:	008b      	lsls	r3, r1, #2
 80062e0:	4641      	mov	r1, r8
 80062e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062e6:	4641      	mov	r1, r8
 80062e8:	008a      	lsls	r2, r1, #2
 80062ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80062ee:	f7fa fcd3 	bl	8000c98 <__aeabi_uldivmod>
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	4b0d      	ldr	r3, [pc, #52]	@ (800632c <UART_SetConfig+0x4e4>)
 80062f8:	fba3 1302 	umull	r1, r3, r3, r2
 80062fc:	095b      	lsrs	r3, r3, #5
 80062fe:	2164      	movs	r1, #100	@ 0x64
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	3332      	adds	r3, #50	@ 0x32
 800630a:	4a08      	ldr	r2, [pc, #32]	@ (800632c <UART_SetConfig+0x4e4>)
 800630c:	fba2 2303 	umull	r2, r3, r2, r3
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	f003 020f 	and.w	r2, r3, #15
 8006316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4422      	add	r2, r4
 800631e:	609a      	str	r2, [r3, #8]
}
 8006320:	bf00      	nop
 8006322:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006326:	46bd      	mov	sp, r7
 8006328:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800632c:	51eb851f 	.word	0x51eb851f

08006330 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	4603      	mov	r3, r0
 8006338:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800633e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006342:	2b84      	cmp	r3, #132	@ 0x84
 8006344:	d005      	beq.n	8006352 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006346:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4413      	add	r3, r2
 800634e:	3303      	adds	r3, #3
 8006350:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006352:	68fb      	ldr	r3, [r7, #12]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006364:	f000 fae4 	bl	8006930 <vTaskStartScheduler>
  
  return osOK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	bd80      	pop	{r7, pc}

0800636e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800636e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006370:	b089      	sub	sp, #36	@ 0x24
 8006372:	af04      	add	r7, sp, #16
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d020      	beq.n	80063c2 <osThreadCreate+0x54>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d01c      	beq.n	80063c2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685c      	ldr	r4, [r3, #4]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	691e      	ldr	r6, [r3, #16]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff ffc8 	bl	8006330 <makeFreeRtosPriority>
 80063a0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063aa:	9202      	str	r2, [sp, #8]
 80063ac:	9301      	str	r3, [sp, #4]
 80063ae:	9100      	str	r1, [sp, #0]
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	4632      	mov	r2, r6
 80063b4:	4629      	mov	r1, r5
 80063b6:	4620      	mov	r0, r4
 80063b8:	f000 f8ed 	bl	8006596 <xTaskCreateStatic>
 80063bc:	4603      	mov	r3, r0
 80063be:	60fb      	str	r3, [r7, #12]
 80063c0:	e01c      	b.n	80063fc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685c      	ldr	r4, [r3, #4]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063ce:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7ff ffaa 	bl	8006330 <makeFreeRtosPriority>
 80063dc:	4602      	mov	r2, r0
 80063de:	f107 030c 	add.w	r3, r7, #12
 80063e2:	9301      	str	r3, [sp, #4]
 80063e4:	9200      	str	r2, [sp, #0]
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	4632      	mov	r2, r6
 80063ea:	4629      	mov	r1, r5
 80063ec:	4620      	mov	r0, r4
 80063ee:	f000 f932 	bl	8006656 <xTaskCreate>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d001      	beq.n	80063fc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80063f8:	2300      	movs	r3, #0
 80063fa:	e000      	b.n	80063fe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80063fc:	68fb      	ldr	r3, [r7, #12]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006406 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b084      	sub	sp, #16
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <osDelay+0x16>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	e000      	b.n	800641e <osDelay+0x18>
 800641c:	2301      	movs	r3, #1
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fa50 	bl	80068c4 <vTaskDelay>
  
  return osOK;
 8006424:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006426:	4618      	mov	r0, r3
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f103 0208 	add.w	r2, r3, #8
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f04f 32ff 	mov.w	r2, #4294967295
 8006446:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f103 0208 	add.w	r2, r3, #8
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f103 0208 	add.w	r2, r3, #8
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689a      	ldr	r2, [r3, #8]
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	1c5a      	adds	r2, r3, #1
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	601a      	str	r2, [r3, #0]
}
 80064c4:	bf00      	nop
 80064c6:	3714      	adds	r7, #20
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e6:	d103      	bne.n	80064f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	e00c      	b.n	800650a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3308      	adds	r3, #8
 80064f4:	60fb      	str	r3, [r7, #12]
 80064f6:	e002      	b.n	80064fe <vListInsert+0x2e>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	429a      	cmp	r2, r3
 8006508:	d2f6      	bcs.n	80064f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	683a      	ldr	r2, [r7, #0]
 8006518:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	601a      	str	r2, [r3, #0]
}
 8006536:	bf00      	nop
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006542:	b480      	push	{r7}
 8006544:	b085      	sub	sp, #20
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	6892      	ldr	r2, [r2, #8]
 8006558:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	6852      	ldr	r2, [r2, #4]
 8006562:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	429a      	cmp	r2, r3
 800656c:	d103      	bne.n	8006576 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	1e5a      	subs	r2, r3, #1
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08e      	sub	sp, #56	@ 0x38
 800659a:	af04      	add	r7, sp, #16
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
 80065a2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80065a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10b      	bne.n	80065c2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065bc:	bf00      	nop
 80065be:	bf00      	nop
 80065c0:	e7fd      	b.n	80065be <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80065c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10b      	bne.n	80065e0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	61fb      	str	r3, [r7, #28]
}
 80065da:	bf00      	nop
 80065dc:	bf00      	nop
 80065de:	e7fd      	b.n	80065dc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80065e0:	2354      	movs	r3, #84	@ 0x54
 80065e2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	2b54      	cmp	r3, #84	@ 0x54
 80065e8:	d00b      	beq.n	8006602 <xTaskCreateStatic+0x6c>
	__asm volatile
 80065ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ee:	f383 8811 	msr	BASEPRI, r3
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	61bb      	str	r3, [r7, #24]
}
 80065fc:	bf00      	nop
 80065fe:	bf00      	nop
 8006600:	e7fd      	b.n	80065fe <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006602:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006606:	2b00      	cmp	r3, #0
 8006608:	d01e      	beq.n	8006648 <xTaskCreateStatic+0xb2>
 800660a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01b      	beq.n	8006648 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006612:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006618:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	2202      	movs	r2, #2
 800661e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006622:	2300      	movs	r3, #0
 8006624:	9303      	str	r3, [sp, #12]
 8006626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006628:	9302      	str	r3, [sp, #8]
 800662a:	f107 0314 	add.w	r3, r7, #20
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	68b9      	ldr	r1, [r7, #8]
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f850 	bl	80066e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006640:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006642:	f000 f8d5 	bl	80067f0 <prvAddNewTaskToReadyList>
 8006646:	e001      	b.n	800664c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006648:	2300      	movs	r3, #0
 800664a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800664c:	697b      	ldr	r3, [r7, #20]
	}
 800664e:	4618      	mov	r0, r3
 8006650:	3728      	adds	r7, #40	@ 0x28
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006656:	b580      	push	{r7, lr}
 8006658:	b08c      	sub	sp, #48	@ 0x30
 800665a:	af04      	add	r7, sp, #16
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	603b      	str	r3, [r7, #0]
 8006662:	4613      	mov	r3, r2
 8006664:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006666:	88fb      	ldrh	r3, [r7, #6]
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fed4 	bl	8007418 <pvPortMalloc>
 8006670:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00e      	beq.n	8006696 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006678:	2054      	movs	r0, #84	@ 0x54
 800667a:	f000 fecd 	bl	8007418 <pvPortMalloc>
 800667e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	631a      	str	r2, [r3, #48]	@ 0x30
 800668c:	e005      	b.n	800669a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800668e:	6978      	ldr	r0, [r7, #20]
 8006690:	f000 ff90 	bl	80075b4 <vPortFree>
 8006694:	e001      	b.n	800669a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006696:	2300      	movs	r3, #0
 8006698:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d017      	beq.n	80066d0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80066a8:	88fa      	ldrh	r2, [r7, #6]
 80066aa:	2300      	movs	r3, #0
 80066ac:	9303      	str	r3, [sp, #12]
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	9302      	str	r3, [sp, #8]
 80066b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 f80e 	bl	80066e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066c4:	69f8      	ldr	r0, [r7, #28]
 80066c6:	f000 f893 	bl	80067f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80066ca:	2301      	movs	r3, #1
 80066cc:	61bb      	str	r3, [r7, #24]
 80066ce:	e002      	b.n	80066d6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80066d0:	f04f 33ff 	mov.w	r3, #4294967295
 80066d4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80066d6:	69bb      	ldr	r3, [r7, #24]
	}
 80066d8:	4618      	mov	r0, r3
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b088      	sub	sp, #32
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
 80066ec:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80066ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80066f8:	3b01      	subs	r3, #1
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4413      	add	r3, r2
 80066fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	f023 0307 	bic.w	r3, r3, #7
 8006706:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	f003 0307 	and.w	r3, r3, #7
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00b      	beq.n	800672a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006716:	f383 8811 	msr	BASEPRI, r3
 800671a:	f3bf 8f6f 	isb	sy
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	617b      	str	r3, [r7, #20]
}
 8006724:	bf00      	nop
 8006726:	bf00      	nop
 8006728:	e7fd      	b.n	8006726 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d01f      	beq.n	8006770 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006730:	2300      	movs	r3, #0
 8006732:	61fb      	str	r3, [r7, #28]
 8006734:	e012      	b.n	800675c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	4413      	add	r3, r2
 800673c:	7819      	ldrb	r1, [r3, #0]
 800673e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	4413      	add	r3, r2
 8006744:	3334      	adds	r3, #52	@ 0x34
 8006746:	460a      	mov	r2, r1
 8006748:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	4413      	add	r3, r2
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d006      	beq.n	8006764 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	3301      	adds	r3, #1
 800675a:	61fb      	str	r3, [r7, #28]
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	2b0f      	cmp	r3, #15
 8006760:	d9e9      	bls.n	8006736 <prvInitialiseNewTask+0x56>
 8006762:	e000      	b.n	8006766 <prvInitialiseNewTask+0x86>
			{
				break;
 8006764:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800676e:	e003      	b.n	8006778 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	2b06      	cmp	r3, #6
 800677c:	d901      	bls.n	8006782 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800677e:	2306      	movs	r3, #6
 8006780:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006786:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800678c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800678e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006790:	2200      	movs	r2, #0
 8006792:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006796:	3304      	adds	r3, #4
 8006798:	4618      	mov	r0, r3
 800679a:	f7ff fe68 	bl	800646e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800679e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a0:	3318      	adds	r3, #24
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7ff fe63 	bl	800646e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b0:	f1c3 0207 	rsb	r2, r3, #7
 80067b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80067be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c0:	2200      	movs	r2, #0
 80067c2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80067c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	68f9      	ldr	r1, [r7, #12]
 80067d0:	69b8      	ldr	r0, [r7, #24]
 80067d2:	f000 fc0d 	bl	8006ff0 <pxPortInitialiseStack>
 80067d6:	4602      	mov	r2, r0
 80067d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80067dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80067e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067e8:	bf00      	nop
 80067ea:	3720      	adds	r7, #32
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80067f8:	f000 fd2e 	bl	8007258 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80067fc:	4b2a      	ldr	r3, [pc, #168]	@ (80068a8 <prvAddNewTaskToReadyList+0xb8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3301      	adds	r3, #1
 8006802:	4a29      	ldr	r2, [pc, #164]	@ (80068a8 <prvAddNewTaskToReadyList+0xb8>)
 8006804:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006806:	4b29      	ldr	r3, [pc, #164]	@ (80068ac <prvAddNewTaskToReadyList+0xbc>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d109      	bne.n	8006822 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800680e:	4a27      	ldr	r2, [pc, #156]	@ (80068ac <prvAddNewTaskToReadyList+0xbc>)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006814:	4b24      	ldr	r3, [pc, #144]	@ (80068a8 <prvAddNewTaskToReadyList+0xb8>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d110      	bne.n	800683e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800681c:	f000 fac4 	bl	8006da8 <prvInitialiseTaskLists>
 8006820:	e00d      	b.n	800683e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006822:	4b23      	ldr	r3, [pc, #140]	@ (80068b0 <prvAddNewTaskToReadyList+0xc0>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d109      	bne.n	800683e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800682a:	4b20      	ldr	r3, [pc, #128]	@ (80068ac <prvAddNewTaskToReadyList+0xbc>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006834:	429a      	cmp	r2, r3
 8006836:	d802      	bhi.n	800683e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006838:	4a1c      	ldr	r2, [pc, #112]	@ (80068ac <prvAddNewTaskToReadyList+0xbc>)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800683e:	4b1d      	ldr	r3, [pc, #116]	@ (80068b4 <prvAddNewTaskToReadyList+0xc4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3301      	adds	r3, #1
 8006844:	4a1b      	ldr	r2, [pc, #108]	@ (80068b4 <prvAddNewTaskToReadyList+0xc4>)
 8006846:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	2201      	movs	r2, #1
 800684e:	409a      	lsls	r2, r3
 8006850:	4b19      	ldr	r3, [pc, #100]	@ (80068b8 <prvAddNewTaskToReadyList+0xc8>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4313      	orrs	r3, r2
 8006856:	4a18      	ldr	r2, [pc, #96]	@ (80068b8 <prvAddNewTaskToReadyList+0xc8>)
 8006858:	6013      	str	r3, [r2, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800685e:	4613      	mov	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <prvAddNewTaskToReadyList+0xcc>)
 8006868:	441a      	add	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	3304      	adds	r3, #4
 800686e:	4619      	mov	r1, r3
 8006870:	4610      	mov	r0, r2
 8006872:	f7ff fe09 	bl	8006488 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006876:	f000 fd21 	bl	80072bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800687a:	4b0d      	ldr	r3, [pc, #52]	@ (80068b0 <prvAddNewTaskToReadyList+0xc0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00e      	beq.n	80068a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006882:	4b0a      	ldr	r3, [pc, #40]	@ (80068ac <prvAddNewTaskToReadyList+0xbc>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688c:	429a      	cmp	r2, r3
 800688e:	d207      	bcs.n	80068a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006890:	4b0b      	ldr	r3, [pc, #44]	@ (80068c0 <prvAddNewTaskToReadyList+0xd0>)
 8006892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006896:	601a      	str	r2, [r3, #0]
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	200007bc 	.word	0x200007bc
 80068ac:	200006bc 	.word	0x200006bc
 80068b0:	200007c8 	.word	0x200007c8
 80068b4:	200007d8 	.word	0x200007d8
 80068b8:	200007c4 	.word	0x200007c4
 80068bc:	200006c0 	.word	0x200006c0
 80068c0:	e000ed04 	.word	0xe000ed04

080068c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80068cc:	2300      	movs	r3, #0
 80068ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d018      	beq.n	8006908 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80068d6:	4b14      	ldr	r3, [pc, #80]	@ (8006928 <vTaskDelay+0x64>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <vTaskDelay+0x32>
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	60bb      	str	r3, [r7, #8]
}
 80068f0:	bf00      	nop
 80068f2:	bf00      	nop
 80068f4:	e7fd      	b.n	80068f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80068f6:	f000 f87d 	bl	80069f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80068fa:	2100      	movs	r1, #0
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fb11 	bl	8006f24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006902:	f000 f885 	bl	8006a10 <xTaskResumeAll>
 8006906:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d107      	bne.n	800691e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800690e:	4b07      	ldr	r3, [pc, #28]	@ (800692c <vTaskDelay+0x68>)
 8006910:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	200007e4 	.word	0x200007e4
 800692c:	e000ed04 	.word	0xe000ed04

08006930 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08a      	sub	sp, #40	@ 0x28
 8006934:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006936:	2300      	movs	r3, #0
 8006938:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800693a:	2300      	movs	r3, #0
 800693c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800693e:	463a      	mov	r2, r7
 8006940:	1d39      	adds	r1, r7, #4
 8006942:	f107 0308 	add.w	r3, r7, #8
 8006946:	4618      	mov	r0, r3
 8006948:	f7fb fada 	bl	8001f00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68ba      	ldr	r2, [r7, #8]
 8006952:	9202      	str	r2, [sp, #8]
 8006954:	9301      	str	r3, [sp, #4]
 8006956:	2300      	movs	r3, #0
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	2300      	movs	r3, #0
 800695c:	460a      	mov	r2, r1
 800695e:	491f      	ldr	r1, [pc, #124]	@ (80069dc <vTaskStartScheduler+0xac>)
 8006960:	481f      	ldr	r0, [pc, #124]	@ (80069e0 <vTaskStartScheduler+0xb0>)
 8006962:	f7ff fe18 	bl	8006596 <xTaskCreateStatic>
 8006966:	4603      	mov	r3, r0
 8006968:	4a1e      	ldr	r2, [pc, #120]	@ (80069e4 <vTaskStartScheduler+0xb4>)
 800696a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800696c:	4b1d      	ldr	r3, [pc, #116]	@ (80069e4 <vTaskStartScheduler+0xb4>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d002      	beq.n	800697a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006974:	2301      	movs	r3, #1
 8006976:	617b      	str	r3, [r7, #20]
 8006978:	e001      	b.n	800697e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d116      	bne.n	80069b2 <vTaskStartScheduler+0x82>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	613b      	str	r3, [r7, #16]
}
 8006996:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006998:	4b13      	ldr	r3, [pc, #76]	@ (80069e8 <vTaskStartScheduler+0xb8>)
 800699a:	f04f 32ff 	mov.w	r2, #4294967295
 800699e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80069a0:	4b12      	ldr	r3, [pc, #72]	@ (80069ec <vTaskStartScheduler+0xbc>)
 80069a2:	2201      	movs	r2, #1
 80069a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80069a6:	4b12      	ldr	r3, [pc, #72]	@ (80069f0 <vTaskStartScheduler+0xc0>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80069ac:	f000 fbb0 	bl	8007110 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80069b0:	e00f      	b.n	80069d2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b8:	d10b      	bne.n	80069d2 <vTaskStartScheduler+0xa2>
	__asm volatile
 80069ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069be:	f383 8811 	msr	BASEPRI, r3
 80069c2:	f3bf 8f6f 	isb	sy
 80069c6:	f3bf 8f4f 	dsb	sy
 80069ca:	60fb      	str	r3, [r7, #12]
}
 80069cc:	bf00      	nop
 80069ce:	bf00      	nop
 80069d0:	e7fd      	b.n	80069ce <vTaskStartScheduler+0x9e>
}
 80069d2:	bf00      	nop
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	0800c008 	.word	0x0800c008
 80069e0:	08006d79 	.word	0x08006d79
 80069e4:	200007e0 	.word	0x200007e0
 80069e8:	200007dc 	.word	0x200007dc
 80069ec:	200007c8 	.word	0x200007c8
 80069f0:	200007c0 	.word	0x200007c0

080069f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069f4:	b480      	push	{r7}
 80069f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80069f8:	4b04      	ldr	r3, [pc, #16]	@ (8006a0c <vTaskSuspendAll+0x18>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3301      	adds	r3, #1
 80069fe:	4a03      	ldr	r2, [pc, #12]	@ (8006a0c <vTaskSuspendAll+0x18>)
 8006a00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a02:	bf00      	nop
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	200007e4 	.word	0x200007e4

08006a10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a1e:	4b42      	ldr	r3, [pc, #264]	@ (8006b28 <xTaskResumeAll+0x118>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10b      	bne.n	8006a3e <xTaskResumeAll+0x2e>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	603b      	str	r3, [r7, #0]
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a3e:	f000 fc0b 	bl	8007258 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a42:	4b39      	ldr	r3, [pc, #228]	@ (8006b28 <xTaskResumeAll+0x118>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	4a37      	ldr	r2, [pc, #220]	@ (8006b28 <xTaskResumeAll+0x118>)
 8006a4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a4c:	4b36      	ldr	r3, [pc, #216]	@ (8006b28 <xTaskResumeAll+0x118>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d161      	bne.n	8006b18 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a54:	4b35      	ldr	r3, [pc, #212]	@ (8006b2c <xTaskResumeAll+0x11c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d05d      	beq.n	8006b18 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a5c:	e02e      	b.n	8006abc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a5e:	4b34      	ldr	r3, [pc, #208]	@ (8006b30 <xTaskResumeAll+0x120>)
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	3318      	adds	r3, #24
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7ff fd69 	bl	8006542 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	3304      	adds	r3, #4
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7ff fd64 	bl	8006542 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7e:	2201      	movs	r2, #1
 8006a80:	409a      	lsls	r2, r3
 8006a82:	4b2c      	ldr	r3, [pc, #176]	@ (8006b34 <xTaskResumeAll+0x124>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	4a2a      	ldr	r2, [pc, #168]	@ (8006b34 <xTaskResumeAll+0x124>)
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a90:	4613      	mov	r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	4413      	add	r3, r2
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	4a27      	ldr	r2, [pc, #156]	@ (8006b38 <xTaskResumeAll+0x128>)
 8006a9a:	441a      	add	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	4610      	mov	r0, r2
 8006aa4:	f7ff fcf0 	bl	8006488 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aac:	4b23      	ldr	r3, [pc, #140]	@ (8006b3c <xTaskResumeAll+0x12c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d302      	bcc.n	8006abc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006ab6:	4b22      	ldr	r3, [pc, #136]	@ (8006b40 <xTaskResumeAll+0x130>)
 8006ab8:	2201      	movs	r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006abc:	4b1c      	ldr	r3, [pc, #112]	@ (8006b30 <xTaskResumeAll+0x120>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1cc      	bne.n	8006a5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006aca:	f000 fa0b 	bl	8006ee4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ace:	4b1d      	ldr	r3, [pc, #116]	@ (8006b44 <xTaskResumeAll+0x134>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d010      	beq.n	8006afc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ada:	f000 f837 	bl	8006b4c <xTaskIncrementTick>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d002      	beq.n	8006aea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006ae4:	4b16      	ldr	r3, [pc, #88]	@ (8006b40 <xTaskResumeAll+0x130>)
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1f1      	bne.n	8006ada <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006af6:	4b13      	ldr	r3, [pc, #76]	@ (8006b44 <xTaskResumeAll+0x134>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006afc:	4b10      	ldr	r3, [pc, #64]	@ (8006b40 <xTaskResumeAll+0x130>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d009      	beq.n	8006b18 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b04:	2301      	movs	r3, #1
 8006b06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b08:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <xTaskResumeAll+0x138>)
 8006b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b0e:	601a      	str	r2, [r3, #0]
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b18:	f000 fbd0 	bl	80072bc <vPortExitCritical>

	return xAlreadyYielded;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	200007e4 	.word	0x200007e4
 8006b2c:	200007bc 	.word	0x200007bc
 8006b30:	2000077c 	.word	0x2000077c
 8006b34:	200007c4 	.word	0x200007c4
 8006b38:	200006c0 	.word	0x200006c0
 8006b3c:	200006bc 	.word	0x200006bc
 8006b40:	200007d0 	.word	0x200007d0
 8006b44:	200007cc 	.word	0x200007cc
 8006b48:	e000ed04 	.word	0xe000ed04

08006b4c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b52:	2300      	movs	r3, #0
 8006b54:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b56:	4b4f      	ldr	r3, [pc, #316]	@ (8006c94 <xTaskIncrementTick+0x148>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f040 808f 	bne.w	8006c7e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b60:	4b4d      	ldr	r3, [pc, #308]	@ (8006c98 <xTaskIncrementTick+0x14c>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3301      	adds	r3, #1
 8006b66:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b68:	4a4b      	ldr	r2, [pc, #300]	@ (8006c98 <xTaskIncrementTick+0x14c>)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d121      	bne.n	8006bb8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b74:	4b49      	ldr	r3, [pc, #292]	@ (8006c9c <xTaskIncrementTick+0x150>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00b      	beq.n	8006b96 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	603b      	str	r3, [r7, #0]
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	e7fd      	b.n	8006b92 <xTaskIncrementTick+0x46>
 8006b96:	4b41      	ldr	r3, [pc, #260]	@ (8006c9c <xTaskIncrementTick+0x150>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	4b40      	ldr	r3, [pc, #256]	@ (8006ca0 <xTaskIncrementTick+0x154>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a3e      	ldr	r2, [pc, #248]	@ (8006c9c <xTaskIncrementTick+0x150>)
 8006ba2:	6013      	str	r3, [r2, #0]
 8006ba4:	4a3e      	ldr	r2, [pc, #248]	@ (8006ca0 <xTaskIncrementTick+0x154>)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6013      	str	r3, [r2, #0]
 8006baa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca4 <xTaskIncrementTick+0x158>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	4a3c      	ldr	r2, [pc, #240]	@ (8006ca4 <xTaskIncrementTick+0x158>)
 8006bb2:	6013      	str	r3, [r2, #0]
 8006bb4:	f000 f996 	bl	8006ee4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006bb8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ca8 <xTaskIncrementTick+0x15c>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d348      	bcc.n	8006c54 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bc2:	4b36      	ldr	r3, [pc, #216]	@ (8006c9c <xTaskIncrementTick+0x150>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d104      	bne.n	8006bd6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bcc:	4b36      	ldr	r3, [pc, #216]	@ (8006ca8 <xTaskIncrementTick+0x15c>)
 8006bce:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd2:	601a      	str	r2, [r3, #0]
					break;
 8006bd4:	e03e      	b.n	8006c54 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd6:	4b31      	ldr	r3, [pc, #196]	@ (8006c9c <xTaskIncrementTick+0x150>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d203      	bcs.n	8006bf6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006bee:	4a2e      	ldr	r2, [pc, #184]	@ (8006ca8 <xTaskIncrementTick+0x15c>)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006bf4:	e02e      	b.n	8006c54 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7ff fca1 	bl	8006542 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d004      	beq.n	8006c12 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	3318      	adds	r3, #24
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff fc98 	bl	8006542 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	2201      	movs	r2, #1
 8006c18:	409a      	lsls	r2, r3
 8006c1a:	4b24      	ldr	r3, [pc, #144]	@ (8006cac <xTaskIncrementTick+0x160>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	4a22      	ldr	r2, [pc, #136]	@ (8006cac <xTaskIncrementTick+0x160>)
 8006c22:	6013      	str	r3, [r2, #0]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c28:	4613      	mov	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	4413      	add	r3, r2
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	4a1f      	ldr	r2, [pc, #124]	@ (8006cb0 <xTaskIncrementTick+0x164>)
 8006c32:	441a      	add	r2, r3
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	3304      	adds	r3, #4
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	f7ff fc24 	bl	8006488 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c44:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb4 <xTaskIncrementTick+0x168>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d3b9      	bcc.n	8006bc2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c52:	e7b6      	b.n	8006bc2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c54:	4b17      	ldr	r3, [pc, #92]	@ (8006cb4 <xTaskIncrementTick+0x168>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5a:	4915      	ldr	r1, [pc, #84]	@ (8006cb0 <xTaskIncrementTick+0x164>)
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4413      	add	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	440b      	add	r3, r1
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d901      	bls.n	8006c70 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c70:	4b11      	ldr	r3, [pc, #68]	@ (8006cb8 <xTaskIncrementTick+0x16c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d007      	beq.n	8006c88 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e004      	b.n	8006c88 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006cbc <xTaskIncrementTick+0x170>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3301      	adds	r3, #1
 8006c84:	4a0d      	ldr	r2, [pc, #52]	@ (8006cbc <xTaskIncrementTick+0x170>)
 8006c86:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c88:	697b      	ldr	r3, [r7, #20]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3718      	adds	r7, #24
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	200007e4 	.word	0x200007e4
 8006c98:	200007c0 	.word	0x200007c0
 8006c9c:	20000774 	.word	0x20000774
 8006ca0:	20000778 	.word	0x20000778
 8006ca4:	200007d4 	.word	0x200007d4
 8006ca8:	200007dc 	.word	0x200007dc
 8006cac:	200007c4 	.word	0x200007c4
 8006cb0:	200006c0 	.word	0x200006c0
 8006cb4:	200006bc 	.word	0x200006bc
 8006cb8:	200007d0 	.word	0x200007d0
 8006cbc:	200007cc 	.word	0x200007cc

08006cc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006cc6:	4b27      	ldr	r3, [pc, #156]	@ (8006d64 <vTaskSwitchContext+0xa4>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d003      	beq.n	8006cd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006cce:	4b26      	ldr	r3, [pc, #152]	@ (8006d68 <vTaskSwitchContext+0xa8>)
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006cd4:	e040      	b.n	8006d58 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006cd6:	4b24      	ldr	r3, [pc, #144]	@ (8006d68 <vTaskSwitchContext+0xa8>)
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cdc:	4b23      	ldr	r3, [pc, #140]	@ (8006d6c <vTaskSwitchContext+0xac>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	fab3 f383 	clz	r3, r3
 8006ce8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006cea:	7afb      	ldrb	r3, [r7, #11]
 8006cec:	f1c3 031f 	rsb	r3, r3, #31
 8006cf0:	617b      	str	r3, [r7, #20]
 8006cf2:	491f      	ldr	r1, [pc, #124]	@ (8006d70 <vTaskSwitchContext+0xb0>)
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	440b      	add	r3, r1
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10b      	bne.n	8006d1e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0a:	f383 8811 	msr	BASEPRI, r3
 8006d0e:	f3bf 8f6f 	isb	sy
 8006d12:	f3bf 8f4f 	dsb	sy
 8006d16:	607b      	str	r3, [r7, #4]
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	e7fd      	b.n	8006d1a <vTaskSwitchContext+0x5a>
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	4613      	mov	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4413      	add	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4a11      	ldr	r2, [pc, #68]	@ (8006d70 <vTaskSwitchContext+0xb0>)
 8006d2a:	4413      	add	r3, r2
 8006d2c:	613b      	str	r3, [r7, #16]
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	605a      	str	r2, [r3, #4]
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d104      	bne.n	8006d4e <vTaskSwitchContext+0x8e>
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	685a      	ldr	r2, [r3, #4]
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	605a      	str	r2, [r3, #4]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	4a07      	ldr	r2, [pc, #28]	@ (8006d74 <vTaskSwitchContext+0xb4>)
 8006d56:	6013      	str	r3, [r2, #0]
}
 8006d58:	bf00      	nop
 8006d5a:	371c      	adds	r7, #28
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr
 8006d64:	200007e4 	.word	0x200007e4
 8006d68:	200007d0 	.word	0x200007d0
 8006d6c:	200007c4 	.word	0x200007c4
 8006d70:	200006c0 	.word	0x200006c0
 8006d74:	200006bc 	.word	0x200006bc

08006d78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006d80:	f000 f852 	bl	8006e28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006d84:	4b06      	ldr	r3, [pc, #24]	@ (8006da0 <prvIdleTask+0x28>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d9f9      	bls.n	8006d80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006d8c:	4b05      	ldr	r3, [pc, #20]	@ (8006da4 <prvIdleTask+0x2c>)
 8006d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	f3bf 8f4f 	dsb	sy
 8006d98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006d9c:	e7f0      	b.n	8006d80 <prvIdleTask+0x8>
 8006d9e:	bf00      	nop
 8006da0:	200006c0 	.word	0x200006c0
 8006da4:	e000ed04 	.word	0xe000ed04

08006da8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006dae:	2300      	movs	r3, #0
 8006db0:	607b      	str	r3, [r7, #4]
 8006db2:	e00c      	b.n	8006dce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	4613      	mov	r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4a12      	ldr	r2, [pc, #72]	@ (8006e08 <prvInitialiseTaskLists+0x60>)
 8006dc0:	4413      	add	r3, r2
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff fb33 	bl	800642e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	607b      	str	r3, [r7, #4]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b06      	cmp	r3, #6
 8006dd2:	d9ef      	bls.n	8006db4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006dd4:	480d      	ldr	r0, [pc, #52]	@ (8006e0c <prvInitialiseTaskLists+0x64>)
 8006dd6:	f7ff fb2a 	bl	800642e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006dda:	480d      	ldr	r0, [pc, #52]	@ (8006e10 <prvInitialiseTaskLists+0x68>)
 8006ddc:	f7ff fb27 	bl	800642e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006de0:	480c      	ldr	r0, [pc, #48]	@ (8006e14 <prvInitialiseTaskLists+0x6c>)
 8006de2:	f7ff fb24 	bl	800642e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006de6:	480c      	ldr	r0, [pc, #48]	@ (8006e18 <prvInitialiseTaskLists+0x70>)
 8006de8:	f7ff fb21 	bl	800642e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006dec:	480b      	ldr	r0, [pc, #44]	@ (8006e1c <prvInitialiseTaskLists+0x74>)
 8006dee:	f7ff fb1e 	bl	800642e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006df2:	4b0b      	ldr	r3, [pc, #44]	@ (8006e20 <prvInitialiseTaskLists+0x78>)
 8006df4:	4a05      	ldr	r2, [pc, #20]	@ (8006e0c <prvInitialiseTaskLists+0x64>)
 8006df6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006df8:	4b0a      	ldr	r3, [pc, #40]	@ (8006e24 <prvInitialiseTaskLists+0x7c>)
 8006dfa:	4a05      	ldr	r2, [pc, #20]	@ (8006e10 <prvInitialiseTaskLists+0x68>)
 8006dfc:	601a      	str	r2, [r3, #0]
}
 8006dfe:	bf00      	nop
 8006e00:	3708      	adds	r7, #8
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	200006c0 	.word	0x200006c0
 8006e0c:	2000074c 	.word	0x2000074c
 8006e10:	20000760 	.word	0x20000760
 8006e14:	2000077c 	.word	0x2000077c
 8006e18:	20000790 	.word	0x20000790
 8006e1c:	200007a8 	.word	0x200007a8
 8006e20:	20000774 	.word	0x20000774
 8006e24:	20000778 	.word	0x20000778

08006e28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e2e:	e019      	b.n	8006e64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e30:	f000 fa12 	bl	8007258 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e34:	4b10      	ldr	r3, [pc, #64]	@ (8006e78 <prvCheckTasksWaitingTermination+0x50>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7ff fb7e 	bl	8006542 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e46:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <prvCheckTasksWaitingTermination+0x54>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8006e7c <prvCheckTasksWaitingTermination+0x54>)
 8006e4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006e50:	4b0b      	ldr	r3, [pc, #44]	@ (8006e80 <prvCheckTasksWaitingTermination+0x58>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	4a0a      	ldr	r2, [pc, #40]	@ (8006e80 <prvCheckTasksWaitingTermination+0x58>)
 8006e58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006e5a:	f000 fa2f 	bl	80072bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f810 	bl	8006e84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e64:	4b06      	ldr	r3, [pc, #24]	@ (8006e80 <prvCheckTasksWaitingTermination+0x58>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1e1      	bne.n	8006e30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006e6c:	bf00      	nop
 8006e6e:	bf00      	nop
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000790 	.word	0x20000790
 8006e7c:	200007bc 	.word	0x200007bc
 8006e80:	200007a4 	.word	0x200007a4

08006e84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d108      	bne.n	8006ea8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 fb8a 	bl	80075b4 <vPortFree>
				vPortFree( pxTCB );
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 fb87 	bl	80075b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006ea6:	e019      	b.n	8006edc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d103      	bne.n	8006eba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fb7e 	bl	80075b4 <vPortFree>
	}
 8006eb8:	e010      	b.n	8006edc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d00b      	beq.n	8006edc <prvDeleteTCB+0x58>
	__asm volatile
 8006ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	60fb      	str	r3, [r7, #12]
}
 8006ed6:	bf00      	nop
 8006ed8:	bf00      	nop
 8006eda:	e7fd      	b.n	8006ed8 <prvDeleteTCB+0x54>
	}
 8006edc:	bf00      	nop
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006eea:	4b0c      	ldr	r3, [pc, #48]	@ (8006f1c <prvResetNextTaskUnblockTime+0x38>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d104      	bne.n	8006efe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f20 <prvResetNextTaskUnblockTime+0x3c>)
 8006ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8006efa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006efc:	e008      	b.n	8006f10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006efe:	4b07      	ldr	r3, [pc, #28]	@ (8006f1c <prvResetNextTaskUnblockTime+0x38>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	4a04      	ldr	r2, [pc, #16]	@ (8006f20 <prvResetNextTaskUnblockTime+0x3c>)
 8006f0e:	6013      	str	r3, [r2, #0]
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr
 8006f1c:	20000774 	.word	0x20000774
 8006f20:	200007dc 	.word	0x200007dc

08006f24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f2e:	4b29      	ldr	r3, [pc, #164]	@ (8006fd4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f34:	4b28      	ldr	r3, [pc, #160]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff fb01 	bl	8006542 <uxListRemove>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10b      	bne.n	8006f5e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006f46:	4b24      	ldr	r3, [pc, #144]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f52:	43da      	mvns	r2, r3
 8006f54:	4b21      	ldr	r3, [pc, #132]	@ (8006fdc <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	4a20      	ldr	r2, [pc, #128]	@ (8006fdc <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f5c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f64:	d10a      	bne.n	8006f7c <prvAddCurrentTaskToDelayedList+0x58>
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d007      	beq.n	8006f7c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4619      	mov	r1, r3
 8006f74:	481a      	ldr	r0, [pc, #104]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006f76:	f7ff fa87 	bl	8006488 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f7a:	e026      	b.n	8006fca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4413      	add	r3, r2
 8006f82:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f84:	4b14      	ldr	r3, [pc, #80]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d209      	bcs.n	8006fa8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f94:	4b13      	ldr	r3, [pc, #76]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	f7ff fa95 	bl	80064d0 <vListInsert>
}
 8006fa6:	e010      	b.n	8006fca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8006fe8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	4619      	mov	r1, r3
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	f7ff fa8b 	bl	80064d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006fba:	4b0c      	ldr	r3, [pc, #48]	@ (8006fec <prvAddCurrentTaskToDelayedList+0xc8>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d202      	bcs.n	8006fca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006fc4:	4a09      	ldr	r2, [pc, #36]	@ (8006fec <prvAddCurrentTaskToDelayedList+0xc8>)
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6013      	str	r3, [r2, #0]
}
 8006fca:	bf00      	nop
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	200007c0 	.word	0x200007c0
 8006fd8:	200006bc 	.word	0x200006bc
 8006fdc:	200007c4 	.word	0x200007c4
 8006fe0:	200007a8 	.word	0x200007a8
 8006fe4:	20000778 	.word	0x20000778
 8006fe8:	20000774 	.word	0x20000774
 8006fec:	200007dc 	.word	0x200007dc

08006ff0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3b04      	subs	r3, #4
 8007000:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007008:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3b04      	subs	r3, #4
 800700e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f023 0201 	bic.w	r2, r3, #1
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	3b04      	subs	r3, #4
 800701e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007020:	4a0c      	ldr	r2, [pc, #48]	@ (8007054 <pxPortInitialiseStack+0x64>)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	3b14      	subs	r3, #20
 800702a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	3b04      	subs	r3, #4
 8007036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f06f 0202 	mvn.w	r2, #2
 800703e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3b20      	subs	r3, #32
 8007044:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007046:	68fb      	ldr	r3, [r7, #12]
}
 8007048:	4618      	mov	r0, r3
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr
 8007054:	08007059 	.word	0x08007059

08007058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800705e:	2300      	movs	r3, #0
 8007060:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007062:	4b13      	ldr	r3, [pc, #76]	@ (80070b0 <prvTaskExitError+0x58>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800706a:	d00b      	beq.n	8007084 <prvTaskExitError+0x2c>
	__asm volatile
 800706c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007070:	f383 8811 	msr	BASEPRI, r3
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	60fb      	str	r3, [r7, #12]
}
 800707e:	bf00      	nop
 8007080:	bf00      	nop
 8007082:	e7fd      	b.n	8007080 <prvTaskExitError+0x28>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	60bb      	str	r3, [r7, #8]
}
 8007096:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007098:	bf00      	nop
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0fc      	beq.n	800709a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070a0:	bf00      	nop
 80070a2:	bf00      	nop
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	20000014 	.word	0x20000014
	...

080070c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070c0:	4b07      	ldr	r3, [pc, #28]	@ (80070e0 <pxCurrentTCBConst2>)
 80070c2:	6819      	ldr	r1, [r3, #0]
 80070c4:	6808      	ldr	r0, [r1, #0]
 80070c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ca:	f380 8809 	msr	PSP, r0
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f04f 0000 	mov.w	r0, #0
 80070d6:	f380 8811 	msr	BASEPRI, r0
 80070da:	4770      	bx	lr
 80070dc:	f3af 8000 	nop.w

080070e0 <pxCurrentTCBConst2>:
 80070e0:	200006bc 	.word	0x200006bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop

080070e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80070e8:	4808      	ldr	r0, [pc, #32]	@ (800710c <prvPortStartFirstTask+0x24>)
 80070ea:	6800      	ldr	r0, [r0, #0]
 80070ec:	6800      	ldr	r0, [r0, #0]
 80070ee:	f380 8808 	msr	MSP, r0
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f380 8814 	msr	CONTROL, r0
 80070fa:	b662      	cpsie	i
 80070fc:	b661      	cpsie	f
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	df00      	svc	0
 8007108:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800710a:	bf00      	nop
 800710c:	e000ed08 	.word	0xe000ed08

08007110 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b086      	sub	sp, #24
 8007114:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007116:	4b47      	ldr	r3, [pc, #284]	@ (8007234 <xPortStartScheduler+0x124>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a47      	ldr	r2, [pc, #284]	@ (8007238 <xPortStartScheduler+0x128>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d10b      	bne.n	8007138 <xPortStartScheduler+0x28>
	__asm volatile
 8007120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	60fb      	str	r3, [r7, #12]
}
 8007132:	bf00      	nop
 8007134:	bf00      	nop
 8007136:	e7fd      	b.n	8007134 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007138:	4b3e      	ldr	r3, [pc, #248]	@ (8007234 <xPortStartScheduler+0x124>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a3f      	ldr	r2, [pc, #252]	@ (800723c <xPortStartScheduler+0x12c>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d10b      	bne.n	800715a <xPortStartScheduler+0x4a>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007146:	f383 8811 	msr	BASEPRI, r3
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	613b      	str	r3, [r7, #16]
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop
 8007158:	e7fd      	b.n	8007156 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800715a:	4b39      	ldr	r3, [pc, #228]	@ (8007240 <xPortStartScheduler+0x130>)
 800715c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	22ff      	movs	r2, #255	@ 0xff
 800716a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	b2db      	uxtb	r3, r3
 8007172:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007174:	78fb      	ldrb	r3, [r7, #3]
 8007176:	b2db      	uxtb	r3, r3
 8007178:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800717c:	b2da      	uxtb	r2, r3
 800717e:	4b31      	ldr	r3, [pc, #196]	@ (8007244 <xPortStartScheduler+0x134>)
 8007180:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007182:	4b31      	ldr	r3, [pc, #196]	@ (8007248 <xPortStartScheduler+0x138>)
 8007184:	2207      	movs	r2, #7
 8007186:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007188:	e009      	b.n	800719e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800718a:	4b2f      	ldr	r3, [pc, #188]	@ (8007248 <xPortStartScheduler+0x138>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3b01      	subs	r3, #1
 8007190:	4a2d      	ldr	r2, [pc, #180]	@ (8007248 <xPortStartScheduler+0x138>)
 8007192:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007194:	78fb      	ldrb	r3, [r7, #3]
 8007196:	b2db      	uxtb	r3, r3
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	b2db      	uxtb	r3, r3
 800719c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800719e:	78fb      	ldrb	r3, [r7, #3]
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a6:	2b80      	cmp	r3, #128	@ 0x80
 80071a8:	d0ef      	beq.n	800718a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80071aa:	4b27      	ldr	r3, [pc, #156]	@ (8007248 <xPortStartScheduler+0x138>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f1c3 0307 	rsb	r3, r3, #7
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d00b      	beq.n	80071ce <xPortStartScheduler+0xbe>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	60bb      	str	r3, [r7, #8]
}
 80071c8:	bf00      	nop
 80071ca:	bf00      	nop
 80071cc:	e7fd      	b.n	80071ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007248 <xPortStartScheduler+0x138>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	021b      	lsls	r3, r3, #8
 80071d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007248 <xPortStartScheduler+0x138>)
 80071d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071d8:	4b1b      	ldr	r3, [pc, #108]	@ (8007248 <xPortStartScheduler+0x138>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80071e0:	4a19      	ldr	r2, [pc, #100]	@ (8007248 <xPortStartScheduler+0x138>)
 80071e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071ec:	4b17      	ldr	r3, [pc, #92]	@ (800724c <xPortStartScheduler+0x13c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a16      	ldr	r2, [pc, #88]	@ (800724c <xPortStartScheduler+0x13c>)
 80071f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80071f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071f8:	4b14      	ldr	r3, [pc, #80]	@ (800724c <xPortStartScheduler+0x13c>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a13      	ldr	r2, [pc, #76]	@ (800724c <xPortStartScheduler+0x13c>)
 80071fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007202:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007204:	f000 f8da 	bl	80073bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007208:	4b11      	ldr	r3, [pc, #68]	@ (8007250 <xPortStartScheduler+0x140>)
 800720a:	2200      	movs	r2, #0
 800720c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800720e:	f000 f8f9 	bl	8007404 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007212:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <xPortStartScheduler+0x144>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a0f      	ldr	r2, [pc, #60]	@ (8007254 <xPortStartScheduler+0x144>)
 8007218:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800721c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800721e:	f7ff ff63 	bl	80070e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007222:	f7ff fd4d 	bl	8006cc0 <vTaskSwitchContext>
	prvTaskExitError();
 8007226:	f7ff ff17 	bl	8007058 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	e000ed00 	.word	0xe000ed00
 8007238:	410fc271 	.word	0x410fc271
 800723c:	410fc270 	.word	0x410fc270
 8007240:	e000e400 	.word	0xe000e400
 8007244:	200007e8 	.word	0x200007e8
 8007248:	200007ec 	.word	0x200007ec
 800724c:	e000ed20 	.word	0xe000ed20
 8007250:	20000014 	.word	0x20000014
 8007254:	e000ef34 	.word	0xe000ef34

08007258 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	607b      	str	r3, [r7, #4]
}
 8007270:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007272:	4b10      	ldr	r3, [pc, #64]	@ (80072b4 <vPortEnterCritical+0x5c>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3301      	adds	r3, #1
 8007278:	4a0e      	ldr	r2, [pc, #56]	@ (80072b4 <vPortEnterCritical+0x5c>)
 800727a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800727c:	4b0d      	ldr	r3, [pc, #52]	@ (80072b4 <vPortEnterCritical+0x5c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d110      	bne.n	80072a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007284:	4b0c      	ldr	r3, [pc, #48]	@ (80072b8 <vPortEnterCritical+0x60>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00b      	beq.n	80072a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	603b      	str	r3, [r7, #0]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vPortEnterCritical+0x4a>
	}
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop
 80072b4:	20000014 	.word	0x20000014
 80072b8:	e000ed04 	.word	0xe000ed04

080072bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80072c2:	4b12      	ldr	r3, [pc, #72]	@ (800730c <vPortExitCritical+0x50>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10b      	bne.n	80072e2 <vPortExitCritical+0x26>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	607b      	str	r3, [r7, #4]
}
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
 80072e0:	e7fd      	b.n	80072de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80072e2:	4b0a      	ldr	r3, [pc, #40]	@ (800730c <vPortExitCritical+0x50>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	4a08      	ldr	r2, [pc, #32]	@ (800730c <vPortExitCritical+0x50>)
 80072ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80072ec:	4b07      	ldr	r3, [pc, #28]	@ (800730c <vPortExitCritical+0x50>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d105      	bne.n	8007300 <vPortExitCritical+0x44>
 80072f4:	2300      	movs	r3, #0
 80072f6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007300:	bf00      	nop
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	20000014 	.word	0x20000014

08007310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007310:	f3ef 8009 	mrs	r0, PSP
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	4b15      	ldr	r3, [pc, #84]	@ (8007370 <pxCurrentTCBConst>)
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	f01e 0f10 	tst.w	lr, #16
 8007320:	bf08      	it	eq
 8007322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800732a:	6010      	str	r0, [r2, #0]
 800732c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007330:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007334:	f380 8811 	msr	BASEPRI, r0
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	f3bf 8f6f 	isb	sy
 8007340:	f7ff fcbe 	bl	8006cc0 <vTaskSwitchContext>
 8007344:	f04f 0000 	mov.w	r0, #0
 8007348:	f380 8811 	msr	BASEPRI, r0
 800734c:	bc09      	pop	{r0, r3}
 800734e:	6819      	ldr	r1, [r3, #0]
 8007350:	6808      	ldr	r0, [r1, #0]
 8007352:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007356:	f01e 0f10 	tst.w	lr, #16
 800735a:	bf08      	it	eq
 800735c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007360:	f380 8809 	msr	PSP, r0
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	f3af 8000 	nop.w

08007370 <pxCurrentTCBConst>:
 8007370:	200006bc 	.word	0x200006bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007374:	bf00      	nop
 8007376:	bf00      	nop

08007378 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	607b      	str	r3, [r7, #4]
}
 8007390:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007392:	f7ff fbdb 	bl	8006b4c <xTaskIncrementTick>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d003      	beq.n	80073a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800739c:	4b06      	ldr	r3, [pc, #24]	@ (80073b8 <SysTick_Handler+0x40>)
 800739e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	2300      	movs	r3, #0
 80073a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	f383 8811 	msr	BASEPRI, r3
}
 80073ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	e000ed04 	.word	0xe000ed04

080073bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80073bc:	b480      	push	{r7}
 80073be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80073c0:	4b0b      	ldr	r3, [pc, #44]	@ (80073f0 <vPortSetupTimerInterrupt+0x34>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80073c6:	4b0b      	ldr	r3, [pc, #44]	@ (80073f4 <vPortSetupTimerInterrupt+0x38>)
 80073c8:	2200      	movs	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80073cc:	4b0a      	ldr	r3, [pc, #40]	@ (80073f8 <vPortSetupTimerInterrupt+0x3c>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a0a      	ldr	r2, [pc, #40]	@ (80073fc <vPortSetupTimerInterrupt+0x40>)
 80073d2:	fba2 2303 	umull	r2, r3, r2, r3
 80073d6:	099b      	lsrs	r3, r3, #6
 80073d8:	4a09      	ldr	r2, [pc, #36]	@ (8007400 <vPortSetupTimerInterrupt+0x44>)
 80073da:	3b01      	subs	r3, #1
 80073dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80073de:	4b04      	ldr	r3, [pc, #16]	@ (80073f0 <vPortSetupTimerInterrupt+0x34>)
 80073e0:	2207      	movs	r2, #7
 80073e2:	601a      	str	r2, [r3, #0]
}
 80073e4:	bf00      	nop
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr
 80073ee:	bf00      	nop
 80073f0:	e000e010 	.word	0xe000e010
 80073f4:	e000e018 	.word	0xe000e018
 80073f8:	20000008 	.word	0x20000008
 80073fc:	10624dd3 	.word	0x10624dd3
 8007400:	e000e014 	.word	0xe000e014

08007404 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007404:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007414 <vPortEnableVFP+0x10>
 8007408:	6801      	ldr	r1, [r0, #0]
 800740a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800740e:	6001      	str	r1, [r0, #0]
 8007410:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007412:	bf00      	nop
 8007414:	e000ed88 	.word	0xe000ed88

08007418 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b08a      	sub	sp, #40	@ 0x28
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007420:	2300      	movs	r3, #0
 8007422:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007424:	f7ff fae6 	bl	80069f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007428:	4b5c      	ldr	r3, [pc, #368]	@ (800759c <pvPortMalloc+0x184>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d101      	bne.n	8007434 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007430:	f000 f924 	bl	800767c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007434:	4b5a      	ldr	r3, [pc, #360]	@ (80075a0 <pvPortMalloc+0x188>)
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4013      	ands	r3, r2
 800743c:	2b00      	cmp	r3, #0
 800743e:	f040 8095 	bne.w	800756c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01e      	beq.n	8007486 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007448:	2208      	movs	r2, #8
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4413      	add	r3, r2
 800744e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	2b00      	cmp	r3, #0
 8007458:	d015      	beq.n	8007486 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f023 0307 	bic.w	r3, r3, #7
 8007460:	3308      	adds	r3, #8
 8007462:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f003 0307 	and.w	r3, r3, #7
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00b      	beq.n	8007486 <pvPortMalloc+0x6e>
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	617b      	str	r3, [r7, #20]
}
 8007480:	bf00      	nop
 8007482:	bf00      	nop
 8007484:	e7fd      	b.n	8007482 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d06f      	beq.n	800756c <pvPortMalloc+0x154>
 800748c:	4b45      	ldr	r3, [pc, #276]	@ (80075a4 <pvPortMalloc+0x18c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	429a      	cmp	r2, r3
 8007494:	d86a      	bhi.n	800756c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007496:	4b44      	ldr	r3, [pc, #272]	@ (80075a8 <pvPortMalloc+0x190>)
 8007498:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800749a:	4b43      	ldr	r3, [pc, #268]	@ (80075a8 <pvPortMalloc+0x190>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074a0:	e004      	b.n	80074ac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d903      	bls.n	80074be <pvPortMalloc+0xa6>
 80074b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1f1      	bne.n	80074a2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074be:	4b37      	ldr	r3, [pc, #220]	@ (800759c <pvPortMalloc+0x184>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d051      	beq.n	800756c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2208      	movs	r2, #8
 80074ce:	4413      	add	r3, r2
 80074d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074dc:	685a      	ldr	r2, [r3, #4]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	1ad2      	subs	r2, r2, r3
 80074e2:	2308      	movs	r3, #8
 80074e4:	005b      	lsls	r3, r3, #1
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d920      	bls.n	800752c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4413      	add	r3, r2
 80074f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	f003 0307 	and.w	r3, r3, #7
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00b      	beq.n	8007514 <pvPortMalloc+0xfc>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	613b      	str	r3, [r7, #16]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007526:	69b8      	ldr	r0, [r7, #24]
 8007528:	f000 f90a 	bl	8007740 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800752c:	4b1d      	ldr	r3, [pc, #116]	@ (80075a4 <pvPortMalloc+0x18c>)
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	4a1b      	ldr	r2, [pc, #108]	@ (80075a4 <pvPortMalloc+0x18c>)
 8007538:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800753a:	4b1a      	ldr	r3, [pc, #104]	@ (80075a4 <pvPortMalloc+0x18c>)
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	4b1b      	ldr	r3, [pc, #108]	@ (80075ac <pvPortMalloc+0x194>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	429a      	cmp	r2, r3
 8007544:	d203      	bcs.n	800754e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007546:	4b17      	ldr	r3, [pc, #92]	@ (80075a4 <pvPortMalloc+0x18c>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a18      	ldr	r2, [pc, #96]	@ (80075ac <pvPortMalloc+0x194>)
 800754c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	4b13      	ldr	r3, [pc, #76]	@ (80075a0 <pvPortMalloc+0x188>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	431a      	orrs	r2, r3
 8007558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800755c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755e:	2200      	movs	r2, #0
 8007560:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007562:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <pvPortMalloc+0x198>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3301      	adds	r3, #1
 8007568:	4a11      	ldr	r2, [pc, #68]	@ (80075b0 <pvPortMalloc+0x198>)
 800756a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800756c:	f7ff fa50 	bl	8006a10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	f003 0307 	and.w	r3, r3, #7
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00b      	beq.n	8007592 <pvPortMalloc+0x17a>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60fb      	str	r3, [r7, #12]
}
 800758c:	bf00      	nop
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <pvPortMalloc+0x176>
	return pvReturn;
 8007592:	69fb      	ldr	r3, [r7, #28]
}
 8007594:	4618      	mov	r0, r3
 8007596:	3728      	adds	r7, #40	@ 0x28
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	200043f8 	.word	0x200043f8
 80075a0:	2000440c 	.word	0x2000440c
 80075a4:	200043fc 	.word	0x200043fc
 80075a8:	200043f0 	.word	0x200043f0
 80075ac:	20004400 	.word	0x20004400
 80075b0:	20004404 	.word	0x20004404

080075b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d04f      	beq.n	8007666 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075c6:	2308      	movs	r3, #8
 80075c8:	425b      	negs	r3, r3
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	4413      	add	r3, r2
 80075ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	685a      	ldr	r2, [r3, #4]
 80075d8:	4b25      	ldr	r3, [pc, #148]	@ (8007670 <vPortFree+0xbc>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4013      	ands	r3, r2
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10b      	bne.n	80075fa <vPortFree+0x46>
	__asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	60fb      	str	r3, [r7, #12]
}
 80075f4:	bf00      	nop
 80075f6:	bf00      	nop
 80075f8:	e7fd      	b.n	80075f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00b      	beq.n	800761a <vPortFree+0x66>
	__asm volatile
 8007602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007606:	f383 8811 	msr	BASEPRI, r3
 800760a:	f3bf 8f6f 	isb	sy
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	60bb      	str	r3, [r7, #8]
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop
 8007618:	e7fd      	b.n	8007616 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	4b14      	ldr	r3, [pc, #80]	@ (8007670 <vPortFree+0xbc>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4013      	ands	r3, r2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d01e      	beq.n	8007666 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d11a      	bne.n	8007666 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	685a      	ldr	r2, [r3, #4]
 8007634:	4b0e      	ldr	r3, [pc, #56]	@ (8007670 <vPortFree+0xbc>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	43db      	mvns	r3, r3
 800763a:	401a      	ands	r2, r3
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007640:	f7ff f9d8 	bl	80069f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	4b0a      	ldr	r3, [pc, #40]	@ (8007674 <vPortFree+0xc0>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4413      	add	r3, r2
 800764e:	4a09      	ldr	r2, [pc, #36]	@ (8007674 <vPortFree+0xc0>)
 8007650:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007652:	6938      	ldr	r0, [r7, #16]
 8007654:	f000 f874 	bl	8007740 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007658:	4b07      	ldr	r3, [pc, #28]	@ (8007678 <vPortFree+0xc4>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	3301      	adds	r3, #1
 800765e:	4a06      	ldr	r2, [pc, #24]	@ (8007678 <vPortFree+0xc4>)
 8007660:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007662:	f7ff f9d5 	bl	8006a10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007666:	bf00      	nop
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	2000440c 	.word	0x2000440c
 8007674:	200043fc 	.word	0x200043fc
 8007678:	20004408 	.word	0x20004408

0800767c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007682:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007686:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007688:	4b27      	ldr	r3, [pc, #156]	@ (8007728 <prvHeapInit+0xac>)
 800768a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f003 0307 	and.w	r3, r3, #7
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00c      	beq.n	80076b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	3307      	adds	r3, #7
 800769a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f023 0307 	bic.w	r3, r3, #7
 80076a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007728 <prvHeapInit+0xac>)
 80076ac:	4413      	add	r3, r2
 80076ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076b4:	4a1d      	ldr	r2, [pc, #116]	@ (800772c <prvHeapInit+0xb0>)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076ba:	4b1c      	ldr	r3, [pc, #112]	@ (800772c <prvHeapInit+0xb0>)
 80076bc:	2200      	movs	r2, #0
 80076be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68ba      	ldr	r2, [r7, #8]
 80076c4:	4413      	add	r3, r2
 80076c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076c8:	2208      	movs	r2, #8
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1a9b      	subs	r3, r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 0307 	bic.w	r3, r3, #7
 80076d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	4a15      	ldr	r2, [pc, #84]	@ (8007730 <prvHeapInit+0xb4>)
 80076dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80076de:	4b14      	ldr	r3, [pc, #80]	@ (8007730 <prvHeapInit+0xb4>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2200      	movs	r2, #0
 80076e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076e6:	4b12      	ldr	r3, [pc, #72]	@ (8007730 <prvHeapInit+0xb4>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2200      	movs	r2, #0
 80076ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	1ad2      	subs	r2, r2, r3
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007730 <prvHeapInit+0xb4>)
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	4a0a      	ldr	r2, [pc, #40]	@ (8007734 <prvHeapInit+0xb8>)
 800770a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	4a09      	ldr	r2, [pc, #36]	@ (8007738 <prvHeapInit+0xbc>)
 8007712:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007714:	4b09      	ldr	r3, [pc, #36]	@ (800773c <prvHeapInit+0xc0>)
 8007716:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800771a:	601a      	str	r2, [r3, #0]
}
 800771c:	bf00      	nop
 800771e:	3714      	adds	r7, #20
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr
 8007728:	200007f0 	.word	0x200007f0
 800772c:	200043f0 	.word	0x200043f0
 8007730:	200043f8 	.word	0x200043f8
 8007734:	20004400 	.word	0x20004400
 8007738:	200043fc 	.word	0x200043fc
 800773c:	2000440c 	.word	0x2000440c

08007740 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007748:	4b28      	ldr	r3, [pc, #160]	@ (80077ec <prvInsertBlockIntoFreeList+0xac>)
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	e002      	b.n	8007754 <prvInsertBlockIntoFreeList+0x14>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	60fb      	str	r3, [r7, #12]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	429a      	cmp	r2, r3
 800775c:	d8f7      	bhi.n	800774e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	4413      	add	r3, r2
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	429a      	cmp	r2, r3
 800776e:	d108      	bne.n	8007782 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	441a      	add	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	441a      	add	r2, r3
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	429a      	cmp	r2, r3
 8007794:	d118      	bne.n	80077c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	4b15      	ldr	r3, [pc, #84]	@ (80077f0 <prvInsertBlockIntoFreeList+0xb0>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d00d      	beq.n	80077be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	441a      	add	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	e008      	b.n	80077d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077be:	4b0c      	ldr	r3, [pc, #48]	@ (80077f0 <prvInsertBlockIntoFreeList+0xb0>)
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	601a      	str	r2, [r3, #0]
 80077c6:	e003      	b.n	80077d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d002      	beq.n	80077de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077de:	bf00      	nop
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	200043f0 	.word	0x200043f0
 80077f0:	200043f8 	.word	0x200043f8

080077f4 <__cvt>:
 80077f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077f8:	ec57 6b10 	vmov	r6, r7, d0
 80077fc:	2f00      	cmp	r7, #0
 80077fe:	460c      	mov	r4, r1
 8007800:	4619      	mov	r1, r3
 8007802:	463b      	mov	r3, r7
 8007804:	bfbb      	ittet	lt
 8007806:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800780a:	461f      	movlt	r7, r3
 800780c:	2300      	movge	r3, #0
 800780e:	232d      	movlt	r3, #45	@ 0x2d
 8007810:	700b      	strb	r3, [r1, #0]
 8007812:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007814:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007818:	4691      	mov	r9, r2
 800781a:	f023 0820 	bic.w	r8, r3, #32
 800781e:	bfbc      	itt	lt
 8007820:	4632      	movlt	r2, r6
 8007822:	4616      	movlt	r6, r2
 8007824:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007828:	d005      	beq.n	8007836 <__cvt+0x42>
 800782a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800782e:	d100      	bne.n	8007832 <__cvt+0x3e>
 8007830:	3401      	adds	r4, #1
 8007832:	2102      	movs	r1, #2
 8007834:	e000      	b.n	8007838 <__cvt+0x44>
 8007836:	2103      	movs	r1, #3
 8007838:	ab03      	add	r3, sp, #12
 800783a:	9301      	str	r3, [sp, #4]
 800783c:	ab02      	add	r3, sp, #8
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	ec47 6b10 	vmov	d0, r6, r7
 8007844:	4653      	mov	r3, sl
 8007846:	4622      	mov	r2, r4
 8007848:	f001 f8b2 	bl	80089b0 <_dtoa_r>
 800784c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007850:	4605      	mov	r5, r0
 8007852:	d119      	bne.n	8007888 <__cvt+0x94>
 8007854:	f019 0f01 	tst.w	r9, #1
 8007858:	d00e      	beq.n	8007878 <__cvt+0x84>
 800785a:	eb00 0904 	add.w	r9, r0, r4
 800785e:	2200      	movs	r2, #0
 8007860:	2300      	movs	r3, #0
 8007862:	4630      	mov	r0, r6
 8007864:	4639      	mov	r1, r7
 8007866:	f7f9 f937 	bl	8000ad8 <__aeabi_dcmpeq>
 800786a:	b108      	cbz	r0, 8007870 <__cvt+0x7c>
 800786c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007870:	2230      	movs	r2, #48	@ 0x30
 8007872:	9b03      	ldr	r3, [sp, #12]
 8007874:	454b      	cmp	r3, r9
 8007876:	d31e      	bcc.n	80078b6 <__cvt+0xc2>
 8007878:	9b03      	ldr	r3, [sp, #12]
 800787a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800787c:	1b5b      	subs	r3, r3, r5
 800787e:	4628      	mov	r0, r5
 8007880:	6013      	str	r3, [r2, #0]
 8007882:	b004      	add	sp, #16
 8007884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007888:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800788c:	eb00 0904 	add.w	r9, r0, r4
 8007890:	d1e5      	bne.n	800785e <__cvt+0x6a>
 8007892:	7803      	ldrb	r3, [r0, #0]
 8007894:	2b30      	cmp	r3, #48	@ 0x30
 8007896:	d10a      	bne.n	80078ae <__cvt+0xba>
 8007898:	2200      	movs	r2, #0
 800789a:	2300      	movs	r3, #0
 800789c:	4630      	mov	r0, r6
 800789e:	4639      	mov	r1, r7
 80078a0:	f7f9 f91a 	bl	8000ad8 <__aeabi_dcmpeq>
 80078a4:	b918      	cbnz	r0, 80078ae <__cvt+0xba>
 80078a6:	f1c4 0401 	rsb	r4, r4, #1
 80078aa:	f8ca 4000 	str.w	r4, [sl]
 80078ae:	f8da 3000 	ldr.w	r3, [sl]
 80078b2:	4499      	add	r9, r3
 80078b4:	e7d3      	b.n	800785e <__cvt+0x6a>
 80078b6:	1c59      	adds	r1, r3, #1
 80078b8:	9103      	str	r1, [sp, #12]
 80078ba:	701a      	strb	r2, [r3, #0]
 80078bc:	e7d9      	b.n	8007872 <__cvt+0x7e>

080078be <__exponent>:
 80078be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078c0:	2900      	cmp	r1, #0
 80078c2:	bfba      	itte	lt
 80078c4:	4249      	neglt	r1, r1
 80078c6:	232d      	movlt	r3, #45	@ 0x2d
 80078c8:	232b      	movge	r3, #43	@ 0x2b
 80078ca:	2909      	cmp	r1, #9
 80078cc:	7002      	strb	r2, [r0, #0]
 80078ce:	7043      	strb	r3, [r0, #1]
 80078d0:	dd29      	ble.n	8007926 <__exponent+0x68>
 80078d2:	f10d 0307 	add.w	r3, sp, #7
 80078d6:	461d      	mov	r5, r3
 80078d8:	270a      	movs	r7, #10
 80078da:	461a      	mov	r2, r3
 80078dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80078e0:	fb07 1416 	mls	r4, r7, r6, r1
 80078e4:	3430      	adds	r4, #48	@ 0x30
 80078e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80078ea:	460c      	mov	r4, r1
 80078ec:	2c63      	cmp	r4, #99	@ 0x63
 80078ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80078f2:	4631      	mov	r1, r6
 80078f4:	dcf1      	bgt.n	80078da <__exponent+0x1c>
 80078f6:	3130      	adds	r1, #48	@ 0x30
 80078f8:	1e94      	subs	r4, r2, #2
 80078fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078fe:	1c41      	adds	r1, r0, #1
 8007900:	4623      	mov	r3, r4
 8007902:	42ab      	cmp	r3, r5
 8007904:	d30a      	bcc.n	800791c <__exponent+0x5e>
 8007906:	f10d 0309 	add.w	r3, sp, #9
 800790a:	1a9b      	subs	r3, r3, r2
 800790c:	42ac      	cmp	r4, r5
 800790e:	bf88      	it	hi
 8007910:	2300      	movhi	r3, #0
 8007912:	3302      	adds	r3, #2
 8007914:	4403      	add	r3, r0
 8007916:	1a18      	subs	r0, r3, r0
 8007918:	b003      	add	sp, #12
 800791a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800791c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007920:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007924:	e7ed      	b.n	8007902 <__exponent+0x44>
 8007926:	2330      	movs	r3, #48	@ 0x30
 8007928:	3130      	adds	r1, #48	@ 0x30
 800792a:	7083      	strb	r3, [r0, #2]
 800792c:	70c1      	strb	r1, [r0, #3]
 800792e:	1d03      	adds	r3, r0, #4
 8007930:	e7f1      	b.n	8007916 <__exponent+0x58>
	...

08007934 <_printf_float>:
 8007934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007938:	b08d      	sub	sp, #52	@ 0x34
 800793a:	460c      	mov	r4, r1
 800793c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007940:	4616      	mov	r6, r2
 8007942:	461f      	mov	r7, r3
 8007944:	4605      	mov	r5, r0
 8007946:	f000 ff1f 	bl	8008788 <_localeconv_r>
 800794a:	6803      	ldr	r3, [r0, #0]
 800794c:	9304      	str	r3, [sp, #16]
 800794e:	4618      	mov	r0, r3
 8007950:	f7f8 fc96 	bl	8000280 <strlen>
 8007954:	2300      	movs	r3, #0
 8007956:	930a      	str	r3, [sp, #40]	@ 0x28
 8007958:	f8d8 3000 	ldr.w	r3, [r8]
 800795c:	9005      	str	r0, [sp, #20]
 800795e:	3307      	adds	r3, #7
 8007960:	f023 0307 	bic.w	r3, r3, #7
 8007964:	f103 0208 	add.w	r2, r3, #8
 8007968:	f894 a018 	ldrb.w	sl, [r4, #24]
 800796c:	f8d4 b000 	ldr.w	fp, [r4]
 8007970:	f8c8 2000 	str.w	r2, [r8]
 8007974:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007978:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800797c:	9307      	str	r3, [sp, #28]
 800797e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007982:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798a:	4b9c      	ldr	r3, [pc, #624]	@ (8007bfc <_printf_float+0x2c8>)
 800798c:	f04f 32ff 	mov.w	r2, #4294967295
 8007990:	f7f9 f8d4 	bl	8000b3c <__aeabi_dcmpun>
 8007994:	bb70      	cbnz	r0, 80079f4 <_printf_float+0xc0>
 8007996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800799a:	4b98      	ldr	r3, [pc, #608]	@ (8007bfc <_printf_float+0x2c8>)
 800799c:	f04f 32ff 	mov.w	r2, #4294967295
 80079a0:	f7f9 f8ae 	bl	8000b00 <__aeabi_dcmple>
 80079a4:	bb30      	cbnz	r0, 80079f4 <_printf_float+0xc0>
 80079a6:	2200      	movs	r2, #0
 80079a8:	2300      	movs	r3, #0
 80079aa:	4640      	mov	r0, r8
 80079ac:	4649      	mov	r1, r9
 80079ae:	f7f9 f89d 	bl	8000aec <__aeabi_dcmplt>
 80079b2:	b110      	cbz	r0, 80079ba <_printf_float+0x86>
 80079b4:	232d      	movs	r3, #45	@ 0x2d
 80079b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ba:	4a91      	ldr	r2, [pc, #580]	@ (8007c00 <_printf_float+0x2cc>)
 80079bc:	4b91      	ldr	r3, [pc, #580]	@ (8007c04 <_printf_float+0x2d0>)
 80079be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079c2:	bf8c      	ite	hi
 80079c4:	4690      	movhi	r8, r2
 80079c6:	4698      	movls	r8, r3
 80079c8:	2303      	movs	r3, #3
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	f02b 0304 	bic.w	r3, fp, #4
 80079d0:	6023      	str	r3, [r4, #0]
 80079d2:	f04f 0900 	mov.w	r9, #0
 80079d6:	9700      	str	r7, [sp, #0]
 80079d8:	4633      	mov	r3, r6
 80079da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80079dc:	4621      	mov	r1, r4
 80079de:	4628      	mov	r0, r5
 80079e0:	f000 f9d2 	bl	8007d88 <_printf_common>
 80079e4:	3001      	adds	r0, #1
 80079e6:	f040 808d 	bne.w	8007b04 <_printf_float+0x1d0>
 80079ea:	f04f 30ff 	mov.w	r0, #4294967295
 80079ee:	b00d      	add	sp, #52	@ 0x34
 80079f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079f4:	4642      	mov	r2, r8
 80079f6:	464b      	mov	r3, r9
 80079f8:	4640      	mov	r0, r8
 80079fa:	4649      	mov	r1, r9
 80079fc:	f7f9 f89e 	bl	8000b3c <__aeabi_dcmpun>
 8007a00:	b140      	cbz	r0, 8007a14 <_printf_float+0xe0>
 8007a02:	464b      	mov	r3, r9
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	bfbc      	itt	lt
 8007a08:	232d      	movlt	r3, #45	@ 0x2d
 8007a0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a0e:	4a7e      	ldr	r2, [pc, #504]	@ (8007c08 <_printf_float+0x2d4>)
 8007a10:	4b7e      	ldr	r3, [pc, #504]	@ (8007c0c <_printf_float+0x2d8>)
 8007a12:	e7d4      	b.n	80079be <_printf_float+0x8a>
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a1a:	9206      	str	r2, [sp, #24]
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	d13b      	bne.n	8007a98 <_printf_float+0x164>
 8007a20:	2306      	movs	r3, #6
 8007a22:	6063      	str	r3, [r4, #4]
 8007a24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a28:	2300      	movs	r3, #0
 8007a2a:	6022      	str	r2, [r4, #0]
 8007a2c:	9303      	str	r3, [sp, #12]
 8007a2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a34:	ab09      	add	r3, sp, #36	@ 0x24
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	6861      	ldr	r1, [r4, #4]
 8007a3a:	ec49 8b10 	vmov	d0, r8, r9
 8007a3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a42:	4628      	mov	r0, r5
 8007a44:	f7ff fed6 	bl	80077f4 <__cvt>
 8007a48:	9b06      	ldr	r3, [sp, #24]
 8007a4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a4c:	2b47      	cmp	r3, #71	@ 0x47
 8007a4e:	4680      	mov	r8, r0
 8007a50:	d129      	bne.n	8007aa6 <_printf_float+0x172>
 8007a52:	1cc8      	adds	r0, r1, #3
 8007a54:	db02      	blt.n	8007a5c <_printf_float+0x128>
 8007a56:	6863      	ldr	r3, [r4, #4]
 8007a58:	4299      	cmp	r1, r3
 8007a5a:	dd41      	ble.n	8007ae0 <_printf_float+0x1ac>
 8007a5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a60:	fa5f fa8a 	uxtb.w	sl, sl
 8007a64:	3901      	subs	r1, #1
 8007a66:	4652      	mov	r2, sl
 8007a68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007a6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007a6e:	f7ff ff26 	bl	80078be <__exponent>
 8007a72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a74:	1813      	adds	r3, r2, r0
 8007a76:	2a01      	cmp	r2, #1
 8007a78:	4681      	mov	r9, r0
 8007a7a:	6123      	str	r3, [r4, #16]
 8007a7c:	dc02      	bgt.n	8007a84 <_printf_float+0x150>
 8007a7e:	6822      	ldr	r2, [r4, #0]
 8007a80:	07d2      	lsls	r2, r2, #31
 8007a82:	d501      	bpl.n	8007a88 <_printf_float+0x154>
 8007a84:	3301      	adds	r3, #1
 8007a86:	6123      	str	r3, [r4, #16]
 8007a88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d0a2      	beq.n	80079d6 <_printf_float+0xa2>
 8007a90:	232d      	movs	r3, #45	@ 0x2d
 8007a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a96:	e79e      	b.n	80079d6 <_printf_float+0xa2>
 8007a98:	9a06      	ldr	r2, [sp, #24]
 8007a9a:	2a47      	cmp	r2, #71	@ 0x47
 8007a9c:	d1c2      	bne.n	8007a24 <_printf_float+0xf0>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1c0      	bne.n	8007a24 <_printf_float+0xf0>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e7bd      	b.n	8007a22 <_printf_float+0xee>
 8007aa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007aaa:	d9db      	bls.n	8007a64 <_printf_float+0x130>
 8007aac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ab0:	d118      	bne.n	8007ae4 <_printf_float+0x1b0>
 8007ab2:	2900      	cmp	r1, #0
 8007ab4:	6863      	ldr	r3, [r4, #4]
 8007ab6:	dd0b      	ble.n	8007ad0 <_printf_float+0x19c>
 8007ab8:	6121      	str	r1, [r4, #16]
 8007aba:	b913      	cbnz	r3, 8007ac2 <_printf_float+0x18e>
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	07d0      	lsls	r0, r2, #31
 8007ac0:	d502      	bpl.n	8007ac8 <_printf_float+0x194>
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	440b      	add	r3, r1
 8007ac6:	6123      	str	r3, [r4, #16]
 8007ac8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007aca:	f04f 0900 	mov.w	r9, #0
 8007ace:	e7db      	b.n	8007a88 <_printf_float+0x154>
 8007ad0:	b913      	cbnz	r3, 8007ad8 <_printf_float+0x1a4>
 8007ad2:	6822      	ldr	r2, [r4, #0]
 8007ad4:	07d2      	lsls	r2, r2, #31
 8007ad6:	d501      	bpl.n	8007adc <_printf_float+0x1a8>
 8007ad8:	3302      	adds	r3, #2
 8007ada:	e7f4      	b.n	8007ac6 <_printf_float+0x192>
 8007adc:	2301      	movs	r3, #1
 8007ade:	e7f2      	b.n	8007ac6 <_printf_float+0x192>
 8007ae0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ae6:	4299      	cmp	r1, r3
 8007ae8:	db05      	blt.n	8007af6 <_printf_float+0x1c2>
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	6121      	str	r1, [r4, #16]
 8007aee:	07d8      	lsls	r0, r3, #31
 8007af0:	d5ea      	bpl.n	8007ac8 <_printf_float+0x194>
 8007af2:	1c4b      	adds	r3, r1, #1
 8007af4:	e7e7      	b.n	8007ac6 <_printf_float+0x192>
 8007af6:	2900      	cmp	r1, #0
 8007af8:	bfd4      	ite	le
 8007afa:	f1c1 0202 	rsble	r2, r1, #2
 8007afe:	2201      	movgt	r2, #1
 8007b00:	4413      	add	r3, r2
 8007b02:	e7e0      	b.n	8007ac6 <_printf_float+0x192>
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	055a      	lsls	r2, r3, #21
 8007b08:	d407      	bmi.n	8007b1a <_printf_float+0x1e6>
 8007b0a:	6923      	ldr	r3, [r4, #16]
 8007b0c:	4642      	mov	r2, r8
 8007b0e:	4631      	mov	r1, r6
 8007b10:	4628      	mov	r0, r5
 8007b12:	47b8      	blx	r7
 8007b14:	3001      	adds	r0, #1
 8007b16:	d12b      	bne.n	8007b70 <_printf_float+0x23c>
 8007b18:	e767      	b.n	80079ea <_printf_float+0xb6>
 8007b1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b1e:	f240 80dd 	bls.w	8007cdc <_printf_float+0x3a8>
 8007b22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b26:	2200      	movs	r2, #0
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f7f8 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d033      	beq.n	8007b9a <_printf_float+0x266>
 8007b32:	4a37      	ldr	r2, [pc, #220]	@ (8007c10 <_printf_float+0x2dc>)
 8007b34:	2301      	movs	r3, #1
 8007b36:	4631      	mov	r1, r6
 8007b38:	4628      	mov	r0, r5
 8007b3a:	47b8      	blx	r7
 8007b3c:	3001      	adds	r0, #1
 8007b3e:	f43f af54 	beq.w	80079ea <_printf_float+0xb6>
 8007b42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b46:	4543      	cmp	r3, r8
 8007b48:	db02      	blt.n	8007b50 <_printf_float+0x21c>
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	07d8      	lsls	r0, r3, #31
 8007b4e:	d50f      	bpl.n	8007b70 <_printf_float+0x23c>
 8007b50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b54:	4631      	mov	r1, r6
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b8      	blx	r7
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	f43f af45 	beq.w	80079ea <_printf_float+0xb6>
 8007b60:	f04f 0900 	mov.w	r9, #0
 8007b64:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b68:	f104 0a1a 	add.w	sl, r4, #26
 8007b6c:	45c8      	cmp	r8, r9
 8007b6e:	dc09      	bgt.n	8007b84 <_printf_float+0x250>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	079b      	lsls	r3, r3, #30
 8007b74:	f100 8103 	bmi.w	8007d7e <_printf_float+0x44a>
 8007b78:	68e0      	ldr	r0, [r4, #12]
 8007b7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b7c:	4298      	cmp	r0, r3
 8007b7e:	bfb8      	it	lt
 8007b80:	4618      	movlt	r0, r3
 8007b82:	e734      	b.n	80079ee <_printf_float+0xba>
 8007b84:	2301      	movs	r3, #1
 8007b86:	4652      	mov	r2, sl
 8007b88:	4631      	mov	r1, r6
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	47b8      	blx	r7
 8007b8e:	3001      	adds	r0, #1
 8007b90:	f43f af2b 	beq.w	80079ea <_printf_float+0xb6>
 8007b94:	f109 0901 	add.w	r9, r9, #1
 8007b98:	e7e8      	b.n	8007b6c <_printf_float+0x238>
 8007b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	dc39      	bgt.n	8007c14 <_printf_float+0x2e0>
 8007ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8007c10 <_printf_float+0x2dc>)
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	4631      	mov	r1, r6
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	47b8      	blx	r7
 8007baa:	3001      	adds	r0, #1
 8007bac:	f43f af1d 	beq.w	80079ea <_printf_float+0xb6>
 8007bb0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007bb4:	ea59 0303 	orrs.w	r3, r9, r3
 8007bb8:	d102      	bne.n	8007bc0 <_printf_float+0x28c>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	07d9      	lsls	r1, r3, #31
 8007bbe:	d5d7      	bpl.n	8007b70 <_printf_float+0x23c>
 8007bc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f af0d 	beq.w	80079ea <_printf_float+0xb6>
 8007bd0:	f04f 0a00 	mov.w	sl, #0
 8007bd4:	f104 0b1a 	add.w	fp, r4, #26
 8007bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bda:	425b      	negs	r3, r3
 8007bdc:	4553      	cmp	r3, sl
 8007bde:	dc01      	bgt.n	8007be4 <_printf_float+0x2b0>
 8007be0:	464b      	mov	r3, r9
 8007be2:	e793      	b.n	8007b0c <_printf_float+0x1d8>
 8007be4:	2301      	movs	r3, #1
 8007be6:	465a      	mov	r2, fp
 8007be8:	4631      	mov	r1, r6
 8007bea:	4628      	mov	r0, r5
 8007bec:	47b8      	blx	r7
 8007bee:	3001      	adds	r0, #1
 8007bf0:	f43f aefb 	beq.w	80079ea <_printf_float+0xb6>
 8007bf4:	f10a 0a01 	add.w	sl, sl, #1
 8007bf8:	e7ee      	b.n	8007bd8 <_printf_float+0x2a4>
 8007bfa:	bf00      	nop
 8007bfc:	7fefffff 	.word	0x7fefffff
 8007c00:	0800c02c 	.word	0x0800c02c
 8007c04:	0800c028 	.word	0x0800c028
 8007c08:	0800c034 	.word	0x0800c034
 8007c0c:	0800c030 	.word	0x0800c030
 8007c10:	0800c038 	.word	0x0800c038
 8007c14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c1a:	4553      	cmp	r3, sl
 8007c1c:	bfa8      	it	ge
 8007c1e:	4653      	movge	r3, sl
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	4699      	mov	r9, r3
 8007c24:	dc36      	bgt.n	8007c94 <_printf_float+0x360>
 8007c26:	f04f 0b00 	mov.w	fp, #0
 8007c2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c2e:	f104 021a 	add.w	r2, r4, #26
 8007c32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c34:	9306      	str	r3, [sp, #24]
 8007c36:	eba3 0309 	sub.w	r3, r3, r9
 8007c3a:	455b      	cmp	r3, fp
 8007c3c:	dc31      	bgt.n	8007ca2 <_printf_float+0x36e>
 8007c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c40:	459a      	cmp	sl, r3
 8007c42:	dc3a      	bgt.n	8007cba <_printf_float+0x386>
 8007c44:	6823      	ldr	r3, [r4, #0]
 8007c46:	07da      	lsls	r2, r3, #31
 8007c48:	d437      	bmi.n	8007cba <_printf_float+0x386>
 8007c4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c4c:	ebaa 0903 	sub.w	r9, sl, r3
 8007c50:	9b06      	ldr	r3, [sp, #24]
 8007c52:	ebaa 0303 	sub.w	r3, sl, r3
 8007c56:	4599      	cmp	r9, r3
 8007c58:	bfa8      	it	ge
 8007c5a:	4699      	movge	r9, r3
 8007c5c:	f1b9 0f00 	cmp.w	r9, #0
 8007c60:	dc33      	bgt.n	8007cca <_printf_float+0x396>
 8007c62:	f04f 0800 	mov.w	r8, #0
 8007c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c6a:	f104 0b1a 	add.w	fp, r4, #26
 8007c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c70:	ebaa 0303 	sub.w	r3, sl, r3
 8007c74:	eba3 0309 	sub.w	r3, r3, r9
 8007c78:	4543      	cmp	r3, r8
 8007c7a:	f77f af79 	ble.w	8007b70 <_printf_float+0x23c>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	465a      	mov	r2, fp
 8007c82:	4631      	mov	r1, r6
 8007c84:	4628      	mov	r0, r5
 8007c86:	47b8      	blx	r7
 8007c88:	3001      	adds	r0, #1
 8007c8a:	f43f aeae 	beq.w	80079ea <_printf_float+0xb6>
 8007c8e:	f108 0801 	add.w	r8, r8, #1
 8007c92:	e7ec      	b.n	8007c6e <_printf_float+0x33a>
 8007c94:	4642      	mov	r2, r8
 8007c96:	4631      	mov	r1, r6
 8007c98:	4628      	mov	r0, r5
 8007c9a:	47b8      	blx	r7
 8007c9c:	3001      	adds	r0, #1
 8007c9e:	d1c2      	bne.n	8007c26 <_printf_float+0x2f2>
 8007ca0:	e6a3      	b.n	80079ea <_printf_float+0xb6>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	4631      	mov	r1, r6
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	9206      	str	r2, [sp, #24]
 8007caa:	47b8      	blx	r7
 8007cac:	3001      	adds	r0, #1
 8007cae:	f43f ae9c 	beq.w	80079ea <_printf_float+0xb6>
 8007cb2:	9a06      	ldr	r2, [sp, #24]
 8007cb4:	f10b 0b01 	add.w	fp, fp, #1
 8007cb8:	e7bb      	b.n	8007c32 <_printf_float+0x2fe>
 8007cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	d1c0      	bne.n	8007c4a <_printf_float+0x316>
 8007cc8:	e68f      	b.n	80079ea <_printf_float+0xb6>
 8007cca:	9a06      	ldr	r2, [sp, #24]
 8007ccc:	464b      	mov	r3, r9
 8007cce:	4442      	add	r2, r8
 8007cd0:	4631      	mov	r1, r6
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	47b8      	blx	r7
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d1c3      	bne.n	8007c62 <_printf_float+0x32e>
 8007cda:	e686      	b.n	80079ea <_printf_float+0xb6>
 8007cdc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ce0:	f1ba 0f01 	cmp.w	sl, #1
 8007ce4:	dc01      	bgt.n	8007cea <_printf_float+0x3b6>
 8007ce6:	07db      	lsls	r3, r3, #31
 8007ce8:	d536      	bpl.n	8007d58 <_printf_float+0x424>
 8007cea:	2301      	movs	r3, #1
 8007cec:	4642      	mov	r2, r8
 8007cee:	4631      	mov	r1, r6
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	47b8      	blx	r7
 8007cf4:	3001      	adds	r0, #1
 8007cf6:	f43f ae78 	beq.w	80079ea <_printf_float+0xb6>
 8007cfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfe:	4631      	mov	r1, r6
 8007d00:	4628      	mov	r0, r5
 8007d02:	47b8      	blx	r7
 8007d04:	3001      	adds	r0, #1
 8007d06:	f43f ae70 	beq.w	80079ea <_printf_float+0xb6>
 8007d0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d0e:	2200      	movs	r2, #0
 8007d10:	2300      	movs	r3, #0
 8007d12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d16:	f7f8 fedf 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d1a:	b9c0      	cbnz	r0, 8007d4e <_printf_float+0x41a>
 8007d1c:	4653      	mov	r3, sl
 8007d1e:	f108 0201 	add.w	r2, r8, #1
 8007d22:	4631      	mov	r1, r6
 8007d24:	4628      	mov	r0, r5
 8007d26:	47b8      	blx	r7
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d10c      	bne.n	8007d46 <_printf_float+0x412>
 8007d2c:	e65d      	b.n	80079ea <_printf_float+0xb6>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	465a      	mov	r2, fp
 8007d32:	4631      	mov	r1, r6
 8007d34:	4628      	mov	r0, r5
 8007d36:	47b8      	blx	r7
 8007d38:	3001      	adds	r0, #1
 8007d3a:	f43f ae56 	beq.w	80079ea <_printf_float+0xb6>
 8007d3e:	f108 0801 	add.w	r8, r8, #1
 8007d42:	45d0      	cmp	r8, sl
 8007d44:	dbf3      	blt.n	8007d2e <_printf_float+0x3fa>
 8007d46:	464b      	mov	r3, r9
 8007d48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007d4c:	e6df      	b.n	8007b0e <_printf_float+0x1da>
 8007d4e:	f04f 0800 	mov.w	r8, #0
 8007d52:	f104 0b1a 	add.w	fp, r4, #26
 8007d56:	e7f4      	b.n	8007d42 <_printf_float+0x40e>
 8007d58:	2301      	movs	r3, #1
 8007d5a:	4642      	mov	r2, r8
 8007d5c:	e7e1      	b.n	8007d22 <_printf_float+0x3ee>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	464a      	mov	r2, r9
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f ae3e 	beq.w	80079ea <_printf_float+0xb6>
 8007d6e:	f108 0801 	add.w	r8, r8, #1
 8007d72:	68e3      	ldr	r3, [r4, #12]
 8007d74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d76:	1a5b      	subs	r3, r3, r1
 8007d78:	4543      	cmp	r3, r8
 8007d7a:	dcf0      	bgt.n	8007d5e <_printf_float+0x42a>
 8007d7c:	e6fc      	b.n	8007b78 <_printf_float+0x244>
 8007d7e:	f04f 0800 	mov.w	r8, #0
 8007d82:	f104 0919 	add.w	r9, r4, #25
 8007d86:	e7f4      	b.n	8007d72 <_printf_float+0x43e>

08007d88 <_printf_common>:
 8007d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d8c:	4616      	mov	r6, r2
 8007d8e:	4698      	mov	r8, r3
 8007d90:	688a      	ldr	r2, [r1, #8]
 8007d92:	690b      	ldr	r3, [r1, #16]
 8007d94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	bfb8      	it	lt
 8007d9c:	4613      	movlt	r3, r2
 8007d9e:	6033      	str	r3, [r6, #0]
 8007da0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007da4:	4607      	mov	r7, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	b10a      	cbz	r2, 8007dae <_printf_common+0x26>
 8007daa:	3301      	adds	r3, #1
 8007dac:	6033      	str	r3, [r6, #0]
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	0699      	lsls	r1, r3, #26
 8007db2:	bf42      	ittt	mi
 8007db4:	6833      	ldrmi	r3, [r6, #0]
 8007db6:	3302      	addmi	r3, #2
 8007db8:	6033      	strmi	r3, [r6, #0]
 8007dba:	6825      	ldr	r5, [r4, #0]
 8007dbc:	f015 0506 	ands.w	r5, r5, #6
 8007dc0:	d106      	bne.n	8007dd0 <_printf_common+0x48>
 8007dc2:	f104 0a19 	add.w	sl, r4, #25
 8007dc6:	68e3      	ldr	r3, [r4, #12]
 8007dc8:	6832      	ldr	r2, [r6, #0]
 8007dca:	1a9b      	subs	r3, r3, r2
 8007dcc:	42ab      	cmp	r3, r5
 8007dce:	dc26      	bgt.n	8007e1e <_printf_common+0x96>
 8007dd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007dd4:	6822      	ldr	r2, [r4, #0]
 8007dd6:	3b00      	subs	r3, #0
 8007dd8:	bf18      	it	ne
 8007dda:	2301      	movne	r3, #1
 8007ddc:	0692      	lsls	r2, r2, #26
 8007dde:	d42b      	bmi.n	8007e38 <_printf_common+0xb0>
 8007de0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007de4:	4641      	mov	r1, r8
 8007de6:	4638      	mov	r0, r7
 8007de8:	47c8      	blx	r9
 8007dea:	3001      	adds	r0, #1
 8007dec:	d01e      	beq.n	8007e2c <_printf_common+0xa4>
 8007dee:	6823      	ldr	r3, [r4, #0]
 8007df0:	6922      	ldr	r2, [r4, #16]
 8007df2:	f003 0306 	and.w	r3, r3, #6
 8007df6:	2b04      	cmp	r3, #4
 8007df8:	bf02      	ittt	eq
 8007dfa:	68e5      	ldreq	r5, [r4, #12]
 8007dfc:	6833      	ldreq	r3, [r6, #0]
 8007dfe:	1aed      	subeq	r5, r5, r3
 8007e00:	68a3      	ldr	r3, [r4, #8]
 8007e02:	bf0c      	ite	eq
 8007e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e08:	2500      	movne	r5, #0
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	bfc4      	itt	gt
 8007e0e:	1a9b      	subgt	r3, r3, r2
 8007e10:	18ed      	addgt	r5, r5, r3
 8007e12:	2600      	movs	r6, #0
 8007e14:	341a      	adds	r4, #26
 8007e16:	42b5      	cmp	r5, r6
 8007e18:	d11a      	bne.n	8007e50 <_printf_common+0xc8>
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	e008      	b.n	8007e30 <_printf_common+0xa8>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	4652      	mov	r2, sl
 8007e22:	4641      	mov	r1, r8
 8007e24:	4638      	mov	r0, r7
 8007e26:	47c8      	blx	r9
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d103      	bne.n	8007e34 <_printf_common+0xac>
 8007e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e34:	3501      	adds	r5, #1
 8007e36:	e7c6      	b.n	8007dc6 <_printf_common+0x3e>
 8007e38:	18e1      	adds	r1, r4, r3
 8007e3a:	1c5a      	adds	r2, r3, #1
 8007e3c:	2030      	movs	r0, #48	@ 0x30
 8007e3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e42:	4422      	add	r2, r4
 8007e44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e4c:	3302      	adds	r3, #2
 8007e4e:	e7c7      	b.n	8007de0 <_printf_common+0x58>
 8007e50:	2301      	movs	r3, #1
 8007e52:	4622      	mov	r2, r4
 8007e54:	4641      	mov	r1, r8
 8007e56:	4638      	mov	r0, r7
 8007e58:	47c8      	blx	r9
 8007e5a:	3001      	adds	r0, #1
 8007e5c:	d0e6      	beq.n	8007e2c <_printf_common+0xa4>
 8007e5e:	3601      	adds	r6, #1
 8007e60:	e7d9      	b.n	8007e16 <_printf_common+0x8e>
	...

08007e64 <_printf_i>:
 8007e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e68:	7e0f      	ldrb	r7, [r1, #24]
 8007e6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e6c:	2f78      	cmp	r7, #120	@ 0x78
 8007e6e:	4691      	mov	r9, r2
 8007e70:	4680      	mov	r8, r0
 8007e72:	460c      	mov	r4, r1
 8007e74:	469a      	mov	sl, r3
 8007e76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e7a:	d807      	bhi.n	8007e8c <_printf_i+0x28>
 8007e7c:	2f62      	cmp	r7, #98	@ 0x62
 8007e7e:	d80a      	bhi.n	8007e96 <_printf_i+0x32>
 8007e80:	2f00      	cmp	r7, #0
 8007e82:	f000 80d1 	beq.w	8008028 <_printf_i+0x1c4>
 8007e86:	2f58      	cmp	r7, #88	@ 0x58
 8007e88:	f000 80b8 	beq.w	8007ffc <_printf_i+0x198>
 8007e8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e94:	e03a      	b.n	8007f0c <_printf_i+0xa8>
 8007e96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e9a:	2b15      	cmp	r3, #21
 8007e9c:	d8f6      	bhi.n	8007e8c <_printf_i+0x28>
 8007e9e:	a101      	add	r1, pc, #4	@ (adr r1, 8007ea4 <_printf_i+0x40>)
 8007ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ea4:	08007efd 	.word	0x08007efd
 8007ea8:	08007f11 	.word	0x08007f11
 8007eac:	08007e8d 	.word	0x08007e8d
 8007eb0:	08007e8d 	.word	0x08007e8d
 8007eb4:	08007e8d 	.word	0x08007e8d
 8007eb8:	08007e8d 	.word	0x08007e8d
 8007ebc:	08007f11 	.word	0x08007f11
 8007ec0:	08007e8d 	.word	0x08007e8d
 8007ec4:	08007e8d 	.word	0x08007e8d
 8007ec8:	08007e8d 	.word	0x08007e8d
 8007ecc:	08007e8d 	.word	0x08007e8d
 8007ed0:	0800800f 	.word	0x0800800f
 8007ed4:	08007f3b 	.word	0x08007f3b
 8007ed8:	08007fc9 	.word	0x08007fc9
 8007edc:	08007e8d 	.word	0x08007e8d
 8007ee0:	08007e8d 	.word	0x08007e8d
 8007ee4:	08008031 	.word	0x08008031
 8007ee8:	08007e8d 	.word	0x08007e8d
 8007eec:	08007f3b 	.word	0x08007f3b
 8007ef0:	08007e8d 	.word	0x08007e8d
 8007ef4:	08007e8d 	.word	0x08007e8d
 8007ef8:	08007fd1 	.word	0x08007fd1
 8007efc:	6833      	ldr	r3, [r6, #0]
 8007efe:	1d1a      	adds	r2, r3, #4
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	6032      	str	r2, [r6, #0]
 8007f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e09c      	b.n	800804a <_printf_i+0x1e6>
 8007f10:	6833      	ldr	r3, [r6, #0]
 8007f12:	6820      	ldr	r0, [r4, #0]
 8007f14:	1d19      	adds	r1, r3, #4
 8007f16:	6031      	str	r1, [r6, #0]
 8007f18:	0606      	lsls	r6, r0, #24
 8007f1a:	d501      	bpl.n	8007f20 <_printf_i+0xbc>
 8007f1c:	681d      	ldr	r5, [r3, #0]
 8007f1e:	e003      	b.n	8007f28 <_printf_i+0xc4>
 8007f20:	0645      	lsls	r5, r0, #25
 8007f22:	d5fb      	bpl.n	8007f1c <_printf_i+0xb8>
 8007f24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f28:	2d00      	cmp	r5, #0
 8007f2a:	da03      	bge.n	8007f34 <_printf_i+0xd0>
 8007f2c:	232d      	movs	r3, #45	@ 0x2d
 8007f2e:	426d      	negs	r5, r5
 8007f30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f34:	4858      	ldr	r0, [pc, #352]	@ (8008098 <_printf_i+0x234>)
 8007f36:	230a      	movs	r3, #10
 8007f38:	e011      	b.n	8007f5e <_printf_i+0xfa>
 8007f3a:	6821      	ldr	r1, [r4, #0]
 8007f3c:	6833      	ldr	r3, [r6, #0]
 8007f3e:	0608      	lsls	r0, r1, #24
 8007f40:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f44:	d402      	bmi.n	8007f4c <_printf_i+0xe8>
 8007f46:	0649      	lsls	r1, r1, #25
 8007f48:	bf48      	it	mi
 8007f4a:	b2ad      	uxthmi	r5, r5
 8007f4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f4e:	4852      	ldr	r0, [pc, #328]	@ (8008098 <_printf_i+0x234>)
 8007f50:	6033      	str	r3, [r6, #0]
 8007f52:	bf14      	ite	ne
 8007f54:	230a      	movne	r3, #10
 8007f56:	2308      	moveq	r3, #8
 8007f58:	2100      	movs	r1, #0
 8007f5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f5e:	6866      	ldr	r6, [r4, #4]
 8007f60:	60a6      	str	r6, [r4, #8]
 8007f62:	2e00      	cmp	r6, #0
 8007f64:	db05      	blt.n	8007f72 <_printf_i+0x10e>
 8007f66:	6821      	ldr	r1, [r4, #0]
 8007f68:	432e      	orrs	r6, r5
 8007f6a:	f021 0104 	bic.w	r1, r1, #4
 8007f6e:	6021      	str	r1, [r4, #0]
 8007f70:	d04b      	beq.n	800800a <_printf_i+0x1a6>
 8007f72:	4616      	mov	r6, r2
 8007f74:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f78:	fb03 5711 	mls	r7, r3, r1, r5
 8007f7c:	5dc7      	ldrb	r7, [r0, r7]
 8007f7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f82:	462f      	mov	r7, r5
 8007f84:	42bb      	cmp	r3, r7
 8007f86:	460d      	mov	r5, r1
 8007f88:	d9f4      	bls.n	8007f74 <_printf_i+0x110>
 8007f8a:	2b08      	cmp	r3, #8
 8007f8c:	d10b      	bne.n	8007fa6 <_printf_i+0x142>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	07df      	lsls	r7, r3, #31
 8007f92:	d508      	bpl.n	8007fa6 <_printf_i+0x142>
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	6861      	ldr	r1, [r4, #4]
 8007f98:	4299      	cmp	r1, r3
 8007f9a:	bfde      	ittt	le
 8007f9c:	2330      	movle	r3, #48	@ 0x30
 8007f9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007fa2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007fa6:	1b92      	subs	r2, r2, r6
 8007fa8:	6122      	str	r2, [r4, #16]
 8007faa:	f8cd a000 	str.w	sl, [sp]
 8007fae:	464b      	mov	r3, r9
 8007fb0:	aa03      	add	r2, sp, #12
 8007fb2:	4621      	mov	r1, r4
 8007fb4:	4640      	mov	r0, r8
 8007fb6:	f7ff fee7 	bl	8007d88 <_printf_common>
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d14a      	bne.n	8008054 <_printf_i+0x1f0>
 8007fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc2:	b004      	add	sp, #16
 8007fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	f043 0320 	orr.w	r3, r3, #32
 8007fce:	6023      	str	r3, [r4, #0]
 8007fd0:	4832      	ldr	r0, [pc, #200]	@ (800809c <_printf_i+0x238>)
 8007fd2:	2778      	movs	r7, #120	@ 0x78
 8007fd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	6831      	ldr	r1, [r6, #0]
 8007fdc:	061f      	lsls	r7, r3, #24
 8007fde:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fe2:	d402      	bmi.n	8007fea <_printf_i+0x186>
 8007fe4:	065f      	lsls	r7, r3, #25
 8007fe6:	bf48      	it	mi
 8007fe8:	b2ad      	uxthmi	r5, r5
 8007fea:	6031      	str	r1, [r6, #0]
 8007fec:	07d9      	lsls	r1, r3, #31
 8007fee:	bf44      	itt	mi
 8007ff0:	f043 0320 	orrmi.w	r3, r3, #32
 8007ff4:	6023      	strmi	r3, [r4, #0]
 8007ff6:	b11d      	cbz	r5, 8008000 <_printf_i+0x19c>
 8007ff8:	2310      	movs	r3, #16
 8007ffa:	e7ad      	b.n	8007f58 <_printf_i+0xf4>
 8007ffc:	4826      	ldr	r0, [pc, #152]	@ (8008098 <_printf_i+0x234>)
 8007ffe:	e7e9      	b.n	8007fd4 <_printf_i+0x170>
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	f023 0320 	bic.w	r3, r3, #32
 8008006:	6023      	str	r3, [r4, #0]
 8008008:	e7f6      	b.n	8007ff8 <_printf_i+0x194>
 800800a:	4616      	mov	r6, r2
 800800c:	e7bd      	b.n	8007f8a <_printf_i+0x126>
 800800e:	6833      	ldr	r3, [r6, #0]
 8008010:	6825      	ldr	r5, [r4, #0]
 8008012:	6961      	ldr	r1, [r4, #20]
 8008014:	1d18      	adds	r0, r3, #4
 8008016:	6030      	str	r0, [r6, #0]
 8008018:	062e      	lsls	r6, r5, #24
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	d501      	bpl.n	8008022 <_printf_i+0x1be>
 800801e:	6019      	str	r1, [r3, #0]
 8008020:	e002      	b.n	8008028 <_printf_i+0x1c4>
 8008022:	0668      	lsls	r0, r5, #25
 8008024:	d5fb      	bpl.n	800801e <_printf_i+0x1ba>
 8008026:	8019      	strh	r1, [r3, #0]
 8008028:	2300      	movs	r3, #0
 800802a:	6123      	str	r3, [r4, #16]
 800802c:	4616      	mov	r6, r2
 800802e:	e7bc      	b.n	8007faa <_printf_i+0x146>
 8008030:	6833      	ldr	r3, [r6, #0]
 8008032:	1d1a      	adds	r2, r3, #4
 8008034:	6032      	str	r2, [r6, #0]
 8008036:	681e      	ldr	r6, [r3, #0]
 8008038:	6862      	ldr	r2, [r4, #4]
 800803a:	2100      	movs	r1, #0
 800803c:	4630      	mov	r0, r6
 800803e:	f7f8 f8cf 	bl	80001e0 <memchr>
 8008042:	b108      	cbz	r0, 8008048 <_printf_i+0x1e4>
 8008044:	1b80      	subs	r0, r0, r6
 8008046:	6060      	str	r0, [r4, #4]
 8008048:	6863      	ldr	r3, [r4, #4]
 800804a:	6123      	str	r3, [r4, #16]
 800804c:	2300      	movs	r3, #0
 800804e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008052:	e7aa      	b.n	8007faa <_printf_i+0x146>
 8008054:	6923      	ldr	r3, [r4, #16]
 8008056:	4632      	mov	r2, r6
 8008058:	4649      	mov	r1, r9
 800805a:	4640      	mov	r0, r8
 800805c:	47d0      	blx	sl
 800805e:	3001      	adds	r0, #1
 8008060:	d0ad      	beq.n	8007fbe <_printf_i+0x15a>
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	079b      	lsls	r3, r3, #30
 8008066:	d413      	bmi.n	8008090 <_printf_i+0x22c>
 8008068:	68e0      	ldr	r0, [r4, #12]
 800806a:	9b03      	ldr	r3, [sp, #12]
 800806c:	4298      	cmp	r0, r3
 800806e:	bfb8      	it	lt
 8008070:	4618      	movlt	r0, r3
 8008072:	e7a6      	b.n	8007fc2 <_printf_i+0x15e>
 8008074:	2301      	movs	r3, #1
 8008076:	4632      	mov	r2, r6
 8008078:	4649      	mov	r1, r9
 800807a:	4640      	mov	r0, r8
 800807c:	47d0      	blx	sl
 800807e:	3001      	adds	r0, #1
 8008080:	d09d      	beq.n	8007fbe <_printf_i+0x15a>
 8008082:	3501      	adds	r5, #1
 8008084:	68e3      	ldr	r3, [r4, #12]
 8008086:	9903      	ldr	r1, [sp, #12]
 8008088:	1a5b      	subs	r3, r3, r1
 800808a:	42ab      	cmp	r3, r5
 800808c:	dcf2      	bgt.n	8008074 <_printf_i+0x210>
 800808e:	e7eb      	b.n	8008068 <_printf_i+0x204>
 8008090:	2500      	movs	r5, #0
 8008092:	f104 0619 	add.w	r6, r4, #25
 8008096:	e7f5      	b.n	8008084 <_printf_i+0x220>
 8008098:	0800c03a 	.word	0x0800c03a
 800809c:	0800c04b 	.word	0x0800c04b

080080a0 <_scanf_float>:
 80080a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a4:	b087      	sub	sp, #28
 80080a6:	4691      	mov	r9, r2
 80080a8:	9303      	str	r3, [sp, #12]
 80080aa:	688b      	ldr	r3, [r1, #8]
 80080ac:	1e5a      	subs	r2, r3, #1
 80080ae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80080b2:	bf81      	itttt	hi
 80080b4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80080b8:	eb03 0b05 	addhi.w	fp, r3, r5
 80080bc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80080c0:	608b      	strhi	r3, [r1, #8]
 80080c2:	680b      	ldr	r3, [r1, #0]
 80080c4:	460a      	mov	r2, r1
 80080c6:	f04f 0500 	mov.w	r5, #0
 80080ca:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80080ce:	f842 3b1c 	str.w	r3, [r2], #28
 80080d2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80080d6:	4680      	mov	r8, r0
 80080d8:	460c      	mov	r4, r1
 80080da:	bf98      	it	ls
 80080dc:	f04f 0b00 	movls.w	fp, #0
 80080e0:	9201      	str	r2, [sp, #4]
 80080e2:	4616      	mov	r6, r2
 80080e4:	46aa      	mov	sl, r5
 80080e6:	462f      	mov	r7, r5
 80080e8:	9502      	str	r5, [sp, #8]
 80080ea:	68a2      	ldr	r2, [r4, #8]
 80080ec:	b15a      	cbz	r2, 8008106 <_scanf_float+0x66>
 80080ee:	f8d9 3000 	ldr.w	r3, [r9]
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	2b4e      	cmp	r3, #78	@ 0x4e
 80080f6:	d863      	bhi.n	80081c0 <_scanf_float+0x120>
 80080f8:	2b40      	cmp	r3, #64	@ 0x40
 80080fa:	d83b      	bhi.n	8008174 <_scanf_float+0xd4>
 80080fc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008100:	b2c8      	uxtb	r0, r1
 8008102:	280e      	cmp	r0, #14
 8008104:	d939      	bls.n	800817a <_scanf_float+0xda>
 8008106:	b11f      	cbz	r7, 8008110 <_scanf_float+0x70>
 8008108:	6823      	ldr	r3, [r4, #0]
 800810a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008114:	f1ba 0f01 	cmp.w	sl, #1
 8008118:	f200 8114 	bhi.w	8008344 <_scanf_float+0x2a4>
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	429e      	cmp	r6, r3
 8008120:	f200 8105 	bhi.w	800832e <_scanf_float+0x28e>
 8008124:	2001      	movs	r0, #1
 8008126:	b007      	add	sp, #28
 8008128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008130:	2a0d      	cmp	r2, #13
 8008132:	d8e8      	bhi.n	8008106 <_scanf_float+0x66>
 8008134:	a101      	add	r1, pc, #4	@ (adr r1, 800813c <_scanf_float+0x9c>)
 8008136:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800813a:	bf00      	nop
 800813c:	08008285 	.word	0x08008285
 8008140:	08008107 	.word	0x08008107
 8008144:	08008107 	.word	0x08008107
 8008148:	08008107 	.word	0x08008107
 800814c:	080082e1 	.word	0x080082e1
 8008150:	080082bb 	.word	0x080082bb
 8008154:	08008107 	.word	0x08008107
 8008158:	08008107 	.word	0x08008107
 800815c:	08008293 	.word	0x08008293
 8008160:	08008107 	.word	0x08008107
 8008164:	08008107 	.word	0x08008107
 8008168:	08008107 	.word	0x08008107
 800816c:	08008107 	.word	0x08008107
 8008170:	0800824f 	.word	0x0800824f
 8008174:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008178:	e7da      	b.n	8008130 <_scanf_float+0x90>
 800817a:	290e      	cmp	r1, #14
 800817c:	d8c3      	bhi.n	8008106 <_scanf_float+0x66>
 800817e:	a001      	add	r0, pc, #4	@ (adr r0, 8008184 <_scanf_float+0xe4>)
 8008180:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008184:	0800823f 	.word	0x0800823f
 8008188:	08008107 	.word	0x08008107
 800818c:	0800823f 	.word	0x0800823f
 8008190:	080082cf 	.word	0x080082cf
 8008194:	08008107 	.word	0x08008107
 8008198:	080081e1 	.word	0x080081e1
 800819c:	08008225 	.word	0x08008225
 80081a0:	08008225 	.word	0x08008225
 80081a4:	08008225 	.word	0x08008225
 80081a8:	08008225 	.word	0x08008225
 80081ac:	08008225 	.word	0x08008225
 80081b0:	08008225 	.word	0x08008225
 80081b4:	08008225 	.word	0x08008225
 80081b8:	08008225 	.word	0x08008225
 80081bc:	08008225 	.word	0x08008225
 80081c0:	2b6e      	cmp	r3, #110	@ 0x6e
 80081c2:	d809      	bhi.n	80081d8 <_scanf_float+0x138>
 80081c4:	2b60      	cmp	r3, #96	@ 0x60
 80081c6:	d8b1      	bhi.n	800812c <_scanf_float+0x8c>
 80081c8:	2b54      	cmp	r3, #84	@ 0x54
 80081ca:	d07b      	beq.n	80082c4 <_scanf_float+0x224>
 80081cc:	2b59      	cmp	r3, #89	@ 0x59
 80081ce:	d19a      	bne.n	8008106 <_scanf_float+0x66>
 80081d0:	2d07      	cmp	r5, #7
 80081d2:	d198      	bne.n	8008106 <_scanf_float+0x66>
 80081d4:	2508      	movs	r5, #8
 80081d6:	e02f      	b.n	8008238 <_scanf_float+0x198>
 80081d8:	2b74      	cmp	r3, #116	@ 0x74
 80081da:	d073      	beq.n	80082c4 <_scanf_float+0x224>
 80081dc:	2b79      	cmp	r3, #121	@ 0x79
 80081de:	e7f6      	b.n	80081ce <_scanf_float+0x12e>
 80081e0:	6821      	ldr	r1, [r4, #0]
 80081e2:	05c8      	lsls	r0, r1, #23
 80081e4:	d51e      	bpl.n	8008224 <_scanf_float+0x184>
 80081e6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80081ea:	6021      	str	r1, [r4, #0]
 80081ec:	3701      	adds	r7, #1
 80081ee:	f1bb 0f00 	cmp.w	fp, #0
 80081f2:	d003      	beq.n	80081fc <_scanf_float+0x15c>
 80081f4:	3201      	adds	r2, #1
 80081f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081fa:	60a2      	str	r2, [r4, #8]
 80081fc:	68a3      	ldr	r3, [r4, #8]
 80081fe:	3b01      	subs	r3, #1
 8008200:	60a3      	str	r3, [r4, #8]
 8008202:	6923      	ldr	r3, [r4, #16]
 8008204:	3301      	adds	r3, #1
 8008206:	6123      	str	r3, [r4, #16]
 8008208:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800820c:	3b01      	subs	r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	f8c9 3004 	str.w	r3, [r9, #4]
 8008214:	f340 8082 	ble.w	800831c <_scanf_float+0x27c>
 8008218:	f8d9 3000 	ldr.w	r3, [r9]
 800821c:	3301      	adds	r3, #1
 800821e:	f8c9 3000 	str.w	r3, [r9]
 8008222:	e762      	b.n	80080ea <_scanf_float+0x4a>
 8008224:	eb1a 0105 	adds.w	r1, sl, r5
 8008228:	f47f af6d 	bne.w	8008106 <_scanf_float+0x66>
 800822c:	6822      	ldr	r2, [r4, #0]
 800822e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008232:	6022      	str	r2, [r4, #0]
 8008234:	460d      	mov	r5, r1
 8008236:	468a      	mov	sl, r1
 8008238:	f806 3b01 	strb.w	r3, [r6], #1
 800823c:	e7de      	b.n	80081fc <_scanf_float+0x15c>
 800823e:	6822      	ldr	r2, [r4, #0]
 8008240:	0610      	lsls	r0, r2, #24
 8008242:	f57f af60 	bpl.w	8008106 <_scanf_float+0x66>
 8008246:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800824a:	6022      	str	r2, [r4, #0]
 800824c:	e7f4      	b.n	8008238 <_scanf_float+0x198>
 800824e:	f1ba 0f00 	cmp.w	sl, #0
 8008252:	d10c      	bne.n	800826e <_scanf_float+0x1ce>
 8008254:	b977      	cbnz	r7, 8008274 <_scanf_float+0x1d4>
 8008256:	6822      	ldr	r2, [r4, #0]
 8008258:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800825c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008260:	d108      	bne.n	8008274 <_scanf_float+0x1d4>
 8008262:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008266:	6022      	str	r2, [r4, #0]
 8008268:	f04f 0a01 	mov.w	sl, #1
 800826c:	e7e4      	b.n	8008238 <_scanf_float+0x198>
 800826e:	f1ba 0f02 	cmp.w	sl, #2
 8008272:	d050      	beq.n	8008316 <_scanf_float+0x276>
 8008274:	2d01      	cmp	r5, #1
 8008276:	d002      	beq.n	800827e <_scanf_float+0x1de>
 8008278:	2d04      	cmp	r5, #4
 800827a:	f47f af44 	bne.w	8008106 <_scanf_float+0x66>
 800827e:	3501      	adds	r5, #1
 8008280:	b2ed      	uxtb	r5, r5
 8008282:	e7d9      	b.n	8008238 <_scanf_float+0x198>
 8008284:	f1ba 0f01 	cmp.w	sl, #1
 8008288:	f47f af3d 	bne.w	8008106 <_scanf_float+0x66>
 800828c:	f04f 0a02 	mov.w	sl, #2
 8008290:	e7d2      	b.n	8008238 <_scanf_float+0x198>
 8008292:	b975      	cbnz	r5, 80082b2 <_scanf_float+0x212>
 8008294:	2f00      	cmp	r7, #0
 8008296:	f47f af37 	bne.w	8008108 <_scanf_float+0x68>
 800829a:	6822      	ldr	r2, [r4, #0]
 800829c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80082a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80082a4:	f040 8103 	bne.w	80084ae <_scanf_float+0x40e>
 80082a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80082ac:	6022      	str	r2, [r4, #0]
 80082ae:	2501      	movs	r5, #1
 80082b0:	e7c2      	b.n	8008238 <_scanf_float+0x198>
 80082b2:	2d03      	cmp	r5, #3
 80082b4:	d0e3      	beq.n	800827e <_scanf_float+0x1de>
 80082b6:	2d05      	cmp	r5, #5
 80082b8:	e7df      	b.n	800827a <_scanf_float+0x1da>
 80082ba:	2d02      	cmp	r5, #2
 80082bc:	f47f af23 	bne.w	8008106 <_scanf_float+0x66>
 80082c0:	2503      	movs	r5, #3
 80082c2:	e7b9      	b.n	8008238 <_scanf_float+0x198>
 80082c4:	2d06      	cmp	r5, #6
 80082c6:	f47f af1e 	bne.w	8008106 <_scanf_float+0x66>
 80082ca:	2507      	movs	r5, #7
 80082cc:	e7b4      	b.n	8008238 <_scanf_float+0x198>
 80082ce:	6822      	ldr	r2, [r4, #0]
 80082d0:	0591      	lsls	r1, r2, #22
 80082d2:	f57f af18 	bpl.w	8008106 <_scanf_float+0x66>
 80082d6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80082da:	6022      	str	r2, [r4, #0]
 80082dc:	9702      	str	r7, [sp, #8]
 80082de:	e7ab      	b.n	8008238 <_scanf_float+0x198>
 80082e0:	6822      	ldr	r2, [r4, #0]
 80082e2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80082e6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80082ea:	d005      	beq.n	80082f8 <_scanf_float+0x258>
 80082ec:	0550      	lsls	r0, r2, #21
 80082ee:	f57f af0a 	bpl.w	8008106 <_scanf_float+0x66>
 80082f2:	2f00      	cmp	r7, #0
 80082f4:	f000 80db 	beq.w	80084ae <_scanf_float+0x40e>
 80082f8:	0591      	lsls	r1, r2, #22
 80082fa:	bf58      	it	pl
 80082fc:	9902      	ldrpl	r1, [sp, #8]
 80082fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008302:	bf58      	it	pl
 8008304:	1a79      	subpl	r1, r7, r1
 8008306:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800830a:	bf58      	it	pl
 800830c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008310:	6022      	str	r2, [r4, #0]
 8008312:	2700      	movs	r7, #0
 8008314:	e790      	b.n	8008238 <_scanf_float+0x198>
 8008316:	f04f 0a03 	mov.w	sl, #3
 800831a:	e78d      	b.n	8008238 <_scanf_float+0x198>
 800831c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008320:	4649      	mov	r1, r9
 8008322:	4640      	mov	r0, r8
 8008324:	4798      	blx	r3
 8008326:	2800      	cmp	r0, #0
 8008328:	f43f aedf 	beq.w	80080ea <_scanf_float+0x4a>
 800832c:	e6eb      	b.n	8008106 <_scanf_float+0x66>
 800832e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008332:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008336:	464a      	mov	r2, r9
 8008338:	4640      	mov	r0, r8
 800833a:	4798      	blx	r3
 800833c:	6923      	ldr	r3, [r4, #16]
 800833e:	3b01      	subs	r3, #1
 8008340:	6123      	str	r3, [r4, #16]
 8008342:	e6eb      	b.n	800811c <_scanf_float+0x7c>
 8008344:	1e6b      	subs	r3, r5, #1
 8008346:	2b06      	cmp	r3, #6
 8008348:	d824      	bhi.n	8008394 <_scanf_float+0x2f4>
 800834a:	2d02      	cmp	r5, #2
 800834c:	d836      	bhi.n	80083bc <_scanf_float+0x31c>
 800834e:	9b01      	ldr	r3, [sp, #4]
 8008350:	429e      	cmp	r6, r3
 8008352:	f67f aee7 	bls.w	8008124 <_scanf_float+0x84>
 8008356:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800835a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800835e:	464a      	mov	r2, r9
 8008360:	4640      	mov	r0, r8
 8008362:	4798      	blx	r3
 8008364:	6923      	ldr	r3, [r4, #16]
 8008366:	3b01      	subs	r3, #1
 8008368:	6123      	str	r3, [r4, #16]
 800836a:	e7f0      	b.n	800834e <_scanf_float+0x2ae>
 800836c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008370:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008374:	464a      	mov	r2, r9
 8008376:	4640      	mov	r0, r8
 8008378:	4798      	blx	r3
 800837a:	6923      	ldr	r3, [r4, #16]
 800837c:	3b01      	subs	r3, #1
 800837e:	6123      	str	r3, [r4, #16]
 8008380:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008384:	fa5f fa8a 	uxtb.w	sl, sl
 8008388:	f1ba 0f02 	cmp.w	sl, #2
 800838c:	d1ee      	bne.n	800836c <_scanf_float+0x2cc>
 800838e:	3d03      	subs	r5, #3
 8008390:	b2ed      	uxtb	r5, r5
 8008392:	1b76      	subs	r6, r6, r5
 8008394:	6823      	ldr	r3, [r4, #0]
 8008396:	05da      	lsls	r2, r3, #23
 8008398:	d530      	bpl.n	80083fc <_scanf_float+0x35c>
 800839a:	055b      	lsls	r3, r3, #21
 800839c:	d511      	bpl.n	80083c2 <_scanf_float+0x322>
 800839e:	9b01      	ldr	r3, [sp, #4]
 80083a0:	429e      	cmp	r6, r3
 80083a2:	f67f aebf 	bls.w	8008124 <_scanf_float+0x84>
 80083a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083ae:	464a      	mov	r2, r9
 80083b0:	4640      	mov	r0, r8
 80083b2:	4798      	blx	r3
 80083b4:	6923      	ldr	r3, [r4, #16]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	6123      	str	r3, [r4, #16]
 80083ba:	e7f0      	b.n	800839e <_scanf_float+0x2fe>
 80083bc:	46aa      	mov	sl, r5
 80083be:	46b3      	mov	fp, r6
 80083c0:	e7de      	b.n	8008380 <_scanf_float+0x2e0>
 80083c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80083c6:	6923      	ldr	r3, [r4, #16]
 80083c8:	2965      	cmp	r1, #101	@ 0x65
 80083ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80083ce:	f106 35ff 	add.w	r5, r6, #4294967295
 80083d2:	6123      	str	r3, [r4, #16]
 80083d4:	d00c      	beq.n	80083f0 <_scanf_float+0x350>
 80083d6:	2945      	cmp	r1, #69	@ 0x45
 80083d8:	d00a      	beq.n	80083f0 <_scanf_float+0x350>
 80083da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083de:	464a      	mov	r2, r9
 80083e0:	4640      	mov	r0, r8
 80083e2:	4798      	blx	r3
 80083e4:	6923      	ldr	r3, [r4, #16]
 80083e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80083ea:	3b01      	subs	r3, #1
 80083ec:	1eb5      	subs	r5, r6, #2
 80083ee:	6123      	str	r3, [r4, #16]
 80083f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083f4:	464a      	mov	r2, r9
 80083f6:	4640      	mov	r0, r8
 80083f8:	4798      	blx	r3
 80083fa:	462e      	mov	r6, r5
 80083fc:	6822      	ldr	r2, [r4, #0]
 80083fe:	f012 0210 	ands.w	r2, r2, #16
 8008402:	d001      	beq.n	8008408 <_scanf_float+0x368>
 8008404:	2000      	movs	r0, #0
 8008406:	e68e      	b.n	8008126 <_scanf_float+0x86>
 8008408:	7032      	strb	r2, [r6, #0]
 800840a:	6823      	ldr	r3, [r4, #0]
 800840c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008414:	d125      	bne.n	8008462 <_scanf_float+0x3c2>
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	429f      	cmp	r7, r3
 800841a:	d00a      	beq.n	8008432 <_scanf_float+0x392>
 800841c:	1bda      	subs	r2, r3, r7
 800841e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008422:	429e      	cmp	r6, r3
 8008424:	bf28      	it	cs
 8008426:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800842a:	4922      	ldr	r1, [pc, #136]	@ (80084b4 <_scanf_float+0x414>)
 800842c:	4630      	mov	r0, r6
 800842e:	f000 f93d 	bl	80086ac <siprintf>
 8008432:	9901      	ldr	r1, [sp, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	4640      	mov	r0, r8
 8008438:	f002 fc36 	bl	800aca8 <_strtod_r>
 800843c:	9b03      	ldr	r3, [sp, #12]
 800843e:	6821      	ldr	r1, [r4, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f011 0f02 	tst.w	r1, #2
 8008446:	ec57 6b10 	vmov	r6, r7, d0
 800844a:	f103 0204 	add.w	r2, r3, #4
 800844e:	d015      	beq.n	800847c <_scanf_float+0x3dc>
 8008450:	9903      	ldr	r1, [sp, #12]
 8008452:	600a      	str	r2, [r1, #0]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	e9c3 6700 	strd	r6, r7, [r3]
 800845a:	68e3      	ldr	r3, [r4, #12]
 800845c:	3301      	adds	r3, #1
 800845e:	60e3      	str	r3, [r4, #12]
 8008460:	e7d0      	b.n	8008404 <_scanf_float+0x364>
 8008462:	9b04      	ldr	r3, [sp, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d0e4      	beq.n	8008432 <_scanf_float+0x392>
 8008468:	9905      	ldr	r1, [sp, #20]
 800846a:	230a      	movs	r3, #10
 800846c:	3101      	adds	r1, #1
 800846e:	4640      	mov	r0, r8
 8008470:	f002 fc9a 	bl	800ada8 <_strtol_r>
 8008474:	9b04      	ldr	r3, [sp, #16]
 8008476:	9e05      	ldr	r6, [sp, #20]
 8008478:	1ac2      	subs	r2, r0, r3
 800847a:	e7d0      	b.n	800841e <_scanf_float+0x37e>
 800847c:	f011 0f04 	tst.w	r1, #4
 8008480:	9903      	ldr	r1, [sp, #12]
 8008482:	600a      	str	r2, [r1, #0]
 8008484:	d1e6      	bne.n	8008454 <_scanf_float+0x3b4>
 8008486:	681d      	ldr	r5, [r3, #0]
 8008488:	4632      	mov	r2, r6
 800848a:	463b      	mov	r3, r7
 800848c:	4630      	mov	r0, r6
 800848e:	4639      	mov	r1, r7
 8008490:	f7f8 fb54 	bl	8000b3c <__aeabi_dcmpun>
 8008494:	b128      	cbz	r0, 80084a2 <_scanf_float+0x402>
 8008496:	4808      	ldr	r0, [pc, #32]	@ (80084b8 <_scanf_float+0x418>)
 8008498:	f000 f9fc 	bl	8008894 <nanf>
 800849c:	ed85 0a00 	vstr	s0, [r5]
 80084a0:	e7db      	b.n	800845a <_scanf_float+0x3ba>
 80084a2:	4630      	mov	r0, r6
 80084a4:	4639      	mov	r1, r7
 80084a6:	f7f8 fba7 	bl	8000bf8 <__aeabi_d2f>
 80084aa:	6028      	str	r0, [r5, #0]
 80084ac:	e7d5      	b.n	800845a <_scanf_float+0x3ba>
 80084ae:	2700      	movs	r7, #0
 80084b0:	e62e      	b.n	8008110 <_scanf_float+0x70>
 80084b2:	bf00      	nop
 80084b4:	0800c05c 	.word	0x0800c05c
 80084b8:	0800c19d 	.word	0x0800c19d

080084bc <std>:
 80084bc:	2300      	movs	r3, #0
 80084be:	b510      	push	{r4, lr}
 80084c0:	4604      	mov	r4, r0
 80084c2:	e9c0 3300 	strd	r3, r3, [r0]
 80084c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084ca:	6083      	str	r3, [r0, #8]
 80084cc:	8181      	strh	r1, [r0, #12]
 80084ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80084d0:	81c2      	strh	r2, [r0, #14]
 80084d2:	6183      	str	r3, [r0, #24]
 80084d4:	4619      	mov	r1, r3
 80084d6:	2208      	movs	r2, #8
 80084d8:	305c      	adds	r0, #92	@ 0x5c
 80084da:	f000 f94c 	bl	8008776 <memset>
 80084de:	4b0d      	ldr	r3, [pc, #52]	@ (8008514 <std+0x58>)
 80084e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80084e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008518 <std+0x5c>)
 80084e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084e6:	4b0d      	ldr	r3, [pc, #52]	@ (800851c <std+0x60>)
 80084e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008520 <std+0x64>)
 80084ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80084ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008524 <std+0x68>)
 80084f0:	6224      	str	r4, [r4, #32]
 80084f2:	429c      	cmp	r4, r3
 80084f4:	d006      	beq.n	8008504 <std+0x48>
 80084f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084fa:	4294      	cmp	r4, r2
 80084fc:	d002      	beq.n	8008504 <std+0x48>
 80084fe:	33d0      	adds	r3, #208	@ 0xd0
 8008500:	429c      	cmp	r4, r3
 8008502:	d105      	bne.n	8008510 <std+0x54>
 8008504:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800850c:	f000 b9b0 	b.w	8008870 <__retarget_lock_init_recursive>
 8008510:	bd10      	pop	{r4, pc}
 8008512:	bf00      	nop
 8008514:	080086f1 	.word	0x080086f1
 8008518:	08008713 	.word	0x08008713
 800851c:	0800874b 	.word	0x0800874b
 8008520:	0800876f 	.word	0x0800876f
 8008524:	20004410 	.word	0x20004410

08008528 <stdio_exit_handler>:
 8008528:	4a02      	ldr	r2, [pc, #8]	@ (8008534 <stdio_exit_handler+0xc>)
 800852a:	4903      	ldr	r1, [pc, #12]	@ (8008538 <stdio_exit_handler+0x10>)
 800852c:	4803      	ldr	r0, [pc, #12]	@ (800853c <stdio_exit_handler+0x14>)
 800852e:	f000 b869 	b.w	8008604 <_fwalk_sglue>
 8008532:	bf00      	nop
 8008534:	20000018 	.word	0x20000018
 8008538:	0800b165 	.word	0x0800b165
 800853c:	20000028 	.word	0x20000028

08008540 <cleanup_stdio>:
 8008540:	6841      	ldr	r1, [r0, #4]
 8008542:	4b0c      	ldr	r3, [pc, #48]	@ (8008574 <cleanup_stdio+0x34>)
 8008544:	4299      	cmp	r1, r3
 8008546:	b510      	push	{r4, lr}
 8008548:	4604      	mov	r4, r0
 800854a:	d001      	beq.n	8008550 <cleanup_stdio+0x10>
 800854c:	f002 fe0a 	bl	800b164 <_fflush_r>
 8008550:	68a1      	ldr	r1, [r4, #8]
 8008552:	4b09      	ldr	r3, [pc, #36]	@ (8008578 <cleanup_stdio+0x38>)
 8008554:	4299      	cmp	r1, r3
 8008556:	d002      	beq.n	800855e <cleanup_stdio+0x1e>
 8008558:	4620      	mov	r0, r4
 800855a:	f002 fe03 	bl	800b164 <_fflush_r>
 800855e:	68e1      	ldr	r1, [r4, #12]
 8008560:	4b06      	ldr	r3, [pc, #24]	@ (800857c <cleanup_stdio+0x3c>)
 8008562:	4299      	cmp	r1, r3
 8008564:	d004      	beq.n	8008570 <cleanup_stdio+0x30>
 8008566:	4620      	mov	r0, r4
 8008568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800856c:	f002 bdfa 	b.w	800b164 <_fflush_r>
 8008570:	bd10      	pop	{r4, pc}
 8008572:	bf00      	nop
 8008574:	20004410 	.word	0x20004410
 8008578:	20004478 	.word	0x20004478
 800857c:	200044e0 	.word	0x200044e0

08008580 <global_stdio_init.part.0>:
 8008580:	b510      	push	{r4, lr}
 8008582:	4b0b      	ldr	r3, [pc, #44]	@ (80085b0 <global_stdio_init.part.0+0x30>)
 8008584:	4c0b      	ldr	r4, [pc, #44]	@ (80085b4 <global_stdio_init.part.0+0x34>)
 8008586:	4a0c      	ldr	r2, [pc, #48]	@ (80085b8 <global_stdio_init.part.0+0x38>)
 8008588:	601a      	str	r2, [r3, #0]
 800858a:	4620      	mov	r0, r4
 800858c:	2200      	movs	r2, #0
 800858e:	2104      	movs	r1, #4
 8008590:	f7ff ff94 	bl	80084bc <std>
 8008594:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008598:	2201      	movs	r2, #1
 800859a:	2109      	movs	r1, #9
 800859c:	f7ff ff8e 	bl	80084bc <std>
 80085a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80085a4:	2202      	movs	r2, #2
 80085a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085aa:	2112      	movs	r1, #18
 80085ac:	f7ff bf86 	b.w	80084bc <std>
 80085b0:	20004548 	.word	0x20004548
 80085b4:	20004410 	.word	0x20004410
 80085b8:	08008529 	.word	0x08008529

080085bc <__sfp_lock_acquire>:
 80085bc:	4801      	ldr	r0, [pc, #4]	@ (80085c4 <__sfp_lock_acquire+0x8>)
 80085be:	f000 b958 	b.w	8008872 <__retarget_lock_acquire_recursive>
 80085c2:	bf00      	nop
 80085c4:	20004551 	.word	0x20004551

080085c8 <__sfp_lock_release>:
 80085c8:	4801      	ldr	r0, [pc, #4]	@ (80085d0 <__sfp_lock_release+0x8>)
 80085ca:	f000 b953 	b.w	8008874 <__retarget_lock_release_recursive>
 80085ce:	bf00      	nop
 80085d0:	20004551 	.word	0x20004551

080085d4 <__sinit>:
 80085d4:	b510      	push	{r4, lr}
 80085d6:	4604      	mov	r4, r0
 80085d8:	f7ff fff0 	bl	80085bc <__sfp_lock_acquire>
 80085dc:	6a23      	ldr	r3, [r4, #32]
 80085de:	b11b      	cbz	r3, 80085e8 <__sinit+0x14>
 80085e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085e4:	f7ff bff0 	b.w	80085c8 <__sfp_lock_release>
 80085e8:	4b04      	ldr	r3, [pc, #16]	@ (80085fc <__sinit+0x28>)
 80085ea:	6223      	str	r3, [r4, #32]
 80085ec:	4b04      	ldr	r3, [pc, #16]	@ (8008600 <__sinit+0x2c>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1f5      	bne.n	80085e0 <__sinit+0xc>
 80085f4:	f7ff ffc4 	bl	8008580 <global_stdio_init.part.0>
 80085f8:	e7f2      	b.n	80085e0 <__sinit+0xc>
 80085fa:	bf00      	nop
 80085fc:	08008541 	.word	0x08008541
 8008600:	20004548 	.word	0x20004548

08008604 <_fwalk_sglue>:
 8008604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008608:	4607      	mov	r7, r0
 800860a:	4688      	mov	r8, r1
 800860c:	4614      	mov	r4, r2
 800860e:	2600      	movs	r6, #0
 8008610:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008614:	f1b9 0901 	subs.w	r9, r9, #1
 8008618:	d505      	bpl.n	8008626 <_fwalk_sglue+0x22>
 800861a:	6824      	ldr	r4, [r4, #0]
 800861c:	2c00      	cmp	r4, #0
 800861e:	d1f7      	bne.n	8008610 <_fwalk_sglue+0xc>
 8008620:	4630      	mov	r0, r6
 8008622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008626:	89ab      	ldrh	r3, [r5, #12]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d907      	bls.n	800863c <_fwalk_sglue+0x38>
 800862c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008630:	3301      	adds	r3, #1
 8008632:	d003      	beq.n	800863c <_fwalk_sglue+0x38>
 8008634:	4629      	mov	r1, r5
 8008636:	4638      	mov	r0, r7
 8008638:	47c0      	blx	r8
 800863a:	4306      	orrs	r6, r0
 800863c:	3568      	adds	r5, #104	@ 0x68
 800863e:	e7e9      	b.n	8008614 <_fwalk_sglue+0x10>

08008640 <sniprintf>:
 8008640:	b40c      	push	{r2, r3}
 8008642:	b530      	push	{r4, r5, lr}
 8008644:	4b18      	ldr	r3, [pc, #96]	@ (80086a8 <sniprintf+0x68>)
 8008646:	1e0c      	subs	r4, r1, #0
 8008648:	681d      	ldr	r5, [r3, #0]
 800864a:	b09d      	sub	sp, #116	@ 0x74
 800864c:	da08      	bge.n	8008660 <sniprintf+0x20>
 800864e:	238b      	movs	r3, #139	@ 0x8b
 8008650:	602b      	str	r3, [r5, #0]
 8008652:	f04f 30ff 	mov.w	r0, #4294967295
 8008656:	b01d      	add	sp, #116	@ 0x74
 8008658:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800865c:	b002      	add	sp, #8
 800865e:	4770      	bx	lr
 8008660:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008664:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008668:	f04f 0300 	mov.w	r3, #0
 800866c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800866e:	bf14      	ite	ne
 8008670:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008674:	4623      	moveq	r3, r4
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	9307      	str	r3, [sp, #28]
 800867a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800867e:	9002      	str	r0, [sp, #8]
 8008680:	9006      	str	r0, [sp, #24]
 8008682:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008686:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008688:	ab21      	add	r3, sp, #132	@ 0x84
 800868a:	a902      	add	r1, sp, #8
 800868c:	4628      	mov	r0, r5
 800868e:	9301      	str	r3, [sp, #4]
 8008690:	f002 fbe8 	bl	800ae64 <_svfiprintf_r>
 8008694:	1c43      	adds	r3, r0, #1
 8008696:	bfbc      	itt	lt
 8008698:	238b      	movlt	r3, #139	@ 0x8b
 800869a:	602b      	strlt	r3, [r5, #0]
 800869c:	2c00      	cmp	r4, #0
 800869e:	d0da      	beq.n	8008656 <sniprintf+0x16>
 80086a0:	9b02      	ldr	r3, [sp, #8]
 80086a2:	2200      	movs	r2, #0
 80086a4:	701a      	strb	r2, [r3, #0]
 80086a6:	e7d6      	b.n	8008656 <sniprintf+0x16>
 80086a8:	20000024 	.word	0x20000024

080086ac <siprintf>:
 80086ac:	b40e      	push	{r1, r2, r3}
 80086ae:	b510      	push	{r4, lr}
 80086b0:	b09d      	sub	sp, #116	@ 0x74
 80086b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80086b4:	9002      	str	r0, [sp, #8]
 80086b6:	9006      	str	r0, [sp, #24]
 80086b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80086bc:	480a      	ldr	r0, [pc, #40]	@ (80086e8 <siprintf+0x3c>)
 80086be:	9107      	str	r1, [sp, #28]
 80086c0:	9104      	str	r1, [sp, #16]
 80086c2:	490a      	ldr	r1, [pc, #40]	@ (80086ec <siprintf+0x40>)
 80086c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c8:	9105      	str	r1, [sp, #20]
 80086ca:	2400      	movs	r4, #0
 80086cc:	a902      	add	r1, sp, #8
 80086ce:	6800      	ldr	r0, [r0, #0]
 80086d0:	9301      	str	r3, [sp, #4]
 80086d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80086d4:	f002 fbc6 	bl	800ae64 <_svfiprintf_r>
 80086d8:	9b02      	ldr	r3, [sp, #8]
 80086da:	701c      	strb	r4, [r3, #0]
 80086dc:	b01d      	add	sp, #116	@ 0x74
 80086de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086e2:	b003      	add	sp, #12
 80086e4:	4770      	bx	lr
 80086e6:	bf00      	nop
 80086e8:	20000024 	.word	0x20000024
 80086ec:	ffff0208 	.word	0xffff0208

080086f0 <__sread>:
 80086f0:	b510      	push	{r4, lr}
 80086f2:	460c      	mov	r4, r1
 80086f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f8:	f000 f86c 	bl	80087d4 <_read_r>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	bfab      	itete	ge
 8008700:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008702:	89a3      	ldrhlt	r3, [r4, #12]
 8008704:	181b      	addge	r3, r3, r0
 8008706:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800870a:	bfac      	ite	ge
 800870c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800870e:	81a3      	strhlt	r3, [r4, #12]
 8008710:	bd10      	pop	{r4, pc}

08008712 <__swrite>:
 8008712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008716:	461f      	mov	r7, r3
 8008718:	898b      	ldrh	r3, [r1, #12]
 800871a:	05db      	lsls	r3, r3, #23
 800871c:	4605      	mov	r5, r0
 800871e:	460c      	mov	r4, r1
 8008720:	4616      	mov	r6, r2
 8008722:	d505      	bpl.n	8008730 <__swrite+0x1e>
 8008724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008728:	2302      	movs	r3, #2
 800872a:	2200      	movs	r2, #0
 800872c:	f000 f840 	bl	80087b0 <_lseek_r>
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008736:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800873a:	81a3      	strh	r3, [r4, #12]
 800873c:	4632      	mov	r2, r6
 800873e:	463b      	mov	r3, r7
 8008740:	4628      	mov	r0, r5
 8008742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008746:	f000 b857 	b.w	80087f8 <_write_r>

0800874a <__sseek>:
 800874a:	b510      	push	{r4, lr}
 800874c:	460c      	mov	r4, r1
 800874e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008752:	f000 f82d 	bl	80087b0 <_lseek_r>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	bf15      	itete	ne
 800875c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800875e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008762:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008766:	81a3      	strheq	r3, [r4, #12]
 8008768:	bf18      	it	ne
 800876a:	81a3      	strhne	r3, [r4, #12]
 800876c:	bd10      	pop	{r4, pc}

0800876e <__sclose>:
 800876e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008772:	f000 b80d 	b.w	8008790 <_close_r>

08008776 <memset>:
 8008776:	4402      	add	r2, r0
 8008778:	4603      	mov	r3, r0
 800877a:	4293      	cmp	r3, r2
 800877c:	d100      	bne.n	8008780 <memset+0xa>
 800877e:	4770      	bx	lr
 8008780:	f803 1b01 	strb.w	r1, [r3], #1
 8008784:	e7f9      	b.n	800877a <memset+0x4>
	...

08008788 <_localeconv_r>:
 8008788:	4800      	ldr	r0, [pc, #0]	@ (800878c <_localeconv_r+0x4>)
 800878a:	4770      	bx	lr
 800878c:	20000164 	.word	0x20000164

08008790 <_close_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4d06      	ldr	r5, [pc, #24]	@ (80087ac <_close_r+0x1c>)
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	4608      	mov	r0, r1
 800879a:	602b      	str	r3, [r5, #0]
 800879c:	f7fa f9a8 	bl	8002af0 <_close>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_close_r+0x1a>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_close_r+0x1a>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	2000454c 	.word	0x2000454c

080087b0 <_lseek_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d07      	ldr	r5, [pc, #28]	@ (80087d0 <_lseek_r+0x20>)
 80087b4:	4604      	mov	r4, r0
 80087b6:	4608      	mov	r0, r1
 80087b8:	4611      	mov	r1, r2
 80087ba:	2200      	movs	r2, #0
 80087bc:	602a      	str	r2, [r5, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	f7fa f9bd 	bl	8002b3e <_lseek>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_lseek_r+0x1e>
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_lseek_r+0x1e>
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	2000454c 	.word	0x2000454c

080087d4 <_read_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4d07      	ldr	r5, [pc, #28]	@ (80087f4 <_read_r+0x20>)
 80087d8:	4604      	mov	r4, r0
 80087da:	4608      	mov	r0, r1
 80087dc:	4611      	mov	r1, r2
 80087de:	2200      	movs	r2, #0
 80087e0:	602a      	str	r2, [r5, #0]
 80087e2:	461a      	mov	r2, r3
 80087e4:	f7fa f94b 	bl	8002a7e <_read>
 80087e8:	1c43      	adds	r3, r0, #1
 80087ea:	d102      	bne.n	80087f2 <_read_r+0x1e>
 80087ec:	682b      	ldr	r3, [r5, #0]
 80087ee:	b103      	cbz	r3, 80087f2 <_read_r+0x1e>
 80087f0:	6023      	str	r3, [r4, #0]
 80087f2:	bd38      	pop	{r3, r4, r5, pc}
 80087f4:	2000454c 	.word	0x2000454c

080087f8 <_write_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d07      	ldr	r5, [pc, #28]	@ (8008818 <_write_r+0x20>)
 80087fc:	4604      	mov	r4, r0
 80087fe:	4608      	mov	r0, r1
 8008800:	4611      	mov	r1, r2
 8008802:	2200      	movs	r2, #0
 8008804:	602a      	str	r2, [r5, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	f7fa f956 	bl	8002ab8 <_write>
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	d102      	bne.n	8008816 <_write_r+0x1e>
 8008810:	682b      	ldr	r3, [r5, #0]
 8008812:	b103      	cbz	r3, 8008816 <_write_r+0x1e>
 8008814:	6023      	str	r3, [r4, #0]
 8008816:	bd38      	pop	{r3, r4, r5, pc}
 8008818:	2000454c 	.word	0x2000454c

0800881c <__errno>:
 800881c:	4b01      	ldr	r3, [pc, #4]	@ (8008824 <__errno+0x8>)
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	20000024 	.word	0x20000024

08008828 <__libc_init_array>:
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	4d0d      	ldr	r5, [pc, #52]	@ (8008860 <__libc_init_array+0x38>)
 800882c:	4c0d      	ldr	r4, [pc, #52]	@ (8008864 <__libc_init_array+0x3c>)
 800882e:	1b64      	subs	r4, r4, r5
 8008830:	10a4      	asrs	r4, r4, #2
 8008832:	2600      	movs	r6, #0
 8008834:	42a6      	cmp	r6, r4
 8008836:	d109      	bne.n	800884c <__libc_init_array+0x24>
 8008838:	4d0b      	ldr	r5, [pc, #44]	@ (8008868 <__libc_init_array+0x40>)
 800883a:	4c0c      	ldr	r4, [pc, #48]	@ (800886c <__libc_init_array+0x44>)
 800883c:	f003 fb76 	bl	800bf2c <_init>
 8008840:	1b64      	subs	r4, r4, r5
 8008842:	10a4      	asrs	r4, r4, #2
 8008844:	2600      	movs	r6, #0
 8008846:	42a6      	cmp	r6, r4
 8008848:	d105      	bne.n	8008856 <__libc_init_array+0x2e>
 800884a:	bd70      	pop	{r4, r5, r6, pc}
 800884c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008850:	4798      	blx	r3
 8008852:	3601      	adds	r6, #1
 8008854:	e7ee      	b.n	8008834 <__libc_init_array+0xc>
 8008856:	f855 3b04 	ldr.w	r3, [r5], #4
 800885a:	4798      	blx	r3
 800885c:	3601      	adds	r6, #1
 800885e:	e7f2      	b.n	8008846 <__libc_init_array+0x1e>
 8008860:	0800c45c 	.word	0x0800c45c
 8008864:	0800c45c 	.word	0x0800c45c
 8008868:	0800c45c 	.word	0x0800c45c
 800886c:	0800c460 	.word	0x0800c460

08008870 <__retarget_lock_init_recursive>:
 8008870:	4770      	bx	lr

08008872 <__retarget_lock_acquire_recursive>:
 8008872:	4770      	bx	lr

08008874 <__retarget_lock_release_recursive>:
 8008874:	4770      	bx	lr

08008876 <memcpy>:
 8008876:	440a      	add	r2, r1
 8008878:	4291      	cmp	r1, r2
 800887a:	f100 33ff 	add.w	r3, r0, #4294967295
 800887e:	d100      	bne.n	8008882 <memcpy+0xc>
 8008880:	4770      	bx	lr
 8008882:	b510      	push	{r4, lr}
 8008884:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008888:	f803 4f01 	strb.w	r4, [r3, #1]!
 800888c:	4291      	cmp	r1, r2
 800888e:	d1f9      	bne.n	8008884 <memcpy+0xe>
 8008890:	bd10      	pop	{r4, pc}
	...

08008894 <nanf>:
 8008894:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800889c <nanf+0x8>
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop
 800889c:	7fc00000 	.word	0x7fc00000

080088a0 <quorem>:
 80088a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a4:	6903      	ldr	r3, [r0, #16]
 80088a6:	690c      	ldr	r4, [r1, #16]
 80088a8:	42a3      	cmp	r3, r4
 80088aa:	4607      	mov	r7, r0
 80088ac:	db7e      	blt.n	80089ac <quorem+0x10c>
 80088ae:	3c01      	subs	r4, #1
 80088b0:	f101 0814 	add.w	r8, r1, #20
 80088b4:	00a3      	lsls	r3, r4, #2
 80088b6:	f100 0514 	add.w	r5, r0, #20
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088c0:	9301      	str	r3, [sp, #4]
 80088c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088ca:	3301      	adds	r3, #1
 80088cc:	429a      	cmp	r2, r3
 80088ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80088d6:	d32e      	bcc.n	8008936 <quorem+0x96>
 80088d8:	f04f 0a00 	mov.w	sl, #0
 80088dc:	46c4      	mov	ip, r8
 80088de:	46ae      	mov	lr, r5
 80088e0:	46d3      	mov	fp, sl
 80088e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088e6:	b298      	uxth	r0, r3
 80088e8:	fb06 a000 	mla	r0, r6, r0, sl
 80088ec:	0c02      	lsrs	r2, r0, #16
 80088ee:	0c1b      	lsrs	r3, r3, #16
 80088f0:	fb06 2303 	mla	r3, r6, r3, r2
 80088f4:	f8de 2000 	ldr.w	r2, [lr]
 80088f8:	b280      	uxth	r0, r0
 80088fa:	b292      	uxth	r2, r2
 80088fc:	1a12      	subs	r2, r2, r0
 80088fe:	445a      	add	r2, fp
 8008900:	f8de 0000 	ldr.w	r0, [lr]
 8008904:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008908:	b29b      	uxth	r3, r3
 800890a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800890e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008912:	b292      	uxth	r2, r2
 8008914:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008918:	45e1      	cmp	r9, ip
 800891a:	f84e 2b04 	str.w	r2, [lr], #4
 800891e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008922:	d2de      	bcs.n	80088e2 <quorem+0x42>
 8008924:	9b00      	ldr	r3, [sp, #0]
 8008926:	58eb      	ldr	r3, [r5, r3]
 8008928:	b92b      	cbnz	r3, 8008936 <quorem+0x96>
 800892a:	9b01      	ldr	r3, [sp, #4]
 800892c:	3b04      	subs	r3, #4
 800892e:	429d      	cmp	r5, r3
 8008930:	461a      	mov	r2, r3
 8008932:	d32f      	bcc.n	8008994 <quorem+0xf4>
 8008934:	613c      	str	r4, [r7, #16]
 8008936:	4638      	mov	r0, r7
 8008938:	f001 f9c6 	bl	8009cc8 <__mcmp>
 800893c:	2800      	cmp	r0, #0
 800893e:	db25      	blt.n	800898c <quorem+0xec>
 8008940:	4629      	mov	r1, r5
 8008942:	2000      	movs	r0, #0
 8008944:	f858 2b04 	ldr.w	r2, [r8], #4
 8008948:	f8d1 c000 	ldr.w	ip, [r1]
 800894c:	fa1f fe82 	uxth.w	lr, r2
 8008950:	fa1f f38c 	uxth.w	r3, ip
 8008954:	eba3 030e 	sub.w	r3, r3, lr
 8008958:	4403      	add	r3, r0
 800895a:	0c12      	lsrs	r2, r2, #16
 800895c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008960:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008964:	b29b      	uxth	r3, r3
 8008966:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800896a:	45c1      	cmp	r9, r8
 800896c:	f841 3b04 	str.w	r3, [r1], #4
 8008970:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008974:	d2e6      	bcs.n	8008944 <quorem+0xa4>
 8008976:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800897a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800897e:	b922      	cbnz	r2, 800898a <quorem+0xea>
 8008980:	3b04      	subs	r3, #4
 8008982:	429d      	cmp	r5, r3
 8008984:	461a      	mov	r2, r3
 8008986:	d30b      	bcc.n	80089a0 <quorem+0x100>
 8008988:	613c      	str	r4, [r7, #16]
 800898a:	3601      	adds	r6, #1
 800898c:	4630      	mov	r0, r6
 800898e:	b003      	add	sp, #12
 8008990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008994:	6812      	ldr	r2, [r2, #0]
 8008996:	3b04      	subs	r3, #4
 8008998:	2a00      	cmp	r2, #0
 800899a:	d1cb      	bne.n	8008934 <quorem+0x94>
 800899c:	3c01      	subs	r4, #1
 800899e:	e7c6      	b.n	800892e <quorem+0x8e>
 80089a0:	6812      	ldr	r2, [r2, #0]
 80089a2:	3b04      	subs	r3, #4
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	d1ef      	bne.n	8008988 <quorem+0xe8>
 80089a8:	3c01      	subs	r4, #1
 80089aa:	e7ea      	b.n	8008982 <quorem+0xe2>
 80089ac:	2000      	movs	r0, #0
 80089ae:	e7ee      	b.n	800898e <quorem+0xee>

080089b0 <_dtoa_r>:
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	69c7      	ldr	r7, [r0, #28]
 80089b6:	b097      	sub	sp, #92	@ 0x5c
 80089b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80089bc:	ec55 4b10 	vmov	r4, r5, d0
 80089c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80089c2:	9107      	str	r1, [sp, #28]
 80089c4:	4681      	mov	r9, r0
 80089c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80089c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80089ca:	b97f      	cbnz	r7, 80089ec <_dtoa_r+0x3c>
 80089cc:	2010      	movs	r0, #16
 80089ce:	f000 fe09 	bl	80095e4 <malloc>
 80089d2:	4602      	mov	r2, r0
 80089d4:	f8c9 001c 	str.w	r0, [r9, #28]
 80089d8:	b920      	cbnz	r0, 80089e4 <_dtoa_r+0x34>
 80089da:	4ba9      	ldr	r3, [pc, #676]	@ (8008c80 <_dtoa_r+0x2d0>)
 80089dc:	21ef      	movs	r1, #239	@ 0xef
 80089de:	48a9      	ldr	r0, [pc, #676]	@ (8008c84 <_dtoa_r+0x2d4>)
 80089e0:	f002 fc2e 	bl	800b240 <__assert_func>
 80089e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089e8:	6007      	str	r7, [r0, #0]
 80089ea:	60c7      	str	r7, [r0, #12]
 80089ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089f0:	6819      	ldr	r1, [r3, #0]
 80089f2:	b159      	cbz	r1, 8008a0c <_dtoa_r+0x5c>
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	604a      	str	r2, [r1, #4]
 80089f8:	2301      	movs	r3, #1
 80089fa:	4093      	lsls	r3, r2
 80089fc:	608b      	str	r3, [r1, #8]
 80089fe:	4648      	mov	r0, r9
 8008a00:	f000 fee6 	bl	80097d0 <_Bfree>
 8008a04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	601a      	str	r2, [r3, #0]
 8008a0c:	1e2b      	subs	r3, r5, #0
 8008a0e:	bfb9      	ittee	lt
 8008a10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008a14:	9305      	strlt	r3, [sp, #20]
 8008a16:	2300      	movge	r3, #0
 8008a18:	6033      	strge	r3, [r6, #0]
 8008a1a:	9f05      	ldr	r7, [sp, #20]
 8008a1c:	4b9a      	ldr	r3, [pc, #616]	@ (8008c88 <_dtoa_r+0x2d8>)
 8008a1e:	bfbc      	itt	lt
 8008a20:	2201      	movlt	r2, #1
 8008a22:	6032      	strlt	r2, [r6, #0]
 8008a24:	43bb      	bics	r3, r7
 8008a26:	d112      	bne.n	8008a4e <_dtoa_r+0x9e>
 8008a28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a34:	4323      	orrs	r3, r4
 8008a36:	f000 855a 	beq.w	80094ee <_dtoa_r+0xb3e>
 8008a3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008c9c <_dtoa_r+0x2ec>
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 855c 	beq.w	80094fe <_dtoa_r+0xb4e>
 8008a46:	f10a 0303 	add.w	r3, sl, #3
 8008a4a:	f000 bd56 	b.w	80094fa <_dtoa_r+0xb4a>
 8008a4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008a52:	2200      	movs	r2, #0
 8008a54:	ec51 0b17 	vmov	r0, r1, d7
 8008a58:	2300      	movs	r3, #0
 8008a5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008a5e:	f7f8 f83b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a62:	4680      	mov	r8, r0
 8008a64:	b158      	cbz	r0, 8008a7e <_dtoa_r+0xce>
 8008a66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a68:	2301      	movs	r3, #1
 8008a6a:	6013      	str	r3, [r2, #0]
 8008a6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a6e:	b113      	cbz	r3, 8008a76 <_dtoa_r+0xc6>
 8008a70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a72:	4b86      	ldr	r3, [pc, #536]	@ (8008c8c <_dtoa_r+0x2dc>)
 8008a74:	6013      	str	r3, [r2, #0]
 8008a76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008ca0 <_dtoa_r+0x2f0>
 8008a7a:	f000 bd40 	b.w	80094fe <_dtoa_r+0xb4e>
 8008a7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008a82:	aa14      	add	r2, sp, #80	@ 0x50
 8008a84:	a915      	add	r1, sp, #84	@ 0x54
 8008a86:	4648      	mov	r0, r9
 8008a88:	f001 fa3e 	bl	8009f08 <__d2b>
 8008a8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a90:	9002      	str	r0, [sp, #8]
 8008a92:	2e00      	cmp	r6, #0
 8008a94:	d078      	beq.n	8008b88 <_dtoa_r+0x1d8>
 8008a96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008aa4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008aa8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008aac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	4b76      	ldr	r3, [pc, #472]	@ (8008c90 <_dtoa_r+0x2e0>)
 8008ab6:	f7f7 fbef 	bl	8000298 <__aeabi_dsub>
 8008aba:	a36b      	add	r3, pc, #428	@ (adr r3, 8008c68 <_dtoa_r+0x2b8>)
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f7f7 fda2 	bl	8000608 <__aeabi_dmul>
 8008ac4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008c70 <_dtoa_r+0x2c0>)
 8008ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aca:	f7f7 fbe7 	bl	800029c <__adddf3>
 8008ace:	4604      	mov	r4, r0
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	460d      	mov	r5, r1
 8008ad4:	f7f7 fd2e 	bl	8000534 <__aeabi_i2d>
 8008ad8:	a367      	add	r3, pc, #412	@ (adr r3, 8008c78 <_dtoa_r+0x2c8>)
 8008ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ade:	f7f7 fd93 	bl	8000608 <__aeabi_dmul>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	4629      	mov	r1, r5
 8008aea:	f7f7 fbd7 	bl	800029c <__adddf3>
 8008aee:	4604      	mov	r4, r0
 8008af0:	460d      	mov	r5, r1
 8008af2:	f7f8 f839 	bl	8000b68 <__aeabi_d2iz>
 8008af6:	2200      	movs	r2, #0
 8008af8:	4607      	mov	r7, r0
 8008afa:	2300      	movs	r3, #0
 8008afc:	4620      	mov	r0, r4
 8008afe:	4629      	mov	r1, r5
 8008b00:	f7f7 fff4 	bl	8000aec <__aeabi_dcmplt>
 8008b04:	b140      	cbz	r0, 8008b18 <_dtoa_r+0x168>
 8008b06:	4638      	mov	r0, r7
 8008b08:	f7f7 fd14 	bl	8000534 <__aeabi_i2d>
 8008b0c:	4622      	mov	r2, r4
 8008b0e:	462b      	mov	r3, r5
 8008b10:	f7f7 ffe2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b14:	b900      	cbnz	r0, 8008b18 <_dtoa_r+0x168>
 8008b16:	3f01      	subs	r7, #1
 8008b18:	2f16      	cmp	r7, #22
 8008b1a:	d852      	bhi.n	8008bc2 <_dtoa_r+0x212>
 8008b1c:	4b5d      	ldr	r3, [pc, #372]	@ (8008c94 <_dtoa_r+0x2e4>)
 8008b1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b2a:	f7f7 ffdf 	bl	8000aec <__aeabi_dcmplt>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	d049      	beq.n	8008bc6 <_dtoa_r+0x216>
 8008b32:	3f01      	subs	r7, #1
 8008b34:	2300      	movs	r3, #0
 8008b36:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b3a:	1b9b      	subs	r3, r3, r6
 8008b3c:	1e5a      	subs	r2, r3, #1
 8008b3e:	bf45      	ittet	mi
 8008b40:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b44:	9300      	strmi	r3, [sp, #0]
 8008b46:	2300      	movpl	r3, #0
 8008b48:	2300      	movmi	r3, #0
 8008b4a:	9206      	str	r2, [sp, #24]
 8008b4c:	bf54      	ite	pl
 8008b4e:	9300      	strpl	r3, [sp, #0]
 8008b50:	9306      	strmi	r3, [sp, #24]
 8008b52:	2f00      	cmp	r7, #0
 8008b54:	db39      	blt.n	8008bca <_dtoa_r+0x21a>
 8008b56:	9b06      	ldr	r3, [sp, #24]
 8008b58:	970d      	str	r7, [sp, #52]	@ 0x34
 8008b5a:	443b      	add	r3, r7
 8008b5c:	9306      	str	r3, [sp, #24]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	9308      	str	r3, [sp, #32]
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	2b09      	cmp	r3, #9
 8008b66:	d863      	bhi.n	8008c30 <_dtoa_r+0x280>
 8008b68:	2b05      	cmp	r3, #5
 8008b6a:	bfc4      	itt	gt
 8008b6c:	3b04      	subgt	r3, #4
 8008b6e:	9307      	strgt	r3, [sp, #28]
 8008b70:	9b07      	ldr	r3, [sp, #28]
 8008b72:	f1a3 0302 	sub.w	r3, r3, #2
 8008b76:	bfcc      	ite	gt
 8008b78:	2400      	movgt	r4, #0
 8008b7a:	2401      	movle	r4, #1
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d863      	bhi.n	8008c48 <_dtoa_r+0x298>
 8008b80:	e8df f003 	tbb	[pc, r3]
 8008b84:	2b375452 	.word	0x2b375452
 8008b88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008b8c:	441e      	add	r6, r3
 8008b8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b92:	2b20      	cmp	r3, #32
 8008b94:	bfc1      	itttt	gt
 8008b96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b9a:	409f      	lslgt	r7, r3
 8008b9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ba0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ba4:	bfd6      	itet	le
 8008ba6:	f1c3 0320 	rsble	r3, r3, #32
 8008baa:	ea47 0003 	orrgt.w	r0, r7, r3
 8008bae:	fa04 f003 	lslle.w	r0, r4, r3
 8008bb2:	f7f7 fcaf 	bl	8000514 <__aeabi_ui2d>
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008bbc:	3e01      	subs	r6, #1
 8008bbe:	9212      	str	r2, [sp, #72]	@ 0x48
 8008bc0:	e776      	b.n	8008ab0 <_dtoa_r+0x100>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e7b7      	b.n	8008b36 <_dtoa_r+0x186>
 8008bc6:	9010      	str	r0, [sp, #64]	@ 0x40
 8008bc8:	e7b6      	b.n	8008b38 <_dtoa_r+0x188>
 8008bca:	9b00      	ldr	r3, [sp, #0]
 8008bcc:	1bdb      	subs	r3, r3, r7
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	427b      	negs	r3, r7
 8008bd2:	9308      	str	r3, [sp, #32]
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bd8:	e7c3      	b.n	8008b62 <_dtoa_r+0x1b2>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008be0:	eb07 0b03 	add.w	fp, r7, r3
 8008be4:	f10b 0301 	add.w	r3, fp, #1
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	9303      	str	r3, [sp, #12]
 8008bec:	bfb8      	it	lt
 8008bee:	2301      	movlt	r3, #1
 8008bf0:	e006      	b.n	8008c00 <_dtoa_r+0x250>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	dd28      	ble.n	8008c4e <_dtoa_r+0x29e>
 8008bfc:	469b      	mov	fp, r3
 8008bfe:	9303      	str	r3, [sp, #12]
 8008c00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008c04:	2100      	movs	r1, #0
 8008c06:	2204      	movs	r2, #4
 8008c08:	f102 0514 	add.w	r5, r2, #20
 8008c0c:	429d      	cmp	r5, r3
 8008c0e:	d926      	bls.n	8008c5e <_dtoa_r+0x2ae>
 8008c10:	6041      	str	r1, [r0, #4]
 8008c12:	4648      	mov	r0, r9
 8008c14:	f000 fd9c 	bl	8009750 <_Balloc>
 8008c18:	4682      	mov	sl, r0
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d142      	bne.n	8008ca4 <_dtoa_r+0x2f4>
 8008c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8008c98 <_dtoa_r+0x2e8>)
 8008c20:	4602      	mov	r2, r0
 8008c22:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c26:	e6da      	b.n	80089de <_dtoa_r+0x2e>
 8008c28:	2300      	movs	r3, #0
 8008c2a:	e7e3      	b.n	8008bf4 <_dtoa_r+0x244>
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	e7d5      	b.n	8008bdc <_dtoa_r+0x22c>
 8008c30:	2401      	movs	r4, #1
 8008c32:	2300      	movs	r3, #0
 8008c34:	9307      	str	r3, [sp, #28]
 8008c36:	9409      	str	r4, [sp, #36]	@ 0x24
 8008c38:	f04f 3bff 	mov.w	fp, #4294967295
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c42:	2312      	movs	r3, #18
 8008c44:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c46:	e7db      	b.n	8008c00 <_dtoa_r+0x250>
 8008c48:	2301      	movs	r3, #1
 8008c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4c:	e7f4      	b.n	8008c38 <_dtoa_r+0x288>
 8008c4e:	f04f 0b01 	mov.w	fp, #1
 8008c52:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c56:	465b      	mov	r3, fp
 8008c58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008c5c:	e7d0      	b.n	8008c00 <_dtoa_r+0x250>
 8008c5e:	3101      	adds	r1, #1
 8008c60:	0052      	lsls	r2, r2, #1
 8008c62:	e7d1      	b.n	8008c08 <_dtoa_r+0x258>
 8008c64:	f3af 8000 	nop.w
 8008c68:	636f4361 	.word	0x636f4361
 8008c6c:	3fd287a7 	.word	0x3fd287a7
 8008c70:	8b60c8b3 	.word	0x8b60c8b3
 8008c74:	3fc68a28 	.word	0x3fc68a28
 8008c78:	509f79fb 	.word	0x509f79fb
 8008c7c:	3fd34413 	.word	0x3fd34413
 8008c80:	0800c06e 	.word	0x0800c06e
 8008c84:	0800c085 	.word	0x0800c085
 8008c88:	7ff00000 	.word	0x7ff00000
 8008c8c:	0800c039 	.word	0x0800c039
 8008c90:	3ff80000 	.word	0x3ff80000
 8008c94:	0800c238 	.word	0x0800c238
 8008c98:	0800c0dd 	.word	0x0800c0dd
 8008c9c:	0800c06a 	.word	0x0800c06a
 8008ca0:	0800c038 	.word	0x0800c038
 8008ca4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ca8:	6018      	str	r0, [r3, #0]
 8008caa:	9b03      	ldr	r3, [sp, #12]
 8008cac:	2b0e      	cmp	r3, #14
 8008cae:	f200 80a1 	bhi.w	8008df4 <_dtoa_r+0x444>
 8008cb2:	2c00      	cmp	r4, #0
 8008cb4:	f000 809e 	beq.w	8008df4 <_dtoa_r+0x444>
 8008cb8:	2f00      	cmp	r7, #0
 8008cba:	dd33      	ble.n	8008d24 <_dtoa_r+0x374>
 8008cbc:	4b9c      	ldr	r3, [pc, #624]	@ (8008f30 <_dtoa_r+0x580>)
 8008cbe:	f007 020f 	and.w	r2, r7, #15
 8008cc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cc6:	ed93 7b00 	vldr	d7, [r3]
 8008cca:	05f8      	lsls	r0, r7, #23
 8008ccc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008cd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008cd4:	d516      	bpl.n	8008d04 <_dtoa_r+0x354>
 8008cd6:	4b97      	ldr	r3, [pc, #604]	@ (8008f34 <_dtoa_r+0x584>)
 8008cd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ce0:	f7f7 fdbc 	bl	800085c <__aeabi_ddiv>
 8008ce4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ce8:	f004 040f 	and.w	r4, r4, #15
 8008cec:	2603      	movs	r6, #3
 8008cee:	4d91      	ldr	r5, [pc, #580]	@ (8008f34 <_dtoa_r+0x584>)
 8008cf0:	b954      	cbnz	r4, 8008d08 <_dtoa_r+0x358>
 8008cf2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cfa:	f7f7 fdaf 	bl	800085c <__aeabi_ddiv>
 8008cfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d02:	e028      	b.n	8008d56 <_dtoa_r+0x3a6>
 8008d04:	2602      	movs	r6, #2
 8008d06:	e7f2      	b.n	8008cee <_dtoa_r+0x33e>
 8008d08:	07e1      	lsls	r1, r4, #31
 8008d0a:	d508      	bpl.n	8008d1e <_dtoa_r+0x36e>
 8008d0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d14:	f7f7 fc78 	bl	8000608 <__aeabi_dmul>
 8008d18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d1c:	3601      	adds	r6, #1
 8008d1e:	1064      	asrs	r4, r4, #1
 8008d20:	3508      	adds	r5, #8
 8008d22:	e7e5      	b.n	8008cf0 <_dtoa_r+0x340>
 8008d24:	f000 80af 	beq.w	8008e86 <_dtoa_r+0x4d6>
 8008d28:	427c      	negs	r4, r7
 8008d2a:	4b81      	ldr	r3, [pc, #516]	@ (8008f30 <_dtoa_r+0x580>)
 8008d2c:	4d81      	ldr	r5, [pc, #516]	@ (8008f34 <_dtoa_r+0x584>)
 8008d2e:	f004 020f 	and.w	r2, r4, #15
 8008d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d3e:	f7f7 fc63 	bl	8000608 <__aeabi_dmul>
 8008d42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d46:	1124      	asrs	r4, r4, #4
 8008d48:	2300      	movs	r3, #0
 8008d4a:	2602      	movs	r6, #2
 8008d4c:	2c00      	cmp	r4, #0
 8008d4e:	f040 808f 	bne.w	8008e70 <_dtoa_r+0x4c0>
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1d3      	bne.n	8008cfe <_dtoa_r+0x34e>
 8008d56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	f000 8094 	beq.w	8008e8a <_dtoa_r+0x4da>
 8008d62:	4b75      	ldr	r3, [pc, #468]	@ (8008f38 <_dtoa_r+0x588>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	4620      	mov	r0, r4
 8008d68:	4629      	mov	r1, r5
 8008d6a:	f7f7 febf 	bl	8000aec <__aeabi_dcmplt>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	f000 808b 	beq.w	8008e8a <_dtoa_r+0x4da>
 8008d74:	9b03      	ldr	r3, [sp, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f000 8087 	beq.w	8008e8a <_dtoa_r+0x4da>
 8008d7c:	f1bb 0f00 	cmp.w	fp, #0
 8008d80:	dd34      	ble.n	8008dec <_dtoa_r+0x43c>
 8008d82:	4620      	mov	r0, r4
 8008d84:	4b6d      	ldr	r3, [pc, #436]	@ (8008f3c <_dtoa_r+0x58c>)
 8008d86:	2200      	movs	r2, #0
 8008d88:	4629      	mov	r1, r5
 8008d8a:	f7f7 fc3d 	bl	8000608 <__aeabi_dmul>
 8008d8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d92:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d96:	3601      	adds	r6, #1
 8008d98:	465c      	mov	r4, fp
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	f7f7 fbca 	bl	8000534 <__aeabi_i2d>
 8008da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da4:	f7f7 fc30 	bl	8000608 <__aeabi_dmul>
 8008da8:	4b65      	ldr	r3, [pc, #404]	@ (8008f40 <_dtoa_r+0x590>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	f7f7 fa76 	bl	800029c <__adddf3>
 8008db0:	4605      	mov	r5, r0
 8008db2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008db6:	2c00      	cmp	r4, #0
 8008db8:	d16a      	bne.n	8008e90 <_dtoa_r+0x4e0>
 8008dba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dbe:	4b61      	ldr	r3, [pc, #388]	@ (8008f44 <_dtoa_r+0x594>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f7f7 fa69 	bl	8000298 <__aeabi_dsub>
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	460b      	mov	r3, r1
 8008dca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008dce:	462a      	mov	r2, r5
 8008dd0:	4633      	mov	r3, r6
 8008dd2:	f7f7 fea9 	bl	8000b28 <__aeabi_dcmpgt>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	f040 8298 	bne.w	800930c <_dtoa_r+0x95c>
 8008ddc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008de0:	462a      	mov	r2, r5
 8008de2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008de6:	f7f7 fe81 	bl	8000aec <__aeabi_dcmplt>
 8008dea:	bb38      	cbnz	r0, 8008e3c <_dtoa_r+0x48c>
 8008dec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008df0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008df4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f2c0 8157 	blt.w	80090aa <_dtoa_r+0x6fa>
 8008dfc:	2f0e      	cmp	r7, #14
 8008dfe:	f300 8154 	bgt.w	80090aa <_dtoa_r+0x6fa>
 8008e02:	4b4b      	ldr	r3, [pc, #300]	@ (8008f30 <_dtoa_r+0x580>)
 8008e04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e08:	ed93 7b00 	vldr	d7, [r3]
 8008e0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	ed8d 7b00 	vstr	d7, [sp]
 8008e14:	f280 80e5 	bge.w	8008fe2 <_dtoa_r+0x632>
 8008e18:	9b03      	ldr	r3, [sp, #12]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	f300 80e1 	bgt.w	8008fe2 <_dtoa_r+0x632>
 8008e20:	d10c      	bne.n	8008e3c <_dtoa_r+0x48c>
 8008e22:	4b48      	ldr	r3, [pc, #288]	@ (8008f44 <_dtoa_r+0x594>)
 8008e24:	2200      	movs	r2, #0
 8008e26:	ec51 0b17 	vmov	r0, r1, d7
 8008e2a:	f7f7 fbed 	bl	8000608 <__aeabi_dmul>
 8008e2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e32:	f7f7 fe6f 	bl	8000b14 <__aeabi_dcmpge>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f000 8266 	beq.w	8009308 <_dtoa_r+0x958>
 8008e3c:	2400      	movs	r4, #0
 8008e3e:	4625      	mov	r5, r4
 8008e40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e42:	4656      	mov	r6, sl
 8008e44:	ea6f 0803 	mvn.w	r8, r3
 8008e48:	2700      	movs	r7, #0
 8008e4a:	4621      	mov	r1, r4
 8008e4c:	4648      	mov	r0, r9
 8008e4e:	f000 fcbf 	bl	80097d0 <_Bfree>
 8008e52:	2d00      	cmp	r5, #0
 8008e54:	f000 80bd 	beq.w	8008fd2 <_dtoa_r+0x622>
 8008e58:	b12f      	cbz	r7, 8008e66 <_dtoa_r+0x4b6>
 8008e5a:	42af      	cmp	r7, r5
 8008e5c:	d003      	beq.n	8008e66 <_dtoa_r+0x4b6>
 8008e5e:	4639      	mov	r1, r7
 8008e60:	4648      	mov	r0, r9
 8008e62:	f000 fcb5 	bl	80097d0 <_Bfree>
 8008e66:	4629      	mov	r1, r5
 8008e68:	4648      	mov	r0, r9
 8008e6a:	f000 fcb1 	bl	80097d0 <_Bfree>
 8008e6e:	e0b0      	b.n	8008fd2 <_dtoa_r+0x622>
 8008e70:	07e2      	lsls	r2, r4, #31
 8008e72:	d505      	bpl.n	8008e80 <_dtoa_r+0x4d0>
 8008e74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e78:	f7f7 fbc6 	bl	8000608 <__aeabi_dmul>
 8008e7c:	3601      	adds	r6, #1
 8008e7e:	2301      	movs	r3, #1
 8008e80:	1064      	asrs	r4, r4, #1
 8008e82:	3508      	adds	r5, #8
 8008e84:	e762      	b.n	8008d4c <_dtoa_r+0x39c>
 8008e86:	2602      	movs	r6, #2
 8008e88:	e765      	b.n	8008d56 <_dtoa_r+0x3a6>
 8008e8a:	9c03      	ldr	r4, [sp, #12]
 8008e8c:	46b8      	mov	r8, r7
 8008e8e:	e784      	b.n	8008d9a <_dtoa_r+0x3ea>
 8008e90:	4b27      	ldr	r3, [pc, #156]	@ (8008f30 <_dtoa_r+0x580>)
 8008e92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e9c:	4454      	add	r4, sl
 8008e9e:	2900      	cmp	r1, #0
 8008ea0:	d054      	beq.n	8008f4c <_dtoa_r+0x59c>
 8008ea2:	4929      	ldr	r1, [pc, #164]	@ (8008f48 <_dtoa_r+0x598>)
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	f7f7 fcd9 	bl	800085c <__aeabi_ddiv>
 8008eaa:	4633      	mov	r3, r6
 8008eac:	462a      	mov	r2, r5
 8008eae:	f7f7 f9f3 	bl	8000298 <__aeabi_dsub>
 8008eb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008eb6:	4656      	mov	r6, sl
 8008eb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ebc:	f7f7 fe54 	bl	8000b68 <__aeabi_d2iz>
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	f7f7 fb37 	bl	8000534 <__aeabi_i2d>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	460b      	mov	r3, r1
 8008eca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ece:	f7f7 f9e3 	bl	8000298 <__aeabi_dsub>
 8008ed2:	3530      	adds	r5, #48	@ 0x30
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008edc:	f806 5b01 	strb.w	r5, [r6], #1
 8008ee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ee4:	f7f7 fe02 	bl	8000aec <__aeabi_dcmplt>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d172      	bne.n	8008fd2 <_dtoa_r+0x622>
 8008eec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ef0:	4911      	ldr	r1, [pc, #68]	@ (8008f38 <_dtoa_r+0x588>)
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	f7f7 f9d0 	bl	8000298 <__aeabi_dsub>
 8008ef8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008efc:	f7f7 fdf6 	bl	8000aec <__aeabi_dcmplt>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	f040 80b4 	bne.w	800906e <_dtoa_r+0x6be>
 8008f06:	42a6      	cmp	r6, r4
 8008f08:	f43f af70 	beq.w	8008dec <_dtoa_r+0x43c>
 8008f0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f10:	4b0a      	ldr	r3, [pc, #40]	@ (8008f3c <_dtoa_r+0x58c>)
 8008f12:	2200      	movs	r2, #0
 8008f14:	f7f7 fb78 	bl	8000608 <__aeabi_dmul>
 8008f18:	4b08      	ldr	r3, [pc, #32]	@ (8008f3c <_dtoa_r+0x58c>)
 8008f1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f1e:	2200      	movs	r2, #0
 8008f20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f24:	f7f7 fb70 	bl	8000608 <__aeabi_dmul>
 8008f28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f2c:	e7c4      	b.n	8008eb8 <_dtoa_r+0x508>
 8008f2e:	bf00      	nop
 8008f30:	0800c238 	.word	0x0800c238
 8008f34:	0800c210 	.word	0x0800c210
 8008f38:	3ff00000 	.word	0x3ff00000
 8008f3c:	40240000 	.word	0x40240000
 8008f40:	401c0000 	.word	0x401c0000
 8008f44:	40140000 	.word	0x40140000
 8008f48:	3fe00000 	.word	0x3fe00000
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4628      	mov	r0, r5
 8008f50:	f7f7 fb5a 	bl	8000608 <__aeabi_dmul>
 8008f54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f58:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008f5a:	4656      	mov	r6, sl
 8008f5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f60:	f7f7 fe02 	bl	8000b68 <__aeabi_d2iz>
 8008f64:	4605      	mov	r5, r0
 8008f66:	f7f7 fae5 	bl	8000534 <__aeabi_i2d>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f72:	f7f7 f991 	bl	8000298 <__aeabi_dsub>
 8008f76:	3530      	adds	r5, #48	@ 0x30
 8008f78:	f806 5b01 	strb.w	r5, [r6], #1
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	460b      	mov	r3, r1
 8008f80:	42a6      	cmp	r6, r4
 8008f82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f86:	f04f 0200 	mov.w	r2, #0
 8008f8a:	d124      	bne.n	8008fd6 <_dtoa_r+0x626>
 8008f8c:	4baf      	ldr	r3, [pc, #700]	@ (800924c <_dtoa_r+0x89c>)
 8008f8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f92:	f7f7 f983 	bl	800029c <__adddf3>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f9e:	f7f7 fdc3 	bl	8000b28 <__aeabi_dcmpgt>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d163      	bne.n	800906e <_dtoa_r+0x6be>
 8008fa6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008faa:	49a8      	ldr	r1, [pc, #672]	@ (800924c <_dtoa_r+0x89c>)
 8008fac:	2000      	movs	r0, #0
 8008fae:	f7f7 f973 	bl	8000298 <__aeabi_dsub>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fba:	f7f7 fd97 	bl	8000aec <__aeabi_dcmplt>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f43f af14 	beq.w	8008dec <_dtoa_r+0x43c>
 8008fc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008fc6:	1e73      	subs	r3, r6, #1
 8008fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fce:	2b30      	cmp	r3, #48	@ 0x30
 8008fd0:	d0f8      	beq.n	8008fc4 <_dtoa_r+0x614>
 8008fd2:	4647      	mov	r7, r8
 8008fd4:	e03b      	b.n	800904e <_dtoa_r+0x69e>
 8008fd6:	4b9e      	ldr	r3, [pc, #632]	@ (8009250 <_dtoa_r+0x8a0>)
 8008fd8:	f7f7 fb16 	bl	8000608 <__aeabi_dmul>
 8008fdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fe0:	e7bc      	b.n	8008f5c <_dtoa_r+0x5ac>
 8008fe2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008fe6:	4656      	mov	r6, sl
 8008fe8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fec:	4620      	mov	r0, r4
 8008fee:	4629      	mov	r1, r5
 8008ff0:	f7f7 fc34 	bl	800085c <__aeabi_ddiv>
 8008ff4:	f7f7 fdb8 	bl	8000b68 <__aeabi_d2iz>
 8008ff8:	4680      	mov	r8, r0
 8008ffa:	f7f7 fa9b 	bl	8000534 <__aeabi_i2d>
 8008ffe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009002:	f7f7 fb01 	bl	8000608 <__aeabi_dmul>
 8009006:	4602      	mov	r2, r0
 8009008:	460b      	mov	r3, r1
 800900a:	4620      	mov	r0, r4
 800900c:	4629      	mov	r1, r5
 800900e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009012:	f7f7 f941 	bl	8000298 <__aeabi_dsub>
 8009016:	f806 4b01 	strb.w	r4, [r6], #1
 800901a:	9d03      	ldr	r5, [sp, #12]
 800901c:	eba6 040a 	sub.w	r4, r6, sl
 8009020:	42a5      	cmp	r5, r4
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	d133      	bne.n	8009090 <_dtoa_r+0x6e0>
 8009028:	f7f7 f938 	bl	800029c <__adddf3>
 800902c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009030:	4604      	mov	r4, r0
 8009032:	460d      	mov	r5, r1
 8009034:	f7f7 fd78 	bl	8000b28 <__aeabi_dcmpgt>
 8009038:	b9c0      	cbnz	r0, 800906c <_dtoa_r+0x6bc>
 800903a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800903e:	4620      	mov	r0, r4
 8009040:	4629      	mov	r1, r5
 8009042:	f7f7 fd49 	bl	8000ad8 <__aeabi_dcmpeq>
 8009046:	b110      	cbz	r0, 800904e <_dtoa_r+0x69e>
 8009048:	f018 0f01 	tst.w	r8, #1
 800904c:	d10e      	bne.n	800906c <_dtoa_r+0x6bc>
 800904e:	9902      	ldr	r1, [sp, #8]
 8009050:	4648      	mov	r0, r9
 8009052:	f000 fbbd 	bl	80097d0 <_Bfree>
 8009056:	2300      	movs	r3, #0
 8009058:	7033      	strb	r3, [r6, #0]
 800905a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800905c:	3701      	adds	r7, #1
 800905e:	601f      	str	r7, [r3, #0]
 8009060:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009062:	2b00      	cmp	r3, #0
 8009064:	f000 824b 	beq.w	80094fe <_dtoa_r+0xb4e>
 8009068:	601e      	str	r6, [r3, #0]
 800906a:	e248      	b.n	80094fe <_dtoa_r+0xb4e>
 800906c:	46b8      	mov	r8, r7
 800906e:	4633      	mov	r3, r6
 8009070:	461e      	mov	r6, r3
 8009072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009076:	2a39      	cmp	r2, #57	@ 0x39
 8009078:	d106      	bne.n	8009088 <_dtoa_r+0x6d8>
 800907a:	459a      	cmp	sl, r3
 800907c:	d1f8      	bne.n	8009070 <_dtoa_r+0x6c0>
 800907e:	2230      	movs	r2, #48	@ 0x30
 8009080:	f108 0801 	add.w	r8, r8, #1
 8009084:	f88a 2000 	strb.w	r2, [sl]
 8009088:	781a      	ldrb	r2, [r3, #0]
 800908a:	3201      	adds	r2, #1
 800908c:	701a      	strb	r2, [r3, #0]
 800908e:	e7a0      	b.n	8008fd2 <_dtoa_r+0x622>
 8009090:	4b6f      	ldr	r3, [pc, #444]	@ (8009250 <_dtoa_r+0x8a0>)
 8009092:	2200      	movs	r2, #0
 8009094:	f7f7 fab8 	bl	8000608 <__aeabi_dmul>
 8009098:	2200      	movs	r2, #0
 800909a:	2300      	movs	r3, #0
 800909c:	4604      	mov	r4, r0
 800909e:	460d      	mov	r5, r1
 80090a0:	f7f7 fd1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d09f      	beq.n	8008fe8 <_dtoa_r+0x638>
 80090a8:	e7d1      	b.n	800904e <_dtoa_r+0x69e>
 80090aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090ac:	2a00      	cmp	r2, #0
 80090ae:	f000 80ea 	beq.w	8009286 <_dtoa_r+0x8d6>
 80090b2:	9a07      	ldr	r2, [sp, #28]
 80090b4:	2a01      	cmp	r2, #1
 80090b6:	f300 80cd 	bgt.w	8009254 <_dtoa_r+0x8a4>
 80090ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80090bc:	2a00      	cmp	r2, #0
 80090be:	f000 80c1 	beq.w	8009244 <_dtoa_r+0x894>
 80090c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090c6:	9c08      	ldr	r4, [sp, #32]
 80090c8:	9e00      	ldr	r6, [sp, #0]
 80090ca:	9a00      	ldr	r2, [sp, #0]
 80090cc:	441a      	add	r2, r3
 80090ce:	9200      	str	r2, [sp, #0]
 80090d0:	9a06      	ldr	r2, [sp, #24]
 80090d2:	2101      	movs	r1, #1
 80090d4:	441a      	add	r2, r3
 80090d6:	4648      	mov	r0, r9
 80090d8:	9206      	str	r2, [sp, #24]
 80090da:	f000 fc77 	bl	80099cc <__i2b>
 80090de:	4605      	mov	r5, r0
 80090e0:	b166      	cbz	r6, 80090fc <_dtoa_r+0x74c>
 80090e2:	9b06      	ldr	r3, [sp, #24]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	dd09      	ble.n	80090fc <_dtoa_r+0x74c>
 80090e8:	42b3      	cmp	r3, r6
 80090ea:	9a00      	ldr	r2, [sp, #0]
 80090ec:	bfa8      	it	ge
 80090ee:	4633      	movge	r3, r6
 80090f0:	1ad2      	subs	r2, r2, r3
 80090f2:	9200      	str	r2, [sp, #0]
 80090f4:	9a06      	ldr	r2, [sp, #24]
 80090f6:	1af6      	subs	r6, r6, r3
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	9306      	str	r3, [sp, #24]
 80090fc:	9b08      	ldr	r3, [sp, #32]
 80090fe:	b30b      	cbz	r3, 8009144 <_dtoa_r+0x794>
 8009100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 80c6 	beq.w	8009294 <_dtoa_r+0x8e4>
 8009108:	2c00      	cmp	r4, #0
 800910a:	f000 80c0 	beq.w	800928e <_dtoa_r+0x8de>
 800910e:	4629      	mov	r1, r5
 8009110:	4622      	mov	r2, r4
 8009112:	4648      	mov	r0, r9
 8009114:	f000 fd12 	bl	8009b3c <__pow5mult>
 8009118:	9a02      	ldr	r2, [sp, #8]
 800911a:	4601      	mov	r1, r0
 800911c:	4605      	mov	r5, r0
 800911e:	4648      	mov	r0, r9
 8009120:	f000 fc6a 	bl	80099f8 <__multiply>
 8009124:	9902      	ldr	r1, [sp, #8]
 8009126:	4680      	mov	r8, r0
 8009128:	4648      	mov	r0, r9
 800912a:	f000 fb51 	bl	80097d0 <_Bfree>
 800912e:	9b08      	ldr	r3, [sp, #32]
 8009130:	1b1b      	subs	r3, r3, r4
 8009132:	9308      	str	r3, [sp, #32]
 8009134:	f000 80b1 	beq.w	800929a <_dtoa_r+0x8ea>
 8009138:	9a08      	ldr	r2, [sp, #32]
 800913a:	4641      	mov	r1, r8
 800913c:	4648      	mov	r0, r9
 800913e:	f000 fcfd 	bl	8009b3c <__pow5mult>
 8009142:	9002      	str	r0, [sp, #8]
 8009144:	2101      	movs	r1, #1
 8009146:	4648      	mov	r0, r9
 8009148:	f000 fc40 	bl	80099cc <__i2b>
 800914c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800914e:	4604      	mov	r4, r0
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 81d8 	beq.w	8009506 <_dtoa_r+0xb56>
 8009156:	461a      	mov	r2, r3
 8009158:	4601      	mov	r1, r0
 800915a:	4648      	mov	r0, r9
 800915c:	f000 fcee 	bl	8009b3c <__pow5mult>
 8009160:	9b07      	ldr	r3, [sp, #28]
 8009162:	2b01      	cmp	r3, #1
 8009164:	4604      	mov	r4, r0
 8009166:	f300 809f 	bgt.w	80092a8 <_dtoa_r+0x8f8>
 800916a:	9b04      	ldr	r3, [sp, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	f040 8097 	bne.w	80092a0 <_dtoa_r+0x8f0>
 8009172:	9b05      	ldr	r3, [sp, #20]
 8009174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009178:	2b00      	cmp	r3, #0
 800917a:	f040 8093 	bne.w	80092a4 <_dtoa_r+0x8f4>
 800917e:	9b05      	ldr	r3, [sp, #20]
 8009180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009184:	0d1b      	lsrs	r3, r3, #20
 8009186:	051b      	lsls	r3, r3, #20
 8009188:	b133      	cbz	r3, 8009198 <_dtoa_r+0x7e8>
 800918a:	9b00      	ldr	r3, [sp, #0]
 800918c:	3301      	adds	r3, #1
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	9b06      	ldr	r3, [sp, #24]
 8009192:	3301      	adds	r3, #1
 8009194:	9306      	str	r3, [sp, #24]
 8009196:	2301      	movs	r3, #1
 8009198:	9308      	str	r3, [sp, #32]
 800919a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800919c:	2b00      	cmp	r3, #0
 800919e:	f000 81b8 	beq.w	8009512 <_dtoa_r+0xb62>
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80091a8:	6918      	ldr	r0, [r3, #16]
 80091aa:	f000 fbc3 	bl	8009934 <__hi0bits>
 80091ae:	f1c0 0020 	rsb	r0, r0, #32
 80091b2:	9b06      	ldr	r3, [sp, #24]
 80091b4:	4418      	add	r0, r3
 80091b6:	f010 001f 	ands.w	r0, r0, #31
 80091ba:	f000 8082 	beq.w	80092c2 <_dtoa_r+0x912>
 80091be:	f1c0 0320 	rsb	r3, r0, #32
 80091c2:	2b04      	cmp	r3, #4
 80091c4:	dd73      	ble.n	80092ae <_dtoa_r+0x8fe>
 80091c6:	9b00      	ldr	r3, [sp, #0]
 80091c8:	f1c0 001c 	rsb	r0, r0, #28
 80091cc:	4403      	add	r3, r0
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	9b06      	ldr	r3, [sp, #24]
 80091d2:	4403      	add	r3, r0
 80091d4:	4406      	add	r6, r0
 80091d6:	9306      	str	r3, [sp, #24]
 80091d8:	9b00      	ldr	r3, [sp, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	dd05      	ble.n	80091ea <_dtoa_r+0x83a>
 80091de:	9902      	ldr	r1, [sp, #8]
 80091e0:	461a      	mov	r2, r3
 80091e2:	4648      	mov	r0, r9
 80091e4:	f000 fd04 	bl	8009bf0 <__lshift>
 80091e8:	9002      	str	r0, [sp, #8]
 80091ea:	9b06      	ldr	r3, [sp, #24]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	dd05      	ble.n	80091fc <_dtoa_r+0x84c>
 80091f0:	4621      	mov	r1, r4
 80091f2:	461a      	mov	r2, r3
 80091f4:	4648      	mov	r0, r9
 80091f6:	f000 fcfb 	bl	8009bf0 <__lshift>
 80091fa:	4604      	mov	r4, r0
 80091fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d061      	beq.n	80092c6 <_dtoa_r+0x916>
 8009202:	9802      	ldr	r0, [sp, #8]
 8009204:	4621      	mov	r1, r4
 8009206:	f000 fd5f 	bl	8009cc8 <__mcmp>
 800920a:	2800      	cmp	r0, #0
 800920c:	da5b      	bge.n	80092c6 <_dtoa_r+0x916>
 800920e:	2300      	movs	r3, #0
 8009210:	9902      	ldr	r1, [sp, #8]
 8009212:	220a      	movs	r2, #10
 8009214:	4648      	mov	r0, r9
 8009216:	f000 fafd 	bl	8009814 <__multadd>
 800921a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800921c:	9002      	str	r0, [sp, #8]
 800921e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009222:	2b00      	cmp	r3, #0
 8009224:	f000 8177 	beq.w	8009516 <_dtoa_r+0xb66>
 8009228:	4629      	mov	r1, r5
 800922a:	2300      	movs	r3, #0
 800922c:	220a      	movs	r2, #10
 800922e:	4648      	mov	r0, r9
 8009230:	f000 faf0 	bl	8009814 <__multadd>
 8009234:	f1bb 0f00 	cmp.w	fp, #0
 8009238:	4605      	mov	r5, r0
 800923a:	dc6f      	bgt.n	800931c <_dtoa_r+0x96c>
 800923c:	9b07      	ldr	r3, [sp, #28]
 800923e:	2b02      	cmp	r3, #2
 8009240:	dc49      	bgt.n	80092d6 <_dtoa_r+0x926>
 8009242:	e06b      	b.n	800931c <_dtoa_r+0x96c>
 8009244:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009246:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800924a:	e73c      	b.n	80090c6 <_dtoa_r+0x716>
 800924c:	3fe00000 	.word	0x3fe00000
 8009250:	40240000 	.word	0x40240000
 8009254:	9b03      	ldr	r3, [sp, #12]
 8009256:	1e5c      	subs	r4, r3, #1
 8009258:	9b08      	ldr	r3, [sp, #32]
 800925a:	42a3      	cmp	r3, r4
 800925c:	db09      	blt.n	8009272 <_dtoa_r+0x8c2>
 800925e:	1b1c      	subs	r4, r3, r4
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	2b00      	cmp	r3, #0
 8009264:	f6bf af30 	bge.w	80090c8 <_dtoa_r+0x718>
 8009268:	9b00      	ldr	r3, [sp, #0]
 800926a:	9a03      	ldr	r2, [sp, #12]
 800926c:	1a9e      	subs	r6, r3, r2
 800926e:	2300      	movs	r3, #0
 8009270:	e72b      	b.n	80090ca <_dtoa_r+0x71a>
 8009272:	9b08      	ldr	r3, [sp, #32]
 8009274:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009276:	9408      	str	r4, [sp, #32]
 8009278:	1ae3      	subs	r3, r4, r3
 800927a:	441a      	add	r2, r3
 800927c:	9e00      	ldr	r6, [sp, #0]
 800927e:	9b03      	ldr	r3, [sp, #12]
 8009280:	920d      	str	r2, [sp, #52]	@ 0x34
 8009282:	2400      	movs	r4, #0
 8009284:	e721      	b.n	80090ca <_dtoa_r+0x71a>
 8009286:	9c08      	ldr	r4, [sp, #32]
 8009288:	9e00      	ldr	r6, [sp, #0]
 800928a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800928c:	e728      	b.n	80090e0 <_dtoa_r+0x730>
 800928e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009292:	e751      	b.n	8009138 <_dtoa_r+0x788>
 8009294:	9a08      	ldr	r2, [sp, #32]
 8009296:	9902      	ldr	r1, [sp, #8]
 8009298:	e750      	b.n	800913c <_dtoa_r+0x78c>
 800929a:	f8cd 8008 	str.w	r8, [sp, #8]
 800929e:	e751      	b.n	8009144 <_dtoa_r+0x794>
 80092a0:	2300      	movs	r3, #0
 80092a2:	e779      	b.n	8009198 <_dtoa_r+0x7e8>
 80092a4:	9b04      	ldr	r3, [sp, #16]
 80092a6:	e777      	b.n	8009198 <_dtoa_r+0x7e8>
 80092a8:	2300      	movs	r3, #0
 80092aa:	9308      	str	r3, [sp, #32]
 80092ac:	e779      	b.n	80091a2 <_dtoa_r+0x7f2>
 80092ae:	d093      	beq.n	80091d8 <_dtoa_r+0x828>
 80092b0:	9a00      	ldr	r2, [sp, #0]
 80092b2:	331c      	adds	r3, #28
 80092b4:	441a      	add	r2, r3
 80092b6:	9200      	str	r2, [sp, #0]
 80092b8:	9a06      	ldr	r2, [sp, #24]
 80092ba:	441a      	add	r2, r3
 80092bc:	441e      	add	r6, r3
 80092be:	9206      	str	r2, [sp, #24]
 80092c0:	e78a      	b.n	80091d8 <_dtoa_r+0x828>
 80092c2:	4603      	mov	r3, r0
 80092c4:	e7f4      	b.n	80092b0 <_dtoa_r+0x900>
 80092c6:	9b03      	ldr	r3, [sp, #12]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	46b8      	mov	r8, r7
 80092cc:	dc20      	bgt.n	8009310 <_dtoa_r+0x960>
 80092ce:	469b      	mov	fp, r3
 80092d0:	9b07      	ldr	r3, [sp, #28]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	dd1e      	ble.n	8009314 <_dtoa_r+0x964>
 80092d6:	f1bb 0f00 	cmp.w	fp, #0
 80092da:	f47f adb1 	bne.w	8008e40 <_dtoa_r+0x490>
 80092de:	4621      	mov	r1, r4
 80092e0:	465b      	mov	r3, fp
 80092e2:	2205      	movs	r2, #5
 80092e4:	4648      	mov	r0, r9
 80092e6:	f000 fa95 	bl	8009814 <__multadd>
 80092ea:	4601      	mov	r1, r0
 80092ec:	4604      	mov	r4, r0
 80092ee:	9802      	ldr	r0, [sp, #8]
 80092f0:	f000 fcea 	bl	8009cc8 <__mcmp>
 80092f4:	2800      	cmp	r0, #0
 80092f6:	f77f ada3 	ble.w	8008e40 <_dtoa_r+0x490>
 80092fa:	4656      	mov	r6, sl
 80092fc:	2331      	movs	r3, #49	@ 0x31
 80092fe:	f806 3b01 	strb.w	r3, [r6], #1
 8009302:	f108 0801 	add.w	r8, r8, #1
 8009306:	e59f      	b.n	8008e48 <_dtoa_r+0x498>
 8009308:	9c03      	ldr	r4, [sp, #12]
 800930a:	46b8      	mov	r8, r7
 800930c:	4625      	mov	r5, r4
 800930e:	e7f4      	b.n	80092fa <_dtoa_r+0x94a>
 8009310:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009314:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009316:	2b00      	cmp	r3, #0
 8009318:	f000 8101 	beq.w	800951e <_dtoa_r+0xb6e>
 800931c:	2e00      	cmp	r6, #0
 800931e:	dd05      	ble.n	800932c <_dtoa_r+0x97c>
 8009320:	4629      	mov	r1, r5
 8009322:	4632      	mov	r2, r6
 8009324:	4648      	mov	r0, r9
 8009326:	f000 fc63 	bl	8009bf0 <__lshift>
 800932a:	4605      	mov	r5, r0
 800932c:	9b08      	ldr	r3, [sp, #32]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d05c      	beq.n	80093ec <_dtoa_r+0xa3c>
 8009332:	6869      	ldr	r1, [r5, #4]
 8009334:	4648      	mov	r0, r9
 8009336:	f000 fa0b 	bl	8009750 <_Balloc>
 800933a:	4606      	mov	r6, r0
 800933c:	b928      	cbnz	r0, 800934a <_dtoa_r+0x99a>
 800933e:	4b82      	ldr	r3, [pc, #520]	@ (8009548 <_dtoa_r+0xb98>)
 8009340:	4602      	mov	r2, r0
 8009342:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009346:	f7ff bb4a 	b.w	80089de <_dtoa_r+0x2e>
 800934a:	692a      	ldr	r2, [r5, #16]
 800934c:	3202      	adds	r2, #2
 800934e:	0092      	lsls	r2, r2, #2
 8009350:	f105 010c 	add.w	r1, r5, #12
 8009354:	300c      	adds	r0, #12
 8009356:	f7ff fa8e 	bl	8008876 <memcpy>
 800935a:	2201      	movs	r2, #1
 800935c:	4631      	mov	r1, r6
 800935e:	4648      	mov	r0, r9
 8009360:	f000 fc46 	bl	8009bf0 <__lshift>
 8009364:	f10a 0301 	add.w	r3, sl, #1
 8009368:	9300      	str	r3, [sp, #0]
 800936a:	eb0a 030b 	add.w	r3, sl, fp
 800936e:	9308      	str	r3, [sp, #32]
 8009370:	9b04      	ldr	r3, [sp, #16]
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	462f      	mov	r7, r5
 8009378:	9306      	str	r3, [sp, #24]
 800937a:	4605      	mov	r5, r0
 800937c:	9b00      	ldr	r3, [sp, #0]
 800937e:	9802      	ldr	r0, [sp, #8]
 8009380:	4621      	mov	r1, r4
 8009382:	f103 3bff 	add.w	fp, r3, #4294967295
 8009386:	f7ff fa8b 	bl	80088a0 <quorem>
 800938a:	4603      	mov	r3, r0
 800938c:	3330      	adds	r3, #48	@ 0x30
 800938e:	9003      	str	r0, [sp, #12]
 8009390:	4639      	mov	r1, r7
 8009392:	9802      	ldr	r0, [sp, #8]
 8009394:	9309      	str	r3, [sp, #36]	@ 0x24
 8009396:	f000 fc97 	bl	8009cc8 <__mcmp>
 800939a:	462a      	mov	r2, r5
 800939c:	9004      	str	r0, [sp, #16]
 800939e:	4621      	mov	r1, r4
 80093a0:	4648      	mov	r0, r9
 80093a2:	f000 fcad 	bl	8009d00 <__mdiff>
 80093a6:	68c2      	ldr	r2, [r0, #12]
 80093a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093aa:	4606      	mov	r6, r0
 80093ac:	bb02      	cbnz	r2, 80093f0 <_dtoa_r+0xa40>
 80093ae:	4601      	mov	r1, r0
 80093b0:	9802      	ldr	r0, [sp, #8]
 80093b2:	f000 fc89 	bl	8009cc8 <__mcmp>
 80093b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b8:	4602      	mov	r2, r0
 80093ba:	4631      	mov	r1, r6
 80093bc:	4648      	mov	r0, r9
 80093be:	920c      	str	r2, [sp, #48]	@ 0x30
 80093c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80093c2:	f000 fa05 	bl	80097d0 <_Bfree>
 80093c6:	9b07      	ldr	r3, [sp, #28]
 80093c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80093ca:	9e00      	ldr	r6, [sp, #0]
 80093cc:	ea42 0103 	orr.w	r1, r2, r3
 80093d0:	9b06      	ldr	r3, [sp, #24]
 80093d2:	4319      	orrs	r1, r3
 80093d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093d6:	d10d      	bne.n	80093f4 <_dtoa_r+0xa44>
 80093d8:	2b39      	cmp	r3, #57	@ 0x39
 80093da:	d027      	beq.n	800942c <_dtoa_r+0xa7c>
 80093dc:	9a04      	ldr	r2, [sp, #16]
 80093de:	2a00      	cmp	r2, #0
 80093e0:	dd01      	ble.n	80093e6 <_dtoa_r+0xa36>
 80093e2:	9b03      	ldr	r3, [sp, #12]
 80093e4:	3331      	adds	r3, #49	@ 0x31
 80093e6:	f88b 3000 	strb.w	r3, [fp]
 80093ea:	e52e      	b.n	8008e4a <_dtoa_r+0x49a>
 80093ec:	4628      	mov	r0, r5
 80093ee:	e7b9      	b.n	8009364 <_dtoa_r+0x9b4>
 80093f0:	2201      	movs	r2, #1
 80093f2:	e7e2      	b.n	80093ba <_dtoa_r+0xa0a>
 80093f4:	9904      	ldr	r1, [sp, #16]
 80093f6:	2900      	cmp	r1, #0
 80093f8:	db04      	blt.n	8009404 <_dtoa_r+0xa54>
 80093fa:	9807      	ldr	r0, [sp, #28]
 80093fc:	4301      	orrs	r1, r0
 80093fe:	9806      	ldr	r0, [sp, #24]
 8009400:	4301      	orrs	r1, r0
 8009402:	d120      	bne.n	8009446 <_dtoa_r+0xa96>
 8009404:	2a00      	cmp	r2, #0
 8009406:	ddee      	ble.n	80093e6 <_dtoa_r+0xa36>
 8009408:	9902      	ldr	r1, [sp, #8]
 800940a:	9300      	str	r3, [sp, #0]
 800940c:	2201      	movs	r2, #1
 800940e:	4648      	mov	r0, r9
 8009410:	f000 fbee 	bl	8009bf0 <__lshift>
 8009414:	4621      	mov	r1, r4
 8009416:	9002      	str	r0, [sp, #8]
 8009418:	f000 fc56 	bl	8009cc8 <__mcmp>
 800941c:	2800      	cmp	r0, #0
 800941e:	9b00      	ldr	r3, [sp, #0]
 8009420:	dc02      	bgt.n	8009428 <_dtoa_r+0xa78>
 8009422:	d1e0      	bne.n	80093e6 <_dtoa_r+0xa36>
 8009424:	07da      	lsls	r2, r3, #31
 8009426:	d5de      	bpl.n	80093e6 <_dtoa_r+0xa36>
 8009428:	2b39      	cmp	r3, #57	@ 0x39
 800942a:	d1da      	bne.n	80093e2 <_dtoa_r+0xa32>
 800942c:	2339      	movs	r3, #57	@ 0x39
 800942e:	f88b 3000 	strb.w	r3, [fp]
 8009432:	4633      	mov	r3, r6
 8009434:	461e      	mov	r6, r3
 8009436:	3b01      	subs	r3, #1
 8009438:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800943c:	2a39      	cmp	r2, #57	@ 0x39
 800943e:	d04e      	beq.n	80094de <_dtoa_r+0xb2e>
 8009440:	3201      	adds	r2, #1
 8009442:	701a      	strb	r2, [r3, #0]
 8009444:	e501      	b.n	8008e4a <_dtoa_r+0x49a>
 8009446:	2a00      	cmp	r2, #0
 8009448:	dd03      	ble.n	8009452 <_dtoa_r+0xaa2>
 800944a:	2b39      	cmp	r3, #57	@ 0x39
 800944c:	d0ee      	beq.n	800942c <_dtoa_r+0xa7c>
 800944e:	3301      	adds	r3, #1
 8009450:	e7c9      	b.n	80093e6 <_dtoa_r+0xa36>
 8009452:	9a00      	ldr	r2, [sp, #0]
 8009454:	9908      	ldr	r1, [sp, #32]
 8009456:	f802 3c01 	strb.w	r3, [r2, #-1]
 800945a:	428a      	cmp	r2, r1
 800945c:	d028      	beq.n	80094b0 <_dtoa_r+0xb00>
 800945e:	9902      	ldr	r1, [sp, #8]
 8009460:	2300      	movs	r3, #0
 8009462:	220a      	movs	r2, #10
 8009464:	4648      	mov	r0, r9
 8009466:	f000 f9d5 	bl	8009814 <__multadd>
 800946a:	42af      	cmp	r7, r5
 800946c:	9002      	str	r0, [sp, #8]
 800946e:	f04f 0300 	mov.w	r3, #0
 8009472:	f04f 020a 	mov.w	r2, #10
 8009476:	4639      	mov	r1, r7
 8009478:	4648      	mov	r0, r9
 800947a:	d107      	bne.n	800948c <_dtoa_r+0xadc>
 800947c:	f000 f9ca 	bl	8009814 <__multadd>
 8009480:	4607      	mov	r7, r0
 8009482:	4605      	mov	r5, r0
 8009484:	9b00      	ldr	r3, [sp, #0]
 8009486:	3301      	adds	r3, #1
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	e777      	b.n	800937c <_dtoa_r+0x9cc>
 800948c:	f000 f9c2 	bl	8009814 <__multadd>
 8009490:	4629      	mov	r1, r5
 8009492:	4607      	mov	r7, r0
 8009494:	2300      	movs	r3, #0
 8009496:	220a      	movs	r2, #10
 8009498:	4648      	mov	r0, r9
 800949a:	f000 f9bb 	bl	8009814 <__multadd>
 800949e:	4605      	mov	r5, r0
 80094a0:	e7f0      	b.n	8009484 <_dtoa_r+0xad4>
 80094a2:	f1bb 0f00 	cmp.w	fp, #0
 80094a6:	bfcc      	ite	gt
 80094a8:	465e      	movgt	r6, fp
 80094aa:	2601      	movle	r6, #1
 80094ac:	4456      	add	r6, sl
 80094ae:	2700      	movs	r7, #0
 80094b0:	9902      	ldr	r1, [sp, #8]
 80094b2:	9300      	str	r3, [sp, #0]
 80094b4:	2201      	movs	r2, #1
 80094b6:	4648      	mov	r0, r9
 80094b8:	f000 fb9a 	bl	8009bf0 <__lshift>
 80094bc:	4621      	mov	r1, r4
 80094be:	9002      	str	r0, [sp, #8]
 80094c0:	f000 fc02 	bl	8009cc8 <__mcmp>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	dcb4      	bgt.n	8009432 <_dtoa_r+0xa82>
 80094c8:	d102      	bne.n	80094d0 <_dtoa_r+0xb20>
 80094ca:	9b00      	ldr	r3, [sp, #0]
 80094cc:	07db      	lsls	r3, r3, #31
 80094ce:	d4b0      	bmi.n	8009432 <_dtoa_r+0xa82>
 80094d0:	4633      	mov	r3, r6
 80094d2:	461e      	mov	r6, r3
 80094d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094d8:	2a30      	cmp	r2, #48	@ 0x30
 80094da:	d0fa      	beq.n	80094d2 <_dtoa_r+0xb22>
 80094dc:	e4b5      	b.n	8008e4a <_dtoa_r+0x49a>
 80094de:	459a      	cmp	sl, r3
 80094e0:	d1a8      	bne.n	8009434 <_dtoa_r+0xa84>
 80094e2:	2331      	movs	r3, #49	@ 0x31
 80094e4:	f108 0801 	add.w	r8, r8, #1
 80094e8:	f88a 3000 	strb.w	r3, [sl]
 80094ec:	e4ad      	b.n	8008e4a <_dtoa_r+0x49a>
 80094ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800954c <_dtoa_r+0xb9c>
 80094f4:	b11b      	cbz	r3, 80094fe <_dtoa_r+0xb4e>
 80094f6:	f10a 0308 	add.w	r3, sl, #8
 80094fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80094fc:	6013      	str	r3, [r2, #0]
 80094fe:	4650      	mov	r0, sl
 8009500:	b017      	add	sp, #92	@ 0x5c
 8009502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009506:	9b07      	ldr	r3, [sp, #28]
 8009508:	2b01      	cmp	r3, #1
 800950a:	f77f ae2e 	ble.w	800916a <_dtoa_r+0x7ba>
 800950e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009510:	9308      	str	r3, [sp, #32]
 8009512:	2001      	movs	r0, #1
 8009514:	e64d      	b.n	80091b2 <_dtoa_r+0x802>
 8009516:	f1bb 0f00 	cmp.w	fp, #0
 800951a:	f77f aed9 	ble.w	80092d0 <_dtoa_r+0x920>
 800951e:	4656      	mov	r6, sl
 8009520:	9802      	ldr	r0, [sp, #8]
 8009522:	4621      	mov	r1, r4
 8009524:	f7ff f9bc 	bl	80088a0 <quorem>
 8009528:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800952c:	f806 3b01 	strb.w	r3, [r6], #1
 8009530:	eba6 020a 	sub.w	r2, r6, sl
 8009534:	4593      	cmp	fp, r2
 8009536:	ddb4      	ble.n	80094a2 <_dtoa_r+0xaf2>
 8009538:	9902      	ldr	r1, [sp, #8]
 800953a:	2300      	movs	r3, #0
 800953c:	220a      	movs	r2, #10
 800953e:	4648      	mov	r0, r9
 8009540:	f000 f968 	bl	8009814 <__multadd>
 8009544:	9002      	str	r0, [sp, #8]
 8009546:	e7eb      	b.n	8009520 <_dtoa_r+0xb70>
 8009548:	0800c0dd 	.word	0x0800c0dd
 800954c:	0800c061 	.word	0x0800c061

08009550 <_free_r>:
 8009550:	b538      	push	{r3, r4, r5, lr}
 8009552:	4605      	mov	r5, r0
 8009554:	2900      	cmp	r1, #0
 8009556:	d041      	beq.n	80095dc <_free_r+0x8c>
 8009558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800955c:	1f0c      	subs	r4, r1, #4
 800955e:	2b00      	cmp	r3, #0
 8009560:	bfb8      	it	lt
 8009562:	18e4      	addlt	r4, r4, r3
 8009564:	f000 f8e8 	bl	8009738 <__malloc_lock>
 8009568:	4a1d      	ldr	r2, [pc, #116]	@ (80095e0 <_free_r+0x90>)
 800956a:	6813      	ldr	r3, [r2, #0]
 800956c:	b933      	cbnz	r3, 800957c <_free_r+0x2c>
 800956e:	6063      	str	r3, [r4, #4]
 8009570:	6014      	str	r4, [r2, #0]
 8009572:	4628      	mov	r0, r5
 8009574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009578:	f000 b8e4 	b.w	8009744 <__malloc_unlock>
 800957c:	42a3      	cmp	r3, r4
 800957e:	d908      	bls.n	8009592 <_free_r+0x42>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	1821      	adds	r1, r4, r0
 8009584:	428b      	cmp	r3, r1
 8009586:	bf01      	itttt	eq
 8009588:	6819      	ldreq	r1, [r3, #0]
 800958a:	685b      	ldreq	r3, [r3, #4]
 800958c:	1809      	addeq	r1, r1, r0
 800958e:	6021      	streq	r1, [r4, #0]
 8009590:	e7ed      	b.n	800956e <_free_r+0x1e>
 8009592:	461a      	mov	r2, r3
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	b10b      	cbz	r3, 800959c <_free_r+0x4c>
 8009598:	42a3      	cmp	r3, r4
 800959a:	d9fa      	bls.n	8009592 <_free_r+0x42>
 800959c:	6811      	ldr	r1, [r2, #0]
 800959e:	1850      	adds	r0, r2, r1
 80095a0:	42a0      	cmp	r0, r4
 80095a2:	d10b      	bne.n	80095bc <_free_r+0x6c>
 80095a4:	6820      	ldr	r0, [r4, #0]
 80095a6:	4401      	add	r1, r0
 80095a8:	1850      	adds	r0, r2, r1
 80095aa:	4283      	cmp	r3, r0
 80095ac:	6011      	str	r1, [r2, #0]
 80095ae:	d1e0      	bne.n	8009572 <_free_r+0x22>
 80095b0:	6818      	ldr	r0, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	6053      	str	r3, [r2, #4]
 80095b6:	4408      	add	r0, r1
 80095b8:	6010      	str	r0, [r2, #0]
 80095ba:	e7da      	b.n	8009572 <_free_r+0x22>
 80095bc:	d902      	bls.n	80095c4 <_free_r+0x74>
 80095be:	230c      	movs	r3, #12
 80095c0:	602b      	str	r3, [r5, #0]
 80095c2:	e7d6      	b.n	8009572 <_free_r+0x22>
 80095c4:	6820      	ldr	r0, [r4, #0]
 80095c6:	1821      	adds	r1, r4, r0
 80095c8:	428b      	cmp	r3, r1
 80095ca:	bf04      	itt	eq
 80095cc:	6819      	ldreq	r1, [r3, #0]
 80095ce:	685b      	ldreq	r3, [r3, #4]
 80095d0:	6063      	str	r3, [r4, #4]
 80095d2:	bf04      	itt	eq
 80095d4:	1809      	addeq	r1, r1, r0
 80095d6:	6021      	streq	r1, [r4, #0]
 80095d8:	6054      	str	r4, [r2, #4]
 80095da:	e7ca      	b.n	8009572 <_free_r+0x22>
 80095dc:	bd38      	pop	{r3, r4, r5, pc}
 80095de:	bf00      	nop
 80095e0:	20004558 	.word	0x20004558

080095e4 <malloc>:
 80095e4:	4b02      	ldr	r3, [pc, #8]	@ (80095f0 <malloc+0xc>)
 80095e6:	4601      	mov	r1, r0
 80095e8:	6818      	ldr	r0, [r3, #0]
 80095ea:	f000 b825 	b.w	8009638 <_malloc_r>
 80095ee:	bf00      	nop
 80095f0:	20000024 	.word	0x20000024

080095f4 <sbrk_aligned>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	4e0f      	ldr	r6, [pc, #60]	@ (8009634 <sbrk_aligned+0x40>)
 80095f8:	460c      	mov	r4, r1
 80095fa:	6831      	ldr	r1, [r6, #0]
 80095fc:	4605      	mov	r5, r0
 80095fe:	b911      	cbnz	r1, 8009606 <sbrk_aligned+0x12>
 8009600:	f001 fe04 	bl	800b20c <_sbrk_r>
 8009604:	6030      	str	r0, [r6, #0]
 8009606:	4621      	mov	r1, r4
 8009608:	4628      	mov	r0, r5
 800960a:	f001 fdff 	bl	800b20c <_sbrk_r>
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	d103      	bne.n	800961a <sbrk_aligned+0x26>
 8009612:	f04f 34ff 	mov.w	r4, #4294967295
 8009616:	4620      	mov	r0, r4
 8009618:	bd70      	pop	{r4, r5, r6, pc}
 800961a:	1cc4      	adds	r4, r0, #3
 800961c:	f024 0403 	bic.w	r4, r4, #3
 8009620:	42a0      	cmp	r0, r4
 8009622:	d0f8      	beq.n	8009616 <sbrk_aligned+0x22>
 8009624:	1a21      	subs	r1, r4, r0
 8009626:	4628      	mov	r0, r5
 8009628:	f001 fdf0 	bl	800b20c <_sbrk_r>
 800962c:	3001      	adds	r0, #1
 800962e:	d1f2      	bne.n	8009616 <sbrk_aligned+0x22>
 8009630:	e7ef      	b.n	8009612 <sbrk_aligned+0x1e>
 8009632:	bf00      	nop
 8009634:	20004554 	.word	0x20004554

08009638 <_malloc_r>:
 8009638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800963c:	1ccd      	adds	r5, r1, #3
 800963e:	f025 0503 	bic.w	r5, r5, #3
 8009642:	3508      	adds	r5, #8
 8009644:	2d0c      	cmp	r5, #12
 8009646:	bf38      	it	cc
 8009648:	250c      	movcc	r5, #12
 800964a:	2d00      	cmp	r5, #0
 800964c:	4606      	mov	r6, r0
 800964e:	db01      	blt.n	8009654 <_malloc_r+0x1c>
 8009650:	42a9      	cmp	r1, r5
 8009652:	d904      	bls.n	800965e <_malloc_r+0x26>
 8009654:	230c      	movs	r3, #12
 8009656:	6033      	str	r3, [r6, #0]
 8009658:	2000      	movs	r0, #0
 800965a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800965e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009734 <_malloc_r+0xfc>
 8009662:	f000 f869 	bl	8009738 <__malloc_lock>
 8009666:	f8d8 3000 	ldr.w	r3, [r8]
 800966a:	461c      	mov	r4, r3
 800966c:	bb44      	cbnz	r4, 80096c0 <_malloc_r+0x88>
 800966e:	4629      	mov	r1, r5
 8009670:	4630      	mov	r0, r6
 8009672:	f7ff ffbf 	bl	80095f4 <sbrk_aligned>
 8009676:	1c43      	adds	r3, r0, #1
 8009678:	4604      	mov	r4, r0
 800967a:	d158      	bne.n	800972e <_malloc_r+0xf6>
 800967c:	f8d8 4000 	ldr.w	r4, [r8]
 8009680:	4627      	mov	r7, r4
 8009682:	2f00      	cmp	r7, #0
 8009684:	d143      	bne.n	800970e <_malloc_r+0xd6>
 8009686:	2c00      	cmp	r4, #0
 8009688:	d04b      	beq.n	8009722 <_malloc_r+0xea>
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	4639      	mov	r1, r7
 800968e:	4630      	mov	r0, r6
 8009690:	eb04 0903 	add.w	r9, r4, r3
 8009694:	f001 fdba 	bl	800b20c <_sbrk_r>
 8009698:	4581      	cmp	r9, r0
 800969a:	d142      	bne.n	8009722 <_malloc_r+0xea>
 800969c:	6821      	ldr	r1, [r4, #0]
 800969e:	1a6d      	subs	r5, r5, r1
 80096a0:	4629      	mov	r1, r5
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff ffa6 	bl	80095f4 <sbrk_aligned>
 80096a8:	3001      	adds	r0, #1
 80096aa:	d03a      	beq.n	8009722 <_malloc_r+0xea>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	442b      	add	r3, r5
 80096b0:	6023      	str	r3, [r4, #0]
 80096b2:	f8d8 3000 	ldr.w	r3, [r8]
 80096b6:	685a      	ldr	r2, [r3, #4]
 80096b8:	bb62      	cbnz	r2, 8009714 <_malloc_r+0xdc>
 80096ba:	f8c8 7000 	str.w	r7, [r8]
 80096be:	e00f      	b.n	80096e0 <_malloc_r+0xa8>
 80096c0:	6822      	ldr	r2, [r4, #0]
 80096c2:	1b52      	subs	r2, r2, r5
 80096c4:	d420      	bmi.n	8009708 <_malloc_r+0xd0>
 80096c6:	2a0b      	cmp	r2, #11
 80096c8:	d917      	bls.n	80096fa <_malloc_r+0xc2>
 80096ca:	1961      	adds	r1, r4, r5
 80096cc:	42a3      	cmp	r3, r4
 80096ce:	6025      	str	r5, [r4, #0]
 80096d0:	bf18      	it	ne
 80096d2:	6059      	strne	r1, [r3, #4]
 80096d4:	6863      	ldr	r3, [r4, #4]
 80096d6:	bf08      	it	eq
 80096d8:	f8c8 1000 	streq.w	r1, [r8]
 80096dc:	5162      	str	r2, [r4, r5]
 80096de:	604b      	str	r3, [r1, #4]
 80096e0:	4630      	mov	r0, r6
 80096e2:	f000 f82f 	bl	8009744 <__malloc_unlock>
 80096e6:	f104 000b 	add.w	r0, r4, #11
 80096ea:	1d23      	adds	r3, r4, #4
 80096ec:	f020 0007 	bic.w	r0, r0, #7
 80096f0:	1ac2      	subs	r2, r0, r3
 80096f2:	bf1c      	itt	ne
 80096f4:	1a1b      	subne	r3, r3, r0
 80096f6:	50a3      	strne	r3, [r4, r2]
 80096f8:	e7af      	b.n	800965a <_malloc_r+0x22>
 80096fa:	6862      	ldr	r2, [r4, #4]
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	bf0c      	ite	eq
 8009700:	f8c8 2000 	streq.w	r2, [r8]
 8009704:	605a      	strne	r2, [r3, #4]
 8009706:	e7eb      	b.n	80096e0 <_malloc_r+0xa8>
 8009708:	4623      	mov	r3, r4
 800970a:	6864      	ldr	r4, [r4, #4]
 800970c:	e7ae      	b.n	800966c <_malloc_r+0x34>
 800970e:	463c      	mov	r4, r7
 8009710:	687f      	ldr	r7, [r7, #4]
 8009712:	e7b6      	b.n	8009682 <_malloc_r+0x4a>
 8009714:	461a      	mov	r2, r3
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	42a3      	cmp	r3, r4
 800971a:	d1fb      	bne.n	8009714 <_malloc_r+0xdc>
 800971c:	2300      	movs	r3, #0
 800971e:	6053      	str	r3, [r2, #4]
 8009720:	e7de      	b.n	80096e0 <_malloc_r+0xa8>
 8009722:	230c      	movs	r3, #12
 8009724:	6033      	str	r3, [r6, #0]
 8009726:	4630      	mov	r0, r6
 8009728:	f000 f80c 	bl	8009744 <__malloc_unlock>
 800972c:	e794      	b.n	8009658 <_malloc_r+0x20>
 800972e:	6005      	str	r5, [r0, #0]
 8009730:	e7d6      	b.n	80096e0 <_malloc_r+0xa8>
 8009732:	bf00      	nop
 8009734:	20004558 	.word	0x20004558

08009738 <__malloc_lock>:
 8009738:	4801      	ldr	r0, [pc, #4]	@ (8009740 <__malloc_lock+0x8>)
 800973a:	f7ff b89a 	b.w	8008872 <__retarget_lock_acquire_recursive>
 800973e:	bf00      	nop
 8009740:	20004550 	.word	0x20004550

08009744 <__malloc_unlock>:
 8009744:	4801      	ldr	r0, [pc, #4]	@ (800974c <__malloc_unlock+0x8>)
 8009746:	f7ff b895 	b.w	8008874 <__retarget_lock_release_recursive>
 800974a:	bf00      	nop
 800974c:	20004550 	.word	0x20004550

08009750 <_Balloc>:
 8009750:	b570      	push	{r4, r5, r6, lr}
 8009752:	69c6      	ldr	r6, [r0, #28]
 8009754:	4604      	mov	r4, r0
 8009756:	460d      	mov	r5, r1
 8009758:	b976      	cbnz	r6, 8009778 <_Balloc+0x28>
 800975a:	2010      	movs	r0, #16
 800975c:	f7ff ff42 	bl	80095e4 <malloc>
 8009760:	4602      	mov	r2, r0
 8009762:	61e0      	str	r0, [r4, #28]
 8009764:	b920      	cbnz	r0, 8009770 <_Balloc+0x20>
 8009766:	4b18      	ldr	r3, [pc, #96]	@ (80097c8 <_Balloc+0x78>)
 8009768:	4818      	ldr	r0, [pc, #96]	@ (80097cc <_Balloc+0x7c>)
 800976a:	216b      	movs	r1, #107	@ 0x6b
 800976c:	f001 fd68 	bl	800b240 <__assert_func>
 8009770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009774:	6006      	str	r6, [r0, #0]
 8009776:	60c6      	str	r6, [r0, #12]
 8009778:	69e6      	ldr	r6, [r4, #28]
 800977a:	68f3      	ldr	r3, [r6, #12]
 800977c:	b183      	cbz	r3, 80097a0 <_Balloc+0x50>
 800977e:	69e3      	ldr	r3, [r4, #28]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009786:	b9b8      	cbnz	r0, 80097b8 <_Balloc+0x68>
 8009788:	2101      	movs	r1, #1
 800978a:	fa01 f605 	lsl.w	r6, r1, r5
 800978e:	1d72      	adds	r2, r6, #5
 8009790:	0092      	lsls	r2, r2, #2
 8009792:	4620      	mov	r0, r4
 8009794:	f001 fd72 	bl	800b27c <_calloc_r>
 8009798:	b160      	cbz	r0, 80097b4 <_Balloc+0x64>
 800979a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800979e:	e00e      	b.n	80097be <_Balloc+0x6e>
 80097a0:	2221      	movs	r2, #33	@ 0x21
 80097a2:	2104      	movs	r1, #4
 80097a4:	4620      	mov	r0, r4
 80097a6:	f001 fd69 	bl	800b27c <_calloc_r>
 80097aa:	69e3      	ldr	r3, [r4, #28]
 80097ac:	60f0      	str	r0, [r6, #12]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d1e4      	bne.n	800977e <_Balloc+0x2e>
 80097b4:	2000      	movs	r0, #0
 80097b6:	bd70      	pop	{r4, r5, r6, pc}
 80097b8:	6802      	ldr	r2, [r0, #0]
 80097ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097be:	2300      	movs	r3, #0
 80097c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097c4:	e7f7      	b.n	80097b6 <_Balloc+0x66>
 80097c6:	bf00      	nop
 80097c8:	0800c06e 	.word	0x0800c06e
 80097cc:	0800c0ee 	.word	0x0800c0ee

080097d0 <_Bfree>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	69c6      	ldr	r6, [r0, #28]
 80097d4:	4605      	mov	r5, r0
 80097d6:	460c      	mov	r4, r1
 80097d8:	b976      	cbnz	r6, 80097f8 <_Bfree+0x28>
 80097da:	2010      	movs	r0, #16
 80097dc:	f7ff ff02 	bl	80095e4 <malloc>
 80097e0:	4602      	mov	r2, r0
 80097e2:	61e8      	str	r0, [r5, #28]
 80097e4:	b920      	cbnz	r0, 80097f0 <_Bfree+0x20>
 80097e6:	4b09      	ldr	r3, [pc, #36]	@ (800980c <_Bfree+0x3c>)
 80097e8:	4809      	ldr	r0, [pc, #36]	@ (8009810 <_Bfree+0x40>)
 80097ea:	218f      	movs	r1, #143	@ 0x8f
 80097ec:	f001 fd28 	bl	800b240 <__assert_func>
 80097f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097f4:	6006      	str	r6, [r0, #0]
 80097f6:	60c6      	str	r6, [r0, #12]
 80097f8:	b13c      	cbz	r4, 800980a <_Bfree+0x3a>
 80097fa:	69eb      	ldr	r3, [r5, #28]
 80097fc:	6862      	ldr	r2, [r4, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009804:	6021      	str	r1, [r4, #0]
 8009806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800980a:	bd70      	pop	{r4, r5, r6, pc}
 800980c:	0800c06e 	.word	0x0800c06e
 8009810:	0800c0ee 	.word	0x0800c0ee

08009814 <__multadd>:
 8009814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009818:	690d      	ldr	r5, [r1, #16]
 800981a:	4607      	mov	r7, r0
 800981c:	460c      	mov	r4, r1
 800981e:	461e      	mov	r6, r3
 8009820:	f101 0c14 	add.w	ip, r1, #20
 8009824:	2000      	movs	r0, #0
 8009826:	f8dc 3000 	ldr.w	r3, [ip]
 800982a:	b299      	uxth	r1, r3
 800982c:	fb02 6101 	mla	r1, r2, r1, r6
 8009830:	0c1e      	lsrs	r6, r3, #16
 8009832:	0c0b      	lsrs	r3, r1, #16
 8009834:	fb02 3306 	mla	r3, r2, r6, r3
 8009838:	b289      	uxth	r1, r1
 800983a:	3001      	adds	r0, #1
 800983c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009840:	4285      	cmp	r5, r0
 8009842:	f84c 1b04 	str.w	r1, [ip], #4
 8009846:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800984a:	dcec      	bgt.n	8009826 <__multadd+0x12>
 800984c:	b30e      	cbz	r6, 8009892 <__multadd+0x7e>
 800984e:	68a3      	ldr	r3, [r4, #8]
 8009850:	42ab      	cmp	r3, r5
 8009852:	dc19      	bgt.n	8009888 <__multadd+0x74>
 8009854:	6861      	ldr	r1, [r4, #4]
 8009856:	4638      	mov	r0, r7
 8009858:	3101      	adds	r1, #1
 800985a:	f7ff ff79 	bl	8009750 <_Balloc>
 800985e:	4680      	mov	r8, r0
 8009860:	b928      	cbnz	r0, 800986e <__multadd+0x5a>
 8009862:	4602      	mov	r2, r0
 8009864:	4b0c      	ldr	r3, [pc, #48]	@ (8009898 <__multadd+0x84>)
 8009866:	480d      	ldr	r0, [pc, #52]	@ (800989c <__multadd+0x88>)
 8009868:	21ba      	movs	r1, #186	@ 0xba
 800986a:	f001 fce9 	bl	800b240 <__assert_func>
 800986e:	6922      	ldr	r2, [r4, #16]
 8009870:	3202      	adds	r2, #2
 8009872:	f104 010c 	add.w	r1, r4, #12
 8009876:	0092      	lsls	r2, r2, #2
 8009878:	300c      	adds	r0, #12
 800987a:	f7fe fffc 	bl	8008876 <memcpy>
 800987e:	4621      	mov	r1, r4
 8009880:	4638      	mov	r0, r7
 8009882:	f7ff ffa5 	bl	80097d0 <_Bfree>
 8009886:	4644      	mov	r4, r8
 8009888:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800988c:	3501      	adds	r5, #1
 800988e:	615e      	str	r6, [r3, #20]
 8009890:	6125      	str	r5, [r4, #16]
 8009892:	4620      	mov	r0, r4
 8009894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009898:	0800c0dd 	.word	0x0800c0dd
 800989c:	0800c0ee 	.word	0x0800c0ee

080098a0 <__s2b>:
 80098a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a4:	460c      	mov	r4, r1
 80098a6:	4615      	mov	r5, r2
 80098a8:	461f      	mov	r7, r3
 80098aa:	2209      	movs	r2, #9
 80098ac:	3308      	adds	r3, #8
 80098ae:	4606      	mov	r6, r0
 80098b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80098b4:	2100      	movs	r1, #0
 80098b6:	2201      	movs	r2, #1
 80098b8:	429a      	cmp	r2, r3
 80098ba:	db09      	blt.n	80098d0 <__s2b+0x30>
 80098bc:	4630      	mov	r0, r6
 80098be:	f7ff ff47 	bl	8009750 <_Balloc>
 80098c2:	b940      	cbnz	r0, 80098d6 <__s2b+0x36>
 80098c4:	4602      	mov	r2, r0
 80098c6:	4b19      	ldr	r3, [pc, #100]	@ (800992c <__s2b+0x8c>)
 80098c8:	4819      	ldr	r0, [pc, #100]	@ (8009930 <__s2b+0x90>)
 80098ca:	21d3      	movs	r1, #211	@ 0xd3
 80098cc:	f001 fcb8 	bl	800b240 <__assert_func>
 80098d0:	0052      	lsls	r2, r2, #1
 80098d2:	3101      	adds	r1, #1
 80098d4:	e7f0      	b.n	80098b8 <__s2b+0x18>
 80098d6:	9b08      	ldr	r3, [sp, #32]
 80098d8:	6143      	str	r3, [r0, #20]
 80098da:	2d09      	cmp	r5, #9
 80098dc:	f04f 0301 	mov.w	r3, #1
 80098e0:	6103      	str	r3, [r0, #16]
 80098e2:	dd16      	ble.n	8009912 <__s2b+0x72>
 80098e4:	f104 0909 	add.w	r9, r4, #9
 80098e8:	46c8      	mov	r8, r9
 80098ea:	442c      	add	r4, r5
 80098ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80098f0:	4601      	mov	r1, r0
 80098f2:	3b30      	subs	r3, #48	@ 0x30
 80098f4:	220a      	movs	r2, #10
 80098f6:	4630      	mov	r0, r6
 80098f8:	f7ff ff8c 	bl	8009814 <__multadd>
 80098fc:	45a0      	cmp	r8, r4
 80098fe:	d1f5      	bne.n	80098ec <__s2b+0x4c>
 8009900:	f1a5 0408 	sub.w	r4, r5, #8
 8009904:	444c      	add	r4, r9
 8009906:	1b2d      	subs	r5, r5, r4
 8009908:	1963      	adds	r3, r4, r5
 800990a:	42bb      	cmp	r3, r7
 800990c:	db04      	blt.n	8009918 <__s2b+0x78>
 800990e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009912:	340a      	adds	r4, #10
 8009914:	2509      	movs	r5, #9
 8009916:	e7f6      	b.n	8009906 <__s2b+0x66>
 8009918:	f814 3b01 	ldrb.w	r3, [r4], #1
 800991c:	4601      	mov	r1, r0
 800991e:	3b30      	subs	r3, #48	@ 0x30
 8009920:	220a      	movs	r2, #10
 8009922:	4630      	mov	r0, r6
 8009924:	f7ff ff76 	bl	8009814 <__multadd>
 8009928:	e7ee      	b.n	8009908 <__s2b+0x68>
 800992a:	bf00      	nop
 800992c:	0800c0dd 	.word	0x0800c0dd
 8009930:	0800c0ee 	.word	0x0800c0ee

08009934 <__hi0bits>:
 8009934:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009938:	4603      	mov	r3, r0
 800993a:	bf36      	itet	cc
 800993c:	0403      	lslcc	r3, r0, #16
 800993e:	2000      	movcs	r0, #0
 8009940:	2010      	movcc	r0, #16
 8009942:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009946:	bf3c      	itt	cc
 8009948:	021b      	lslcc	r3, r3, #8
 800994a:	3008      	addcc	r0, #8
 800994c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009950:	bf3c      	itt	cc
 8009952:	011b      	lslcc	r3, r3, #4
 8009954:	3004      	addcc	r0, #4
 8009956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800995a:	bf3c      	itt	cc
 800995c:	009b      	lslcc	r3, r3, #2
 800995e:	3002      	addcc	r0, #2
 8009960:	2b00      	cmp	r3, #0
 8009962:	db05      	blt.n	8009970 <__hi0bits+0x3c>
 8009964:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009968:	f100 0001 	add.w	r0, r0, #1
 800996c:	bf08      	it	eq
 800996e:	2020      	moveq	r0, #32
 8009970:	4770      	bx	lr

08009972 <__lo0bits>:
 8009972:	6803      	ldr	r3, [r0, #0]
 8009974:	4602      	mov	r2, r0
 8009976:	f013 0007 	ands.w	r0, r3, #7
 800997a:	d00b      	beq.n	8009994 <__lo0bits+0x22>
 800997c:	07d9      	lsls	r1, r3, #31
 800997e:	d421      	bmi.n	80099c4 <__lo0bits+0x52>
 8009980:	0798      	lsls	r0, r3, #30
 8009982:	bf49      	itett	mi
 8009984:	085b      	lsrmi	r3, r3, #1
 8009986:	089b      	lsrpl	r3, r3, #2
 8009988:	2001      	movmi	r0, #1
 800998a:	6013      	strmi	r3, [r2, #0]
 800998c:	bf5c      	itt	pl
 800998e:	6013      	strpl	r3, [r2, #0]
 8009990:	2002      	movpl	r0, #2
 8009992:	4770      	bx	lr
 8009994:	b299      	uxth	r1, r3
 8009996:	b909      	cbnz	r1, 800999c <__lo0bits+0x2a>
 8009998:	0c1b      	lsrs	r3, r3, #16
 800999a:	2010      	movs	r0, #16
 800999c:	b2d9      	uxtb	r1, r3
 800999e:	b909      	cbnz	r1, 80099a4 <__lo0bits+0x32>
 80099a0:	3008      	adds	r0, #8
 80099a2:	0a1b      	lsrs	r3, r3, #8
 80099a4:	0719      	lsls	r1, r3, #28
 80099a6:	bf04      	itt	eq
 80099a8:	091b      	lsreq	r3, r3, #4
 80099aa:	3004      	addeq	r0, #4
 80099ac:	0799      	lsls	r1, r3, #30
 80099ae:	bf04      	itt	eq
 80099b0:	089b      	lsreq	r3, r3, #2
 80099b2:	3002      	addeq	r0, #2
 80099b4:	07d9      	lsls	r1, r3, #31
 80099b6:	d403      	bmi.n	80099c0 <__lo0bits+0x4e>
 80099b8:	085b      	lsrs	r3, r3, #1
 80099ba:	f100 0001 	add.w	r0, r0, #1
 80099be:	d003      	beq.n	80099c8 <__lo0bits+0x56>
 80099c0:	6013      	str	r3, [r2, #0]
 80099c2:	4770      	bx	lr
 80099c4:	2000      	movs	r0, #0
 80099c6:	4770      	bx	lr
 80099c8:	2020      	movs	r0, #32
 80099ca:	4770      	bx	lr

080099cc <__i2b>:
 80099cc:	b510      	push	{r4, lr}
 80099ce:	460c      	mov	r4, r1
 80099d0:	2101      	movs	r1, #1
 80099d2:	f7ff febd 	bl	8009750 <_Balloc>
 80099d6:	4602      	mov	r2, r0
 80099d8:	b928      	cbnz	r0, 80099e6 <__i2b+0x1a>
 80099da:	4b05      	ldr	r3, [pc, #20]	@ (80099f0 <__i2b+0x24>)
 80099dc:	4805      	ldr	r0, [pc, #20]	@ (80099f4 <__i2b+0x28>)
 80099de:	f240 1145 	movw	r1, #325	@ 0x145
 80099e2:	f001 fc2d 	bl	800b240 <__assert_func>
 80099e6:	2301      	movs	r3, #1
 80099e8:	6144      	str	r4, [r0, #20]
 80099ea:	6103      	str	r3, [r0, #16]
 80099ec:	bd10      	pop	{r4, pc}
 80099ee:	bf00      	nop
 80099f0:	0800c0dd 	.word	0x0800c0dd
 80099f4:	0800c0ee 	.word	0x0800c0ee

080099f8 <__multiply>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	4617      	mov	r7, r2
 80099fe:	690a      	ldr	r2, [r1, #16]
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	bfa8      	it	ge
 8009a06:	463b      	movge	r3, r7
 8009a08:	4689      	mov	r9, r1
 8009a0a:	bfa4      	itt	ge
 8009a0c:	460f      	movge	r7, r1
 8009a0e:	4699      	movge	r9, r3
 8009a10:	693d      	ldr	r5, [r7, #16]
 8009a12:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	6879      	ldr	r1, [r7, #4]
 8009a1a:	eb05 060a 	add.w	r6, r5, sl
 8009a1e:	42b3      	cmp	r3, r6
 8009a20:	b085      	sub	sp, #20
 8009a22:	bfb8      	it	lt
 8009a24:	3101      	addlt	r1, #1
 8009a26:	f7ff fe93 	bl	8009750 <_Balloc>
 8009a2a:	b930      	cbnz	r0, 8009a3a <__multiply+0x42>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	4b41      	ldr	r3, [pc, #260]	@ (8009b34 <__multiply+0x13c>)
 8009a30:	4841      	ldr	r0, [pc, #260]	@ (8009b38 <__multiply+0x140>)
 8009a32:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009a36:	f001 fc03 	bl	800b240 <__assert_func>
 8009a3a:	f100 0414 	add.w	r4, r0, #20
 8009a3e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009a42:	4623      	mov	r3, r4
 8009a44:	2200      	movs	r2, #0
 8009a46:	4573      	cmp	r3, lr
 8009a48:	d320      	bcc.n	8009a8c <__multiply+0x94>
 8009a4a:	f107 0814 	add.w	r8, r7, #20
 8009a4e:	f109 0114 	add.w	r1, r9, #20
 8009a52:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009a56:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009a5a:	9302      	str	r3, [sp, #8]
 8009a5c:	1beb      	subs	r3, r5, r7
 8009a5e:	3b15      	subs	r3, #21
 8009a60:	f023 0303 	bic.w	r3, r3, #3
 8009a64:	3304      	adds	r3, #4
 8009a66:	3715      	adds	r7, #21
 8009a68:	42bd      	cmp	r5, r7
 8009a6a:	bf38      	it	cc
 8009a6c:	2304      	movcc	r3, #4
 8009a6e:	9301      	str	r3, [sp, #4]
 8009a70:	9b02      	ldr	r3, [sp, #8]
 8009a72:	9103      	str	r1, [sp, #12]
 8009a74:	428b      	cmp	r3, r1
 8009a76:	d80c      	bhi.n	8009a92 <__multiply+0x9a>
 8009a78:	2e00      	cmp	r6, #0
 8009a7a:	dd03      	ble.n	8009a84 <__multiply+0x8c>
 8009a7c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d055      	beq.n	8009b30 <__multiply+0x138>
 8009a84:	6106      	str	r6, [r0, #16]
 8009a86:	b005      	add	sp, #20
 8009a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8c:	f843 2b04 	str.w	r2, [r3], #4
 8009a90:	e7d9      	b.n	8009a46 <__multiply+0x4e>
 8009a92:	f8b1 a000 	ldrh.w	sl, [r1]
 8009a96:	f1ba 0f00 	cmp.w	sl, #0
 8009a9a:	d01f      	beq.n	8009adc <__multiply+0xe4>
 8009a9c:	46c4      	mov	ip, r8
 8009a9e:	46a1      	mov	r9, r4
 8009aa0:	2700      	movs	r7, #0
 8009aa2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009aa6:	f8d9 3000 	ldr.w	r3, [r9]
 8009aaa:	fa1f fb82 	uxth.w	fp, r2
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	fb0a 330b 	mla	r3, sl, fp, r3
 8009ab4:	443b      	add	r3, r7
 8009ab6:	f8d9 7000 	ldr.w	r7, [r9]
 8009aba:	0c12      	lsrs	r2, r2, #16
 8009abc:	0c3f      	lsrs	r7, r7, #16
 8009abe:	fb0a 7202 	mla	r2, sl, r2, r7
 8009ac2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009acc:	4565      	cmp	r5, ip
 8009ace:	f849 3b04 	str.w	r3, [r9], #4
 8009ad2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009ad6:	d8e4      	bhi.n	8009aa2 <__multiply+0xaa>
 8009ad8:	9b01      	ldr	r3, [sp, #4]
 8009ada:	50e7      	str	r7, [r4, r3]
 8009adc:	9b03      	ldr	r3, [sp, #12]
 8009ade:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ae2:	3104      	adds	r1, #4
 8009ae4:	f1b9 0f00 	cmp.w	r9, #0
 8009ae8:	d020      	beq.n	8009b2c <__multiply+0x134>
 8009aea:	6823      	ldr	r3, [r4, #0]
 8009aec:	4647      	mov	r7, r8
 8009aee:	46a4      	mov	ip, r4
 8009af0:	f04f 0a00 	mov.w	sl, #0
 8009af4:	f8b7 b000 	ldrh.w	fp, [r7]
 8009af8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009afc:	fb09 220b 	mla	r2, r9, fp, r2
 8009b00:	4452      	add	r2, sl
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b08:	f84c 3b04 	str.w	r3, [ip], #4
 8009b0c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009b10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b14:	f8bc 3000 	ldrh.w	r3, [ip]
 8009b18:	fb09 330a 	mla	r3, r9, sl, r3
 8009b1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009b20:	42bd      	cmp	r5, r7
 8009b22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b26:	d8e5      	bhi.n	8009af4 <__multiply+0xfc>
 8009b28:	9a01      	ldr	r2, [sp, #4]
 8009b2a:	50a3      	str	r3, [r4, r2]
 8009b2c:	3404      	adds	r4, #4
 8009b2e:	e79f      	b.n	8009a70 <__multiply+0x78>
 8009b30:	3e01      	subs	r6, #1
 8009b32:	e7a1      	b.n	8009a78 <__multiply+0x80>
 8009b34:	0800c0dd 	.word	0x0800c0dd
 8009b38:	0800c0ee 	.word	0x0800c0ee

08009b3c <__pow5mult>:
 8009b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b40:	4615      	mov	r5, r2
 8009b42:	f012 0203 	ands.w	r2, r2, #3
 8009b46:	4607      	mov	r7, r0
 8009b48:	460e      	mov	r6, r1
 8009b4a:	d007      	beq.n	8009b5c <__pow5mult+0x20>
 8009b4c:	4c25      	ldr	r4, [pc, #148]	@ (8009be4 <__pow5mult+0xa8>)
 8009b4e:	3a01      	subs	r2, #1
 8009b50:	2300      	movs	r3, #0
 8009b52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b56:	f7ff fe5d 	bl	8009814 <__multadd>
 8009b5a:	4606      	mov	r6, r0
 8009b5c:	10ad      	asrs	r5, r5, #2
 8009b5e:	d03d      	beq.n	8009bdc <__pow5mult+0xa0>
 8009b60:	69fc      	ldr	r4, [r7, #28]
 8009b62:	b97c      	cbnz	r4, 8009b84 <__pow5mult+0x48>
 8009b64:	2010      	movs	r0, #16
 8009b66:	f7ff fd3d 	bl	80095e4 <malloc>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	61f8      	str	r0, [r7, #28]
 8009b6e:	b928      	cbnz	r0, 8009b7c <__pow5mult+0x40>
 8009b70:	4b1d      	ldr	r3, [pc, #116]	@ (8009be8 <__pow5mult+0xac>)
 8009b72:	481e      	ldr	r0, [pc, #120]	@ (8009bec <__pow5mult+0xb0>)
 8009b74:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009b78:	f001 fb62 	bl	800b240 <__assert_func>
 8009b7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b80:	6004      	str	r4, [r0, #0]
 8009b82:	60c4      	str	r4, [r0, #12]
 8009b84:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009b88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b8c:	b94c      	cbnz	r4, 8009ba2 <__pow5mult+0x66>
 8009b8e:	f240 2171 	movw	r1, #625	@ 0x271
 8009b92:	4638      	mov	r0, r7
 8009b94:	f7ff ff1a 	bl	80099cc <__i2b>
 8009b98:	2300      	movs	r3, #0
 8009b9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	6003      	str	r3, [r0, #0]
 8009ba2:	f04f 0900 	mov.w	r9, #0
 8009ba6:	07eb      	lsls	r3, r5, #31
 8009ba8:	d50a      	bpl.n	8009bc0 <__pow5mult+0x84>
 8009baa:	4631      	mov	r1, r6
 8009bac:	4622      	mov	r2, r4
 8009bae:	4638      	mov	r0, r7
 8009bb0:	f7ff ff22 	bl	80099f8 <__multiply>
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4680      	mov	r8, r0
 8009bb8:	4638      	mov	r0, r7
 8009bba:	f7ff fe09 	bl	80097d0 <_Bfree>
 8009bbe:	4646      	mov	r6, r8
 8009bc0:	106d      	asrs	r5, r5, #1
 8009bc2:	d00b      	beq.n	8009bdc <__pow5mult+0xa0>
 8009bc4:	6820      	ldr	r0, [r4, #0]
 8009bc6:	b938      	cbnz	r0, 8009bd8 <__pow5mult+0x9c>
 8009bc8:	4622      	mov	r2, r4
 8009bca:	4621      	mov	r1, r4
 8009bcc:	4638      	mov	r0, r7
 8009bce:	f7ff ff13 	bl	80099f8 <__multiply>
 8009bd2:	6020      	str	r0, [r4, #0]
 8009bd4:	f8c0 9000 	str.w	r9, [r0]
 8009bd8:	4604      	mov	r4, r0
 8009bda:	e7e4      	b.n	8009ba6 <__pow5mult+0x6a>
 8009bdc:	4630      	mov	r0, r6
 8009bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009be2:	bf00      	nop
 8009be4:	0800c200 	.word	0x0800c200
 8009be8:	0800c06e 	.word	0x0800c06e
 8009bec:	0800c0ee 	.word	0x0800c0ee

08009bf0 <__lshift>:
 8009bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	6849      	ldr	r1, [r1, #4]
 8009bf8:	6923      	ldr	r3, [r4, #16]
 8009bfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bfe:	68a3      	ldr	r3, [r4, #8]
 8009c00:	4607      	mov	r7, r0
 8009c02:	4691      	mov	r9, r2
 8009c04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c08:	f108 0601 	add.w	r6, r8, #1
 8009c0c:	42b3      	cmp	r3, r6
 8009c0e:	db0b      	blt.n	8009c28 <__lshift+0x38>
 8009c10:	4638      	mov	r0, r7
 8009c12:	f7ff fd9d 	bl	8009750 <_Balloc>
 8009c16:	4605      	mov	r5, r0
 8009c18:	b948      	cbnz	r0, 8009c2e <__lshift+0x3e>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	4b28      	ldr	r3, [pc, #160]	@ (8009cc0 <__lshift+0xd0>)
 8009c1e:	4829      	ldr	r0, [pc, #164]	@ (8009cc4 <__lshift+0xd4>)
 8009c20:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009c24:	f001 fb0c 	bl	800b240 <__assert_func>
 8009c28:	3101      	adds	r1, #1
 8009c2a:	005b      	lsls	r3, r3, #1
 8009c2c:	e7ee      	b.n	8009c0c <__lshift+0x1c>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	f100 0114 	add.w	r1, r0, #20
 8009c34:	f100 0210 	add.w	r2, r0, #16
 8009c38:	4618      	mov	r0, r3
 8009c3a:	4553      	cmp	r3, sl
 8009c3c:	db33      	blt.n	8009ca6 <__lshift+0xb6>
 8009c3e:	6920      	ldr	r0, [r4, #16]
 8009c40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c44:	f104 0314 	add.w	r3, r4, #20
 8009c48:	f019 091f 	ands.w	r9, r9, #31
 8009c4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c54:	d02b      	beq.n	8009cae <__lshift+0xbe>
 8009c56:	f1c9 0e20 	rsb	lr, r9, #32
 8009c5a:	468a      	mov	sl, r1
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	6818      	ldr	r0, [r3, #0]
 8009c60:	fa00 f009 	lsl.w	r0, r0, r9
 8009c64:	4310      	orrs	r0, r2
 8009c66:	f84a 0b04 	str.w	r0, [sl], #4
 8009c6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c6e:	459c      	cmp	ip, r3
 8009c70:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c74:	d8f3      	bhi.n	8009c5e <__lshift+0x6e>
 8009c76:	ebac 0304 	sub.w	r3, ip, r4
 8009c7a:	3b15      	subs	r3, #21
 8009c7c:	f023 0303 	bic.w	r3, r3, #3
 8009c80:	3304      	adds	r3, #4
 8009c82:	f104 0015 	add.w	r0, r4, #21
 8009c86:	4560      	cmp	r0, ip
 8009c88:	bf88      	it	hi
 8009c8a:	2304      	movhi	r3, #4
 8009c8c:	50ca      	str	r2, [r1, r3]
 8009c8e:	b10a      	cbz	r2, 8009c94 <__lshift+0xa4>
 8009c90:	f108 0602 	add.w	r6, r8, #2
 8009c94:	3e01      	subs	r6, #1
 8009c96:	4638      	mov	r0, r7
 8009c98:	612e      	str	r6, [r5, #16]
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	f7ff fd98 	bl	80097d0 <_Bfree>
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ca6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009caa:	3301      	adds	r3, #1
 8009cac:	e7c5      	b.n	8009c3a <__lshift+0x4a>
 8009cae:	3904      	subs	r1, #4
 8009cb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cb4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009cb8:	459c      	cmp	ip, r3
 8009cba:	d8f9      	bhi.n	8009cb0 <__lshift+0xc0>
 8009cbc:	e7ea      	b.n	8009c94 <__lshift+0xa4>
 8009cbe:	bf00      	nop
 8009cc0:	0800c0dd 	.word	0x0800c0dd
 8009cc4:	0800c0ee 	.word	0x0800c0ee

08009cc8 <__mcmp>:
 8009cc8:	690a      	ldr	r2, [r1, #16]
 8009cca:	4603      	mov	r3, r0
 8009ccc:	6900      	ldr	r0, [r0, #16]
 8009cce:	1a80      	subs	r0, r0, r2
 8009cd0:	b530      	push	{r4, r5, lr}
 8009cd2:	d10e      	bne.n	8009cf2 <__mcmp+0x2a>
 8009cd4:	3314      	adds	r3, #20
 8009cd6:	3114      	adds	r1, #20
 8009cd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009cdc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009ce0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ce4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ce8:	4295      	cmp	r5, r2
 8009cea:	d003      	beq.n	8009cf4 <__mcmp+0x2c>
 8009cec:	d205      	bcs.n	8009cfa <__mcmp+0x32>
 8009cee:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf2:	bd30      	pop	{r4, r5, pc}
 8009cf4:	42a3      	cmp	r3, r4
 8009cf6:	d3f3      	bcc.n	8009ce0 <__mcmp+0x18>
 8009cf8:	e7fb      	b.n	8009cf2 <__mcmp+0x2a>
 8009cfa:	2001      	movs	r0, #1
 8009cfc:	e7f9      	b.n	8009cf2 <__mcmp+0x2a>
	...

08009d00 <__mdiff>:
 8009d00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d04:	4689      	mov	r9, r1
 8009d06:	4606      	mov	r6, r0
 8009d08:	4611      	mov	r1, r2
 8009d0a:	4648      	mov	r0, r9
 8009d0c:	4614      	mov	r4, r2
 8009d0e:	f7ff ffdb 	bl	8009cc8 <__mcmp>
 8009d12:	1e05      	subs	r5, r0, #0
 8009d14:	d112      	bne.n	8009d3c <__mdiff+0x3c>
 8009d16:	4629      	mov	r1, r5
 8009d18:	4630      	mov	r0, r6
 8009d1a:	f7ff fd19 	bl	8009750 <_Balloc>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	b928      	cbnz	r0, 8009d2e <__mdiff+0x2e>
 8009d22:	4b3f      	ldr	r3, [pc, #252]	@ (8009e20 <__mdiff+0x120>)
 8009d24:	f240 2137 	movw	r1, #567	@ 0x237
 8009d28:	483e      	ldr	r0, [pc, #248]	@ (8009e24 <__mdiff+0x124>)
 8009d2a:	f001 fa89 	bl	800b240 <__assert_func>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d34:	4610      	mov	r0, r2
 8009d36:	b003      	add	sp, #12
 8009d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3c:	bfbc      	itt	lt
 8009d3e:	464b      	movlt	r3, r9
 8009d40:	46a1      	movlt	r9, r4
 8009d42:	4630      	mov	r0, r6
 8009d44:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009d48:	bfba      	itte	lt
 8009d4a:	461c      	movlt	r4, r3
 8009d4c:	2501      	movlt	r5, #1
 8009d4e:	2500      	movge	r5, #0
 8009d50:	f7ff fcfe 	bl	8009750 <_Balloc>
 8009d54:	4602      	mov	r2, r0
 8009d56:	b918      	cbnz	r0, 8009d60 <__mdiff+0x60>
 8009d58:	4b31      	ldr	r3, [pc, #196]	@ (8009e20 <__mdiff+0x120>)
 8009d5a:	f240 2145 	movw	r1, #581	@ 0x245
 8009d5e:	e7e3      	b.n	8009d28 <__mdiff+0x28>
 8009d60:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009d64:	6926      	ldr	r6, [r4, #16]
 8009d66:	60c5      	str	r5, [r0, #12]
 8009d68:	f109 0310 	add.w	r3, r9, #16
 8009d6c:	f109 0514 	add.w	r5, r9, #20
 8009d70:	f104 0e14 	add.w	lr, r4, #20
 8009d74:	f100 0b14 	add.w	fp, r0, #20
 8009d78:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009d7c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009d80:	9301      	str	r3, [sp, #4]
 8009d82:	46d9      	mov	r9, fp
 8009d84:	f04f 0c00 	mov.w	ip, #0
 8009d88:	9b01      	ldr	r3, [sp, #4]
 8009d8a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009d8e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009d92:	9301      	str	r3, [sp, #4]
 8009d94:	fa1f f38a 	uxth.w	r3, sl
 8009d98:	4619      	mov	r1, r3
 8009d9a:	b283      	uxth	r3, r0
 8009d9c:	1acb      	subs	r3, r1, r3
 8009d9e:	0c00      	lsrs	r0, r0, #16
 8009da0:	4463      	add	r3, ip
 8009da2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009da6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009daa:	b29b      	uxth	r3, r3
 8009dac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009db0:	4576      	cmp	r6, lr
 8009db2:	f849 3b04 	str.w	r3, [r9], #4
 8009db6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009dba:	d8e5      	bhi.n	8009d88 <__mdiff+0x88>
 8009dbc:	1b33      	subs	r3, r6, r4
 8009dbe:	3b15      	subs	r3, #21
 8009dc0:	f023 0303 	bic.w	r3, r3, #3
 8009dc4:	3415      	adds	r4, #21
 8009dc6:	3304      	adds	r3, #4
 8009dc8:	42a6      	cmp	r6, r4
 8009dca:	bf38      	it	cc
 8009dcc:	2304      	movcc	r3, #4
 8009dce:	441d      	add	r5, r3
 8009dd0:	445b      	add	r3, fp
 8009dd2:	461e      	mov	r6, r3
 8009dd4:	462c      	mov	r4, r5
 8009dd6:	4544      	cmp	r4, r8
 8009dd8:	d30e      	bcc.n	8009df8 <__mdiff+0xf8>
 8009dda:	f108 0103 	add.w	r1, r8, #3
 8009dde:	1b49      	subs	r1, r1, r5
 8009de0:	f021 0103 	bic.w	r1, r1, #3
 8009de4:	3d03      	subs	r5, #3
 8009de6:	45a8      	cmp	r8, r5
 8009de8:	bf38      	it	cc
 8009dea:	2100      	movcc	r1, #0
 8009dec:	440b      	add	r3, r1
 8009dee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009df2:	b191      	cbz	r1, 8009e1a <__mdiff+0x11a>
 8009df4:	6117      	str	r7, [r2, #16]
 8009df6:	e79d      	b.n	8009d34 <__mdiff+0x34>
 8009df8:	f854 1b04 	ldr.w	r1, [r4], #4
 8009dfc:	46e6      	mov	lr, ip
 8009dfe:	0c08      	lsrs	r0, r1, #16
 8009e00:	fa1c fc81 	uxtah	ip, ip, r1
 8009e04:	4471      	add	r1, lr
 8009e06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009e0a:	b289      	uxth	r1, r1
 8009e0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009e10:	f846 1b04 	str.w	r1, [r6], #4
 8009e14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009e18:	e7dd      	b.n	8009dd6 <__mdiff+0xd6>
 8009e1a:	3f01      	subs	r7, #1
 8009e1c:	e7e7      	b.n	8009dee <__mdiff+0xee>
 8009e1e:	bf00      	nop
 8009e20:	0800c0dd 	.word	0x0800c0dd
 8009e24:	0800c0ee 	.word	0x0800c0ee

08009e28 <__ulp>:
 8009e28:	b082      	sub	sp, #8
 8009e2a:	ed8d 0b00 	vstr	d0, [sp]
 8009e2e:	9a01      	ldr	r2, [sp, #4]
 8009e30:	4b0f      	ldr	r3, [pc, #60]	@ (8009e70 <__ulp+0x48>)
 8009e32:	4013      	ands	r3, r2
 8009e34:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	dc08      	bgt.n	8009e4e <__ulp+0x26>
 8009e3c:	425b      	negs	r3, r3
 8009e3e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009e42:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009e46:	da04      	bge.n	8009e52 <__ulp+0x2a>
 8009e48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009e4c:	4113      	asrs	r3, r2
 8009e4e:	2200      	movs	r2, #0
 8009e50:	e008      	b.n	8009e64 <__ulp+0x3c>
 8009e52:	f1a2 0314 	sub.w	r3, r2, #20
 8009e56:	2b1e      	cmp	r3, #30
 8009e58:	bfda      	itte	le
 8009e5a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009e5e:	40da      	lsrle	r2, r3
 8009e60:	2201      	movgt	r2, #1
 8009e62:	2300      	movs	r3, #0
 8009e64:	4619      	mov	r1, r3
 8009e66:	4610      	mov	r0, r2
 8009e68:	ec41 0b10 	vmov	d0, r0, r1
 8009e6c:	b002      	add	sp, #8
 8009e6e:	4770      	bx	lr
 8009e70:	7ff00000 	.word	0x7ff00000

08009e74 <__b2d>:
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	6906      	ldr	r6, [r0, #16]
 8009e7a:	f100 0814 	add.w	r8, r0, #20
 8009e7e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009e82:	1f37      	subs	r7, r6, #4
 8009e84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009e88:	4610      	mov	r0, r2
 8009e8a:	f7ff fd53 	bl	8009934 <__hi0bits>
 8009e8e:	f1c0 0320 	rsb	r3, r0, #32
 8009e92:	280a      	cmp	r0, #10
 8009e94:	600b      	str	r3, [r1, #0]
 8009e96:	491b      	ldr	r1, [pc, #108]	@ (8009f04 <__b2d+0x90>)
 8009e98:	dc15      	bgt.n	8009ec6 <__b2d+0x52>
 8009e9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e9e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009ea2:	45b8      	cmp	r8, r7
 8009ea4:	ea43 0501 	orr.w	r5, r3, r1
 8009ea8:	bf34      	ite	cc
 8009eaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009eae:	2300      	movcs	r3, #0
 8009eb0:	3015      	adds	r0, #21
 8009eb2:	fa02 f000 	lsl.w	r0, r2, r0
 8009eb6:	fa23 f30c 	lsr.w	r3, r3, ip
 8009eba:	4303      	orrs	r3, r0
 8009ebc:	461c      	mov	r4, r3
 8009ebe:	ec45 4b10 	vmov	d0, r4, r5
 8009ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec6:	45b8      	cmp	r8, r7
 8009ec8:	bf3a      	itte	cc
 8009eca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009ece:	f1a6 0708 	subcc.w	r7, r6, #8
 8009ed2:	2300      	movcs	r3, #0
 8009ed4:	380b      	subs	r0, #11
 8009ed6:	d012      	beq.n	8009efe <__b2d+0x8a>
 8009ed8:	f1c0 0120 	rsb	r1, r0, #32
 8009edc:	fa23 f401 	lsr.w	r4, r3, r1
 8009ee0:	4082      	lsls	r2, r0
 8009ee2:	4322      	orrs	r2, r4
 8009ee4:	4547      	cmp	r7, r8
 8009ee6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009eea:	bf8c      	ite	hi
 8009eec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009ef0:	2200      	movls	r2, #0
 8009ef2:	4083      	lsls	r3, r0
 8009ef4:	40ca      	lsrs	r2, r1
 8009ef6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009efa:	4313      	orrs	r3, r2
 8009efc:	e7de      	b.n	8009ebc <__b2d+0x48>
 8009efe:	ea42 0501 	orr.w	r5, r2, r1
 8009f02:	e7db      	b.n	8009ebc <__b2d+0x48>
 8009f04:	3ff00000 	.word	0x3ff00000

08009f08 <__d2b>:
 8009f08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009f0c:	460f      	mov	r7, r1
 8009f0e:	2101      	movs	r1, #1
 8009f10:	ec59 8b10 	vmov	r8, r9, d0
 8009f14:	4616      	mov	r6, r2
 8009f16:	f7ff fc1b 	bl	8009750 <_Balloc>
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	b930      	cbnz	r0, 8009f2c <__d2b+0x24>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	4b23      	ldr	r3, [pc, #140]	@ (8009fb0 <__d2b+0xa8>)
 8009f22:	4824      	ldr	r0, [pc, #144]	@ (8009fb4 <__d2b+0xac>)
 8009f24:	f240 310f 	movw	r1, #783	@ 0x30f
 8009f28:	f001 f98a 	bl	800b240 <__assert_func>
 8009f2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009f30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f34:	b10d      	cbz	r5, 8009f3a <__d2b+0x32>
 8009f36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	f1b8 0300 	subs.w	r3, r8, #0
 8009f40:	d023      	beq.n	8009f8a <__d2b+0x82>
 8009f42:	4668      	mov	r0, sp
 8009f44:	9300      	str	r3, [sp, #0]
 8009f46:	f7ff fd14 	bl	8009972 <__lo0bits>
 8009f4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009f4e:	b1d0      	cbz	r0, 8009f86 <__d2b+0x7e>
 8009f50:	f1c0 0320 	rsb	r3, r0, #32
 8009f54:	fa02 f303 	lsl.w	r3, r2, r3
 8009f58:	430b      	orrs	r3, r1
 8009f5a:	40c2      	lsrs	r2, r0
 8009f5c:	6163      	str	r3, [r4, #20]
 8009f5e:	9201      	str	r2, [sp, #4]
 8009f60:	9b01      	ldr	r3, [sp, #4]
 8009f62:	61a3      	str	r3, [r4, #24]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	bf0c      	ite	eq
 8009f68:	2201      	moveq	r2, #1
 8009f6a:	2202      	movne	r2, #2
 8009f6c:	6122      	str	r2, [r4, #16]
 8009f6e:	b1a5      	cbz	r5, 8009f9a <__d2b+0x92>
 8009f70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009f74:	4405      	add	r5, r0
 8009f76:	603d      	str	r5, [r7, #0]
 8009f78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009f7c:	6030      	str	r0, [r6, #0]
 8009f7e:	4620      	mov	r0, r4
 8009f80:	b003      	add	sp, #12
 8009f82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f86:	6161      	str	r1, [r4, #20]
 8009f88:	e7ea      	b.n	8009f60 <__d2b+0x58>
 8009f8a:	a801      	add	r0, sp, #4
 8009f8c:	f7ff fcf1 	bl	8009972 <__lo0bits>
 8009f90:	9b01      	ldr	r3, [sp, #4]
 8009f92:	6163      	str	r3, [r4, #20]
 8009f94:	3020      	adds	r0, #32
 8009f96:	2201      	movs	r2, #1
 8009f98:	e7e8      	b.n	8009f6c <__d2b+0x64>
 8009f9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009fa2:	6038      	str	r0, [r7, #0]
 8009fa4:	6918      	ldr	r0, [r3, #16]
 8009fa6:	f7ff fcc5 	bl	8009934 <__hi0bits>
 8009faa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009fae:	e7e5      	b.n	8009f7c <__d2b+0x74>
 8009fb0:	0800c0dd 	.word	0x0800c0dd
 8009fb4:	0800c0ee 	.word	0x0800c0ee

08009fb8 <__ratio>:
 8009fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fbc:	b085      	sub	sp, #20
 8009fbe:	e9cd 1000 	strd	r1, r0, [sp]
 8009fc2:	a902      	add	r1, sp, #8
 8009fc4:	f7ff ff56 	bl	8009e74 <__b2d>
 8009fc8:	9800      	ldr	r0, [sp, #0]
 8009fca:	a903      	add	r1, sp, #12
 8009fcc:	ec55 4b10 	vmov	r4, r5, d0
 8009fd0:	f7ff ff50 	bl	8009e74 <__b2d>
 8009fd4:	9b01      	ldr	r3, [sp, #4]
 8009fd6:	6919      	ldr	r1, [r3, #16]
 8009fd8:	9b00      	ldr	r3, [sp, #0]
 8009fda:	691b      	ldr	r3, [r3, #16]
 8009fdc:	1ac9      	subs	r1, r1, r3
 8009fde:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009fe2:	1a9b      	subs	r3, r3, r2
 8009fe4:	ec5b ab10 	vmov	sl, fp, d0
 8009fe8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	bfce      	itee	gt
 8009ff0:	462a      	movgt	r2, r5
 8009ff2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009ff6:	465a      	movle	r2, fp
 8009ff8:	462f      	mov	r7, r5
 8009ffa:	46d9      	mov	r9, fp
 8009ffc:	bfcc      	ite	gt
 8009ffe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a002:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a006:	464b      	mov	r3, r9
 800a008:	4652      	mov	r2, sl
 800a00a:	4620      	mov	r0, r4
 800a00c:	4639      	mov	r1, r7
 800a00e:	f7f6 fc25 	bl	800085c <__aeabi_ddiv>
 800a012:	ec41 0b10 	vmov	d0, r0, r1
 800a016:	b005      	add	sp, #20
 800a018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a01c <__copybits>:
 800a01c:	3901      	subs	r1, #1
 800a01e:	b570      	push	{r4, r5, r6, lr}
 800a020:	1149      	asrs	r1, r1, #5
 800a022:	6914      	ldr	r4, [r2, #16]
 800a024:	3101      	adds	r1, #1
 800a026:	f102 0314 	add.w	r3, r2, #20
 800a02a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a02e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a032:	1f05      	subs	r5, r0, #4
 800a034:	42a3      	cmp	r3, r4
 800a036:	d30c      	bcc.n	800a052 <__copybits+0x36>
 800a038:	1aa3      	subs	r3, r4, r2
 800a03a:	3b11      	subs	r3, #17
 800a03c:	f023 0303 	bic.w	r3, r3, #3
 800a040:	3211      	adds	r2, #17
 800a042:	42a2      	cmp	r2, r4
 800a044:	bf88      	it	hi
 800a046:	2300      	movhi	r3, #0
 800a048:	4418      	add	r0, r3
 800a04a:	2300      	movs	r3, #0
 800a04c:	4288      	cmp	r0, r1
 800a04e:	d305      	bcc.n	800a05c <__copybits+0x40>
 800a050:	bd70      	pop	{r4, r5, r6, pc}
 800a052:	f853 6b04 	ldr.w	r6, [r3], #4
 800a056:	f845 6f04 	str.w	r6, [r5, #4]!
 800a05a:	e7eb      	b.n	800a034 <__copybits+0x18>
 800a05c:	f840 3b04 	str.w	r3, [r0], #4
 800a060:	e7f4      	b.n	800a04c <__copybits+0x30>

0800a062 <__any_on>:
 800a062:	f100 0214 	add.w	r2, r0, #20
 800a066:	6900      	ldr	r0, [r0, #16]
 800a068:	114b      	asrs	r3, r1, #5
 800a06a:	4298      	cmp	r0, r3
 800a06c:	b510      	push	{r4, lr}
 800a06e:	db11      	blt.n	800a094 <__any_on+0x32>
 800a070:	dd0a      	ble.n	800a088 <__any_on+0x26>
 800a072:	f011 011f 	ands.w	r1, r1, #31
 800a076:	d007      	beq.n	800a088 <__any_on+0x26>
 800a078:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a07c:	fa24 f001 	lsr.w	r0, r4, r1
 800a080:	fa00 f101 	lsl.w	r1, r0, r1
 800a084:	428c      	cmp	r4, r1
 800a086:	d10b      	bne.n	800a0a0 <__any_on+0x3e>
 800a088:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d803      	bhi.n	800a098 <__any_on+0x36>
 800a090:	2000      	movs	r0, #0
 800a092:	bd10      	pop	{r4, pc}
 800a094:	4603      	mov	r3, r0
 800a096:	e7f7      	b.n	800a088 <__any_on+0x26>
 800a098:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a09c:	2900      	cmp	r1, #0
 800a09e:	d0f5      	beq.n	800a08c <__any_on+0x2a>
 800a0a0:	2001      	movs	r0, #1
 800a0a2:	e7f6      	b.n	800a092 <__any_on+0x30>

0800a0a4 <sulp>:
 800a0a4:	b570      	push	{r4, r5, r6, lr}
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	460d      	mov	r5, r1
 800a0aa:	ec45 4b10 	vmov	d0, r4, r5
 800a0ae:	4616      	mov	r6, r2
 800a0b0:	f7ff feba 	bl	8009e28 <__ulp>
 800a0b4:	ec51 0b10 	vmov	r0, r1, d0
 800a0b8:	b17e      	cbz	r6, 800a0da <sulp+0x36>
 800a0ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a0be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	dd09      	ble.n	800a0da <sulp+0x36>
 800a0c6:	051b      	lsls	r3, r3, #20
 800a0c8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a0cc:	2400      	movs	r4, #0
 800a0ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a0d2:	4622      	mov	r2, r4
 800a0d4:	462b      	mov	r3, r5
 800a0d6:	f7f6 fa97 	bl	8000608 <__aeabi_dmul>
 800a0da:	ec41 0b10 	vmov	d0, r0, r1
 800a0de:	bd70      	pop	{r4, r5, r6, pc}

0800a0e0 <_strtod_l>:
 800a0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	b09f      	sub	sp, #124	@ 0x7c
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	921a      	str	r2, [sp, #104]	@ 0x68
 800a0ee:	9005      	str	r0, [sp, #20]
 800a0f0:	f04f 0a00 	mov.w	sl, #0
 800a0f4:	f04f 0b00 	mov.w	fp, #0
 800a0f8:	460a      	mov	r2, r1
 800a0fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a0fc:	7811      	ldrb	r1, [r2, #0]
 800a0fe:	292b      	cmp	r1, #43	@ 0x2b
 800a100:	d04a      	beq.n	800a198 <_strtod_l+0xb8>
 800a102:	d838      	bhi.n	800a176 <_strtod_l+0x96>
 800a104:	290d      	cmp	r1, #13
 800a106:	d832      	bhi.n	800a16e <_strtod_l+0x8e>
 800a108:	2908      	cmp	r1, #8
 800a10a:	d832      	bhi.n	800a172 <_strtod_l+0x92>
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d03b      	beq.n	800a188 <_strtod_l+0xa8>
 800a110:	2200      	movs	r2, #0
 800a112:	920e      	str	r2, [sp, #56]	@ 0x38
 800a114:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a116:	782a      	ldrb	r2, [r5, #0]
 800a118:	2a30      	cmp	r2, #48	@ 0x30
 800a11a:	f040 80b2 	bne.w	800a282 <_strtod_l+0x1a2>
 800a11e:	786a      	ldrb	r2, [r5, #1]
 800a120:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a124:	2a58      	cmp	r2, #88	@ 0x58
 800a126:	d16e      	bne.n	800a206 <_strtod_l+0x126>
 800a128:	9302      	str	r3, [sp, #8]
 800a12a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a12c:	9301      	str	r3, [sp, #4]
 800a12e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a130:	9300      	str	r3, [sp, #0]
 800a132:	4a8f      	ldr	r2, [pc, #572]	@ (800a370 <_strtod_l+0x290>)
 800a134:	9805      	ldr	r0, [sp, #20]
 800a136:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a138:	a919      	add	r1, sp, #100	@ 0x64
 800a13a:	f001 f91b 	bl	800b374 <__gethex>
 800a13e:	f010 060f 	ands.w	r6, r0, #15
 800a142:	4604      	mov	r4, r0
 800a144:	d005      	beq.n	800a152 <_strtod_l+0x72>
 800a146:	2e06      	cmp	r6, #6
 800a148:	d128      	bne.n	800a19c <_strtod_l+0xbc>
 800a14a:	3501      	adds	r5, #1
 800a14c:	2300      	movs	r3, #0
 800a14e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a150:	930e      	str	r3, [sp, #56]	@ 0x38
 800a152:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a154:	2b00      	cmp	r3, #0
 800a156:	f040 858e 	bne.w	800ac76 <_strtod_l+0xb96>
 800a15a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a15c:	b1cb      	cbz	r3, 800a192 <_strtod_l+0xb2>
 800a15e:	4652      	mov	r2, sl
 800a160:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a164:	ec43 2b10 	vmov	d0, r2, r3
 800a168:	b01f      	add	sp, #124	@ 0x7c
 800a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16e:	2920      	cmp	r1, #32
 800a170:	d1ce      	bne.n	800a110 <_strtod_l+0x30>
 800a172:	3201      	adds	r2, #1
 800a174:	e7c1      	b.n	800a0fa <_strtod_l+0x1a>
 800a176:	292d      	cmp	r1, #45	@ 0x2d
 800a178:	d1ca      	bne.n	800a110 <_strtod_l+0x30>
 800a17a:	2101      	movs	r1, #1
 800a17c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a17e:	1c51      	adds	r1, r2, #1
 800a180:	9119      	str	r1, [sp, #100]	@ 0x64
 800a182:	7852      	ldrb	r2, [r2, #1]
 800a184:	2a00      	cmp	r2, #0
 800a186:	d1c5      	bne.n	800a114 <_strtod_l+0x34>
 800a188:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a18a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f040 8570 	bne.w	800ac72 <_strtod_l+0xb92>
 800a192:	4652      	mov	r2, sl
 800a194:	465b      	mov	r3, fp
 800a196:	e7e5      	b.n	800a164 <_strtod_l+0x84>
 800a198:	2100      	movs	r1, #0
 800a19a:	e7ef      	b.n	800a17c <_strtod_l+0x9c>
 800a19c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a19e:	b13a      	cbz	r2, 800a1b0 <_strtod_l+0xd0>
 800a1a0:	2135      	movs	r1, #53	@ 0x35
 800a1a2:	a81c      	add	r0, sp, #112	@ 0x70
 800a1a4:	f7ff ff3a 	bl	800a01c <__copybits>
 800a1a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1aa:	9805      	ldr	r0, [sp, #20]
 800a1ac:	f7ff fb10 	bl	80097d0 <_Bfree>
 800a1b0:	3e01      	subs	r6, #1
 800a1b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a1b4:	2e04      	cmp	r6, #4
 800a1b6:	d806      	bhi.n	800a1c6 <_strtod_l+0xe6>
 800a1b8:	e8df f006 	tbb	[pc, r6]
 800a1bc:	201d0314 	.word	0x201d0314
 800a1c0:	14          	.byte	0x14
 800a1c1:	00          	.byte	0x00
 800a1c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a1c6:	05e1      	lsls	r1, r4, #23
 800a1c8:	bf48      	it	mi
 800a1ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a1ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1d2:	0d1b      	lsrs	r3, r3, #20
 800a1d4:	051b      	lsls	r3, r3, #20
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1bb      	bne.n	800a152 <_strtod_l+0x72>
 800a1da:	f7fe fb1f 	bl	800881c <__errno>
 800a1de:	2322      	movs	r3, #34	@ 0x22
 800a1e0:	6003      	str	r3, [r0, #0]
 800a1e2:	e7b6      	b.n	800a152 <_strtod_l+0x72>
 800a1e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a1e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a1ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a1f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a1f4:	e7e7      	b.n	800a1c6 <_strtod_l+0xe6>
 800a1f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a378 <_strtod_l+0x298>
 800a1fa:	e7e4      	b.n	800a1c6 <_strtod_l+0xe6>
 800a1fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a200:	f04f 3aff 	mov.w	sl, #4294967295
 800a204:	e7df      	b.n	800a1c6 <_strtod_l+0xe6>
 800a206:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a208:	1c5a      	adds	r2, r3, #1
 800a20a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a20c:	785b      	ldrb	r3, [r3, #1]
 800a20e:	2b30      	cmp	r3, #48	@ 0x30
 800a210:	d0f9      	beq.n	800a206 <_strtod_l+0x126>
 800a212:	2b00      	cmp	r3, #0
 800a214:	d09d      	beq.n	800a152 <_strtod_l+0x72>
 800a216:	2301      	movs	r3, #1
 800a218:	2700      	movs	r7, #0
 800a21a:	9308      	str	r3, [sp, #32]
 800a21c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a21e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a220:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a222:	46b9      	mov	r9, r7
 800a224:	220a      	movs	r2, #10
 800a226:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a228:	7805      	ldrb	r5, [r0, #0]
 800a22a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a22e:	b2d9      	uxtb	r1, r3
 800a230:	2909      	cmp	r1, #9
 800a232:	d928      	bls.n	800a286 <_strtod_l+0x1a6>
 800a234:	494f      	ldr	r1, [pc, #316]	@ (800a374 <_strtod_l+0x294>)
 800a236:	2201      	movs	r2, #1
 800a238:	f000 ffd6 	bl	800b1e8 <strncmp>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d032      	beq.n	800a2a6 <_strtod_l+0x1c6>
 800a240:	2000      	movs	r0, #0
 800a242:	462a      	mov	r2, r5
 800a244:	900a      	str	r0, [sp, #40]	@ 0x28
 800a246:	464d      	mov	r5, r9
 800a248:	4603      	mov	r3, r0
 800a24a:	2a65      	cmp	r2, #101	@ 0x65
 800a24c:	d001      	beq.n	800a252 <_strtod_l+0x172>
 800a24e:	2a45      	cmp	r2, #69	@ 0x45
 800a250:	d114      	bne.n	800a27c <_strtod_l+0x19c>
 800a252:	b91d      	cbnz	r5, 800a25c <_strtod_l+0x17c>
 800a254:	9a08      	ldr	r2, [sp, #32]
 800a256:	4302      	orrs	r2, r0
 800a258:	d096      	beq.n	800a188 <_strtod_l+0xa8>
 800a25a:	2500      	movs	r5, #0
 800a25c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a25e:	1c62      	adds	r2, r4, #1
 800a260:	9219      	str	r2, [sp, #100]	@ 0x64
 800a262:	7862      	ldrb	r2, [r4, #1]
 800a264:	2a2b      	cmp	r2, #43	@ 0x2b
 800a266:	d07a      	beq.n	800a35e <_strtod_l+0x27e>
 800a268:	2a2d      	cmp	r2, #45	@ 0x2d
 800a26a:	d07e      	beq.n	800a36a <_strtod_l+0x28a>
 800a26c:	f04f 0c00 	mov.w	ip, #0
 800a270:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a274:	2909      	cmp	r1, #9
 800a276:	f240 8085 	bls.w	800a384 <_strtod_l+0x2a4>
 800a27a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a27c:	f04f 0800 	mov.w	r8, #0
 800a280:	e0a5      	b.n	800a3ce <_strtod_l+0x2ee>
 800a282:	2300      	movs	r3, #0
 800a284:	e7c8      	b.n	800a218 <_strtod_l+0x138>
 800a286:	f1b9 0f08 	cmp.w	r9, #8
 800a28a:	bfd8      	it	le
 800a28c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a28e:	f100 0001 	add.w	r0, r0, #1
 800a292:	bfda      	itte	le
 800a294:	fb02 3301 	mlale	r3, r2, r1, r3
 800a298:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a29a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a29e:	f109 0901 	add.w	r9, r9, #1
 800a2a2:	9019      	str	r0, [sp, #100]	@ 0x64
 800a2a4:	e7bf      	b.n	800a226 <_strtod_l+0x146>
 800a2a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2a8:	1c5a      	adds	r2, r3, #1
 800a2aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2ac:	785a      	ldrb	r2, [r3, #1]
 800a2ae:	f1b9 0f00 	cmp.w	r9, #0
 800a2b2:	d03b      	beq.n	800a32c <_strtod_l+0x24c>
 800a2b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2b6:	464d      	mov	r5, r9
 800a2b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a2bc:	2b09      	cmp	r3, #9
 800a2be:	d912      	bls.n	800a2e6 <_strtod_l+0x206>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e7c2      	b.n	800a24a <_strtod_l+0x16a>
 800a2c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2c6:	1c5a      	adds	r2, r3, #1
 800a2c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2ca:	785a      	ldrb	r2, [r3, #1]
 800a2cc:	3001      	adds	r0, #1
 800a2ce:	2a30      	cmp	r2, #48	@ 0x30
 800a2d0:	d0f8      	beq.n	800a2c4 <_strtod_l+0x1e4>
 800a2d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a2d6:	2b08      	cmp	r3, #8
 800a2d8:	f200 84d2 	bhi.w	800ac80 <_strtod_l+0xba0>
 800a2dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2de:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2e0:	2000      	movs	r0, #0
 800a2e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2e4:	4605      	mov	r5, r0
 800a2e6:	3a30      	subs	r2, #48	@ 0x30
 800a2e8:	f100 0301 	add.w	r3, r0, #1
 800a2ec:	d018      	beq.n	800a320 <_strtod_l+0x240>
 800a2ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2f0:	4419      	add	r1, r3
 800a2f2:	910a      	str	r1, [sp, #40]	@ 0x28
 800a2f4:	462e      	mov	r6, r5
 800a2f6:	f04f 0e0a 	mov.w	lr, #10
 800a2fa:	1c71      	adds	r1, r6, #1
 800a2fc:	eba1 0c05 	sub.w	ip, r1, r5
 800a300:	4563      	cmp	r3, ip
 800a302:	dc15      	bgt.n	800a330 <_strtod_l+0x250>
 800a304:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a308:	182b      	adds	r3, r5, r0
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	f105 0501 	add.w	r5, r5, #1
 800a310:	4405      	add	r5, r0
 800a312:	dc1a      	bgt.n	800a34a <_strtod_l+0x26a>
 800a314:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a316:	230a      	movs	r3, #10
 800a318:	fb03 2301 	mla	r3, r3, r1, r2
 800a31c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a31e:	2300      	movs	r3, #0
 800a320:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a322:	1c51      	adds	r1, r2, #1
 800a324:	9119      	str	r1, [sp, #100]	@ 0x64
 800a326:	7852      	ldrb	r2, [r2, #1]
 800a328:	4618      	mov	r0, r3
 800a32a:	e7c5      	b.n	800a2b8 <_strtod_l+0x1d8>
 800a32c:	4648      	mov	r0, r9
 800a32e:	e7ce      	b.n	800a2ce <_strtod_l+0x1ee>
 800a330:	2e08      	cmp	r6, #8
 800a332:	dc05      	bgt.n	800a340 <_strtod_l+0x260>
 800a334:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a336:	fb0e f606 	mul.w	r6, lr, r6
 800a33a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a33c:	460e      	mov	r6, r1
 800a33e:	e7dc      	b.n	800a2fa <_strtod_l+0x21a>
 800a340:	2910      	cmp	r1, #16
 800a342:	bfd8      	it	le
 800a344:	fb0e f707 	mulle.w	r7, lr, r7
 800a348:	e7f8      	b.n	800a33c <_strtod_l+0x25c>
 800a34a:	2b0f      	cmp	r3, #15
 800a34c:	bfdc      	itt	le
 800a34e:	230a      	movle	r3, #10
 800a350:	fb03 2707 	mlale	r7, r3, r7, r2
 800a354:	e7e3      	b.n	800a31e <_strtod_l+0x23e>
 800a356:	2300      	movs	r3, #0
 800a358:	930a      	str	r3, [sp, #40]	@ 0x28
 800a35a:	2301      	movs	r3, #1
 800a35c:	e77a      	b.n	800a254 <_strtod_l+0x174>
 800a35e:	f04f 0c00 	mov.w	ip, #0
 800a362:	1ca2      	adds	r2, r4, #2
 800a364:	9219      	str	r2, [sp, #100]	@ 0x64
 800a366:	78a2      	ldrb	r2, [r4, #2]
 800a368:	e782      	b.n	800a270 <_strtod_l+0x190>
 800a36a:	f04f 0c01 	mov.w	ip, #1
 800a36e:	e7f8      	b.n	800a362 <_strtod_l+0x282>
 800a370:	0800c314 	.word	0x0800c314
 800a374:	0800c147 	.word	0x0800c147
 800a378:	7ff00000 	.word	0x7ff00000
 800a37c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a37e:	1c51      	adds	r1, r2, #1
 800a380:	9119      	str	r1, [sp, #100]	@ 0x64
 800a382:	7852      	ldrb	r2, [r2, #1]
 800a384:	2a30      	cmp	r2, #48	@ 0x30
 800a386:	d0f9      	beq.n	800a37c <_strtod_l+0x29c>
 800a388:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a38c:	2908      	cmp	r1, #8
 800a38e:	f63f af75 	bhi.w	800a27c <_strtod_l+0x19c>
 800a392:	3a30      	subs	r2, #48	@ 0x30
 800a394:	9209      	str	r2, [sp, #36]	@ 0x24
 800a396:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a398:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a39a:	f04f 080a 	mov.w	r8, #10
 800a39e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a3a0:	1c56      	adds	r6, r2, #1
 800a3a2:	9619      	str	r6, [sp, #100]	@ 0x64
 800a3a4:	7852      	ldrb	r2, [r2, #1]
 800a3a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a3aa:	f1be 0f09 	cmp.w	lr, #9
 800a3ae:	d939      	bls.n	800a424 <_strtod_l+0x344>
 800a3b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a3b2:	1a76      	subs	r6, r6, r1
 800a3b4:	2e08      	cmp	r6, #8
 800a3b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a3ba:	dc03      	bgt.n	800a3c4 <_strtod_l+0x2e4>
 800a3bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3be:	4588      	cmp	r8, r1
 800a3c0:	bfa8      	it	ge
 800a3c2:	4688      	movge	r8, r1
 800a3c4:	f1bc 0f00 	cmp.w	ip, #0
 800a3c8:	d001      	beq.n	800a3ce <_strtod_l+0x2ee>
 800a3ca:	f1c8 0800 	rsb	r8, r8, #0
 800a3ce:	2d00      	cmp	r5, #0
 800a3d0:	d14e      	bne.n	800a470 <_strtod_l+0x390>
 800a3d2:	9908      	ldr	r1, [sp, #32]
 800a3d4:	4308      	orrs	r0, r1
 800a3d6:	f47f aebc 	bne.w	800a152 <_strtod_l+0x72>
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f47f aed4 	bne.w	800a188 <_strtod_l+0xa8>
 800a3e0:	2a69      	cmp	r2, #105	@ 0x69
 800a3e2:	d028      	beq.n	800a436 <_strtod_l+0x356>
 800a3e4:	dc25      	bgt.n	800a432 <_strtod_l+0x352>
 800a3e6:	2a49      	cmp	r2, #73	@ 0x49
 800a3e8:	d025      	beq.n	800a436 <_strtod_l+0x356>
 800a3ea:	2a4e      	cmp	r2, #78	@ 0x4e
 800a3ec:	f47f aecc 	bne.w	800a188 <_strtod_l+0xa8>
 800a3f0:	499a      	ldr	r1, [pc, #616]	@ (800a65c <_strtod_l+0x57c>)
 800a3f2:	a819      	add	r0, sp, #100	@ 0x64
 800a3f4:	f001 f9e0 	bl	800b7b8 <__match>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	f43f aec5 	beq.w	800a188 <_strtod_l+0xa8>
 800a3fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2b28      	cmp	r3, #40	@ 0x28
 800a404:	d12e      	bne.n	800a464 <_strtod_l+0x384>
 800a406:	4996      	ldr	r1, [pc, #600]	@ (800a660 <_strtod_l+0x580>)
 800a408:	aa1c      	add	r2, sp, #112	@ 0x70
 800a40a:	a819      	add	r0, sp, #100	@ 0x64
 800a40c:	f001 f9e8 	bl	800b7e0 <__hexnan>
 800a410:	2805      	cmp	r0, #5
 800a412:	d127      	bne.n	800a464 <_strtod_l+0x384>
 800a414:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a416:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a41a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a41e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a422:	e696      	b.n	800a152 <_strtod_l+0x72>
 800a424:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a426:	fb08 2101 	mla	r1, r8, r1, r2
 800a42a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a42e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a430:	e7b5      	b.n	800a39e <_strtod_l+0x2be>
 800a432:	2a6e      	cmp	r2, #110	@ 0x6e
 800a434:	e7da      	b.n	800a3ec <_strtod_l+0x30c>
 800a436:	498b      	ldr	r1, [pc, #556]	@ (800a664 <_strtod_l+0x584>)
 800a438:	a819      	add	r0, sp, #100	@ 0x64
 800a43a:	f001 f9bd 	bl	800b7b8 <__match>
 800a43e:	2800      	cmp	r0, #0
 800a440:	f43f aea2 	beq.w	800a188 <_strtod_l+0xa8>
 800a444:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a446:	4988      	ldr	r1, [pc, #544]	@ (800a668 <_strtod_l+0x588>)
 800a448:	3b01      	subs	r3, #1
 800a44a:	a819      	add	r0, sp, #100	@ 0x64
 800a44c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a44e:	f001 f9b3 	bl	800b7b8 <__match>
 800a452:	b910      	cbnz	r0, 800a45a <_strtod_l+0x37a>
 800a454:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a456:	3301      	adds	r3, #1
 800a458:	9319      	str	r3, [sp, #100]	@ 0x64
 800a45a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a678 <_strtod_l+0x598>
 800a45e:	f04f 0a00 	mov.w	sl, #0
 800a462:	e676      	b.n	800a152 <_strtod_l+0x72>
 800a464:	4881      	ldr	r0, [pc, #516]	@ (800a66c <_strtod_l+0x58c>)
 800a466:	f000 fee3 	bl	800b230 <nan>
 800a46a:	ec5b ab10 	vmov	sl, fp, d0
 800a46e:	e670      	b.n	800a152 <_strtod_l+0x72>
 800a470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a472:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a474:	eba8 0303 	sub.w	r3, r8, r3
 800a478:	f1b9 0f00 	cmp.w	r9, #0
 800a47c:	bf08      	it	eq
 800a47e:	46a9      	moveq	r9, r5
 800a480:	2d10      	cmp	r5, #16
 800a482:	9309      	str	r3, [sp, #36]	@ 0x24
 800a484:	462c      	mov	r4, r5
 800a486:	bfa8      	it	ge
 800a488:	2410      	movge	r4, #16
 800a48a:	f7f6 f843 	bl	8000514 <__aeabi_ui2d>
 800a48e:	2d09      	cmp	r5, #9
 800a490:	4682      	mov	sl, r0
 800a492:	468b      	mov	fp, r1
 800a494:	dc13      	bgt.n	800a4be <_strtod_l+0x3de>
 800a496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f43f ae5a 	beq.w	800a152 <_strtod_l+0x72>
 800a49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4a0:	dd78      	ble.n	800a594 <_strtod_l+0x4b4>
 800a4a2:	2b16      	cmp	r3, #22
 800a4a4:	dc5f      	bgt.n	800a566 <_strtod_l+0x486>
 800a4a6:	4972      	ldr	r1, [pc, #456]	@ (800a670 <_strtod_l+0x590>)
 800a4a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4b0:	4652      	mov	r2, sl
 800a4b2:	465b      	mov	r3, fp
 800a4b4:	f7f6 f8a8 	bl	8000608 <__aeabi_dmul>
 800a4b8:	4682      	mov	sl, r0
 800a4ba:	468b      	mov	fp, r1
 800a4bc:	e649      	b.n	800a152 <_strtod_l+0x72>
 800a4be:	4b6c      	ldr	r3, [pc, #432]	@ (800a670 <_strtod_l+0x590>)
 800a4c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a4c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a4c8:	f7f6 f89e 	bl	8000608 <__aeabi_dmul>
 800a4cc:	4682      	mov	sl, r0
 800a4ce:	4638      	mov	r0, r7
 800a4d0:	468b      	mov	fp, r1
 800a4d2:	f7f6 f81f 	bl	8000514 <__aeabi_ui2d>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	4650      	mov	r0, sl
 800a4dc:	4659      	mov	r1, fp
 800a4de:	f7f5 fedd 	bl	800029c <__adddf3>
 800a4e2:	2d0f      	cmp	r5, #15
 800a4e4:	4682      	mov	sl, r0
 800a4e6:	468b      	mov	fp, r1
 800a4e8:	ddd5      	ble.n	800a496 <_strtod_l+0x3b6>
 800a4ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ec:	1b2c      	subs	r4, r5, r4
 800a4ee:	441c      	add	r4, r3
 800a4f0:	2c00      	cmp	r4, #0
 800a4f2:	f340 8093 	ble.w	800a61c <_strtod_l+0x53c>
 800a4f6:	f014 030f 	ands.w	r3, r4, #15
 800a4fa:	d00a      	beq.n	800a512 <_strtod_l+0x432>
 800a4fc:	495c      	ldr	r1, [pc, #368]	@ (800a670 <_strtod_l+0x590>)
 800a4fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a502:	4652      	mov	r2, sl
 800a504:	465b      	mov	r3, fp
 800a506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a50a:	f7f6 f87d 	bl	8000608 <__aeabi_dmul>
 800a50e:	4682      	mov	sl, r0
 800a510:	468b      	mov	fp, r1
 800a512:	f034 040f 	bics.w	r4, r4, #15
 800a516:	d073      	beq.n	800a600 <_strtod_l+0x520>
 800a518:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a51c:	dd49      	ble.n	800a5b2 <_strtod_l+0x4d2>
 800a51e:	2400      	movs	r4, #0
 800a520:	46a0      	mov	r8, r4
 800a522:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a524:	46a1      	mov	r9, r4
 800a526:	9a05      	ldr	r2, [sp, #20]
 800a528:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a678 <_strtod_l+0x598>
 800a52c:	2322      	movs	r3, #34	@ 0x22
 800a52e:	6013      	str	r3, [r2, #0]
 800a530:	f04f 0a00 	mov.w	sl, #0
 800a534:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a536:	2b00      	cmp	r3, #0
 800a538:	f43f ae0b 	beq.w	800a152 <_strtod_l+0x72>
 800a53c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a53e:	9805      	ldr	r0, [sp, #20]
 800a540:	f7ff f946 	bl	80097d0 <_Bfree>
 800a544:	9805      	ldr	r0, [sp, #20]
 800a546:	4649      	mov	r1, r9
 800a548:	f7ff f942 	bl	80097d0 <_Bfree>
 800a54c:	9805      	ldr	r0, [sp, #20]
 800a54e:	4641      	mov	r1, r8
 800a550:	f7ff f93e 	bl	80097d0 <_Bfree>
 800a554:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a556:	9805      	ldr	r0, [sp, #20]
 800a558:	f7ff f93a 	bl	80097d0 <_Bfree>
 800a55c:	9805      	ldr	r0, [sp, #20]
 800a55e:	4621      	mov	r1, r4
 800a560:	f7ff f936 	bl	80097d0 <_Bfree>
 800a564:	e5f5      	b.n	800a152 <_strtod_l+0x72>
 800a566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a568:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a56c:	4293      	cmp	r3, r2
 800a56e:	dbbc      	blt.n	800a4ea <_strtod_l+0x40a>
 800a570:	4c3f      	ldr	r4, [pc, #252]	@ (800a670 <_strtod_l+0x590>)
 800a572:	f1c5 050f 	rsb	r5, r5, #15
 800a576:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a57a:	4652      	mov	r2, sl
 800a57c:	465b      	mov	r3, fp
 800a57e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a582:	f7f6 f841 	bl	8000608 <__aeabi_dmul>
 800a586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a588:	1b5d      	subs	r5, r3, r5
 800a58a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a58e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a592:	e78f      	b.n	800a4b4 <_strtod_l+0x3d4>
 800a594:	3316      	adds	r3, #22
 800a596:	dba8      	blt.n	800a4ea <_strtod_l+0x40a>
 800a598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a59a:	eba3 0808 	sub.w	r8, r3, r8
 800a59e:	4b34      	ldr	r3, [pc, #208]	@ (800a670 <_strtod_l+0x590>)
 800a5a0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a5a4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a5a8:	4650      	mov	r0, sl
 800a5aa:	4659      	mov	r1, fp
 800a5ac:	f7f6 f956 	bl	800085c <__aeabi_ddiv>
 800a5b0:	e782      	b.n	800a4b8 <_strtod_l+0x3d8>
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	4f2f      	ldr	r7, [pc, #188]	@ (800a674 <_strtod_l+0x594>)
 800a5b6:	1124      	asrs	r4, r4, #4
 800a5b8:	4650      	mov	r0, sl
 800a5ba:	4659      	mov	r1, fp
 800a5bc:	461e      	mov	r6, r3
 800a5be:	2c01      	cmp	r4, #1
 800a5c0:	dc21      	bgt.n	800a606 <_strtod_l+0x526>
 800a5c2:	b10b      	cbz	r3, 800a5c8 <_strtod_l+0x4e8>
 800a5c4:	4682      	mov	sl, r0
 800a5c6:	468b      	mov	fp, r1
 800a5c8:	492a      	ldr	r1, [pc, #168]	@ (800a674 <_strtod_l+0x594>)
 800a5ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a5ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a5d2:	4652      	mov	r2, sl
 800a5d4:	465b      	mov	r3, fp
 800a5d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5da:	f7f6 f815 	bl	8000608 <__aeabi_dmul>
 800a5de:	4b26      	ldr	r3, [pc, #152]	@ (800a678 <_strtod_l+0x598>)
 800a5e0:	460a      	mov	r2, r1
 800a5e2:	400b      	ands	r3, r1
 800a5e4:	4925      	ldr	r1, [pc, #148]	@ (800a67c <_strtod_l+0x59c>)
 800a5e6:	428b      	cmp	r3, r1
 800a5e8:	4682      	mov	sl, r0
 800a5ea:	d898      	bhi.n	800a51e <_strtod_l+0x43e>
 800a5ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a5f0:	428b      	cmp	r3, r1
 800a5f2:	bf86      	itte	hi
 800a5f4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a680 <_strtod_l+0x5a0>
 800a5f8:	f04f 3aff 	movhi.w	sl, #4294967295
 800a5fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a600:	2300      	movs	r3, #0
 800a602:	9308      	str	r3, [sp, #32]
 800a604:	e076      	b.n	800a6f4 <_strtod_l+0x614>
 800a606:	07e2      	lsls	r2, r4, #31
 800a608:	d504      	bpl.n	800a614 <_strtod_l+0x534>
 800a60a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a60e:	f7f5 fffb 	bl	8000608 <__aeabi_dmul>
 800a612:	2301      	movs	r3, #1
 800a614:	3601      	adds	r6, #1
 800a616:	1064      	asrs	r4, r4, #1
 800a618:	3708      	adds	r7, #8
 800a61a:	e7d0      	b.n	800a5be <_strtod_l+0x4de>
 800a61c:	d0f0      	beq.n	800a600 <_strtod_l+0x520>
 800a61e:	4264      	negs	r4, r4
 800a620:	f014 020f 	ands.w	r2, r4, #15
 800a624:	d00a      	beq.n	800a63c <_strtod_l+0x55c>
 800a626:	4b12      	ldr	r3, [pc, #72]	@ (800a670 <_strtod_l+0x590>)
 800a628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a62c:	4650      	mov	r0, sl
 800a62e:	4659      	mov	r1, fp
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f7f6 f912 	bl	800085c <__aeabi_ddiv>
 800a638:	4682      	mov	sl, r0
 800a63a:	468b      	mov	fp, r1
 800a63c:	1124      	asrs	r4, r4, #4
 800a63e:	d0df      	beq.n	800a600 <_strtod_l+0x520>
 800a640:	2c1f      	cmp	r4, #31
 800a642:	dd1f      	ble.n	800a684 <_strtod_l+0x5a4>
 800a644:	2400      	movs	r4, #0
 800a646:	46a0      	mov	r8, r4
 800a648:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a64a:	46a1      	mov	r9, r4
 800a64c:	9a05      	ldr	r2, [sp, #20]
 800a64e:	2322      	movs	r3, #34	@ 0x22
 800a650:	f04f 0a00 	mov.w	sl, #0
 800a654:	f04f 0b00 	mov.w	fp, #0
 800a658:	6013      	str	r3, [r2, #0]
 800a65a:	e76b      	b.n	800a534 <_strtod_l+0x454>
 800a65c:	0800c035 	.word	0x0800c035
 800a660:	0800c300 	.word	0x0800c300
 800a664:	0800c02d 	.word	0x0800c02d
 800a668:	0800c064 	.word	0x0800c064
 800a66c:	0800c19d 	.word	0x0800c19d
 800a670:	0800c238 	.word	0x0800c238
 800a674:	0800c210 	.word	0x0800c210
 800a678:	7ff00000 	.word	0x7ff00000
 800a67c:	7ca00000 	.word	0x7ca00000
 800a680:	7fefffff 	.word	0x7fefffff
 800a684:	f014 0310 	ands.w	r3, r4, #16
 800a688:	bf18      	it	ne
 800a68a:	236a      	movne	r3, #106	@ 0x6a
 800a68c:	4ea9      	ldr	r6, [pc, #676]	@ (800a934 <_strtod_l+0x854>)
 800a68e:	9308      	str	r3, [sp, #32]
 800a690:	4650      	mov	r0, sl
 800a692:	4659      	mov	r1, fp
 800a694:	2300      	movs	r3, #0
 800a696:	07e7      	lsls	r7, r4, #31
 800a698:	d504      	bpl.n	800a6a4 <_strtod_l+0x5c4>
 800a69a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a69e:	f7f5 ffb3 	bl	8000608 <__aeabi_dmul>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	1064      	asrs	r4, r4, #1
 800a6a6:	f106 0608 	add.w	r6, r6, #8
 800a6aa:	d1f4      	bne.n	800a696 <_strtod_l+0x5b6>
 800a6ac:	b10b      	cbz	r3, 800a6b2 <_strtod_l+0x5d2>
 800a6ae:	4682      	mov	sl, r0
 800a6b0:	468b      	mov	fp, r1
 800a6b2:	9b08      	ldr	r3, [sp, #32]
 800a6b4:	b1b3      	cbz	r3, 800a6e4 <_strtod_l+0x604>
 800a6b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a6ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	4659      	mov	r1, fp
 800a6c2:	dd0f      	ble.n	800a6e4 <_strtod_l+0x604>
 800a6c4:	2b1f      	cmp	r3, #31
 800a6c6:	dd56      	ble.n	800a776 <_strtod_l+0x696>
 800a6c8:	2b34      	cmp	r3, #52	@ 0x34
 800a6ca:	bfde      	ittt	le
 800a6cc:	f04f 33ff 	movle.w	r3, #4294967295
 800a6d0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a6d4:	4093      	lslle	r3, r2
 800a6d6:	f04f 0a00 	mov.w	sl, #0
 800a6da:	bfcc      	ite	gt
 800a6dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a6e0:	ea03 0b01 	andle.w	fp, r3, r1
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	4650      	mov	r0, sl
 800a6ea:	4659      	mov	r1, fp
 800a6ec:	f7f6 f9f4 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	d1a7      	bne.n	800a644 <_strtod_l+0x564>
 800a6f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a6fa:	9805      	ldr	r0, [sp, #20]
 800a6fc:	462b      	mov	r3, r5
 800a6fe:	464a      	mov	r2, r9
 800a700:	f7ff f8ce 	bl	80098a0 <__s2b>
 800a704:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a706:	2800      	cmp	r0, #0
 800a708:	f43f af09 	beq.w	800a51e <_strtod_l+0x43e>
 800a70c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a70e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a710:	2a00      	cmp	r2, #0
 800a712:	eba3 0308 	sub.w	r3, r3, r8
 800a716:	bfa8      	it	ge
 800a718:	2300      	movge	r3, #0
 800a71a:	9312      	str	r3, [sp, #72]	@ 0x48
 800a71c:	2400      	movs	r4, #0
 800a71e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a722:	9316      	str	r3, [sp, #88]	@ 0x58
 800a724:	46a0      	mov	r8, r4
 800a726:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a728:	9805      	ldr	r0, [sp, #20]
 800a72a:	6859      	ldr	r1, [r3, #4]
 800a72c:	f7ff f810 	bl	8009750 <_Balloc>
 800a730:	4681      	mov	r9, r0
 800a732:	2800      	cmp	r0, #0
 800a734:	f43f aef7 	beq.w	800a526 <_strtod_l+0x446>
 800a738:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a73a:	691a      	ldr	r2, [r3, #16]
 800a73c:	3202      	adds	r2, #2
 800a73e:	f103 010c 	add.w	r1, r3, #12
 800a742:	0092      	lsls	r2, r2, #2
 800a744:	300c      	adds	r0, #12
 800a746:	f7fe f896 	bl	8008876 <memcpy>
 800a74a:	ec4b ab10 	vmov	d0, sl, fp
 800a74e:	9805      	ldr	r0, [sp, #20]
 800a750:	aa1c      	add	r2, sp, #112	@ 0x70
 800a752:	a91b      	add	r1, sp, #108	@ 0x6c
 800a754:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a758:	f7ff fbd6 	bl	8009f08 <__d2b>
 800a75c:	901a      	str	r0, [sp, #104]	@ 0x68
 800a75e:	2800      	cmp	r0, #0
 800a760:	f43f aee1 	beq.w	800a526 <_strtod_l+0x446>
 800a764:	9805      	ldr	r0, [sp, #20]
 800a766:	2101      	movs	r1, #1
 800a768:	f7ff f930 	bl	80099cc <__i2b>
 800a76c:	4680      	mov	r8, r0
 800a76e:	b948      	cbnz	r0, 800a784 <_strtod_l+0x6a4>
 800a770:	f04f 0800 	mov.w	r8, #0
 800a774:	e6d7      	b.n	800a526 <_strtod_l+0x446>
 800a776:	f04f 32ff 	mov.w	r2, #4294967295
 800a77a:	fa02 f303 	lsl.w	r3, r2, r3
 800a77e:	ea03 0a0a 	and.w	sl, r3, sl
 800a782:	e7af      	b.n	800a6e4 <_strtod_l+0x604>
 800a784:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a786:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a788:	2d00      	cmp	r5, #0
 800a78a:	bfab      	itete	ge
 800a78c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a78e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a790:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a792:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a794:	bfac      	ite	ge
 800a796:	18ef      	addge	r7, r5, r3
 800a798:	1b5e      	sublt	r6, r3, r5
 800a79a:	9b08      	ldr	r3, [sp, #32]
 800a79c:	1aed      	subs	r5, r5, r3
 800a79e:	4415      	add	r5, r2
 800a7a0:	4b65      	ldr	r3, [pc, #404]	@ (800a938 <_strtod_l+0x858>)
 800a7a2:	3d01      	subs	r5, #1
 800a7a4:	429d      	cmp	r5, r3
 800a7a6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a7aa:	da50      	bge.n	800a84e <_strtod_l+0x76e>
 800a7ac:	1b5b      	subs	r3, r3, r5
 800a7ae:	2b1f      	cmp	r3, #31
 800a7b0:	eba2 0203 	sub.w	r2, r2, r3
 800a7b4:	f04f 0101 	mov.w	r1, #1
 800a7b8:	dc3d      	bgt.n	800a836 <_strtod_l+0x756>
 800a7ba:	fa01 f303 	lsl.w	r3, r1, r3
 800a7be:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	9310      	str	r3, [sp, #64]	@ 0x40
 800a7c4:	18bd      	adds	r5, r7, r2
 800a7c6:	9b08      	ldr	r3, [sp, #32]
 800a7c8:	42af      	cmp	r7, r5
 800a7ca:	4416      	add	r6, r2
 800a7cc:	441e      	add	r6, r3
 800a7ce:	463b      	mov	r3, r7
 800a7d0:	bfa8      	it	ge
 800a7d2:	462b      	movge	r3, r5
 800a7d4:	42b3      	cmp	r3, r6
 800a7d6:	bfa8      	it	ge
 800a7d8:	4633      	movge	r3, r6
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	bfc2      	ittt	gt
 800a7de:	1aed      	subgt	r5, r5, r3
 800a7e0:	1af6      	subgt	r6, r6, r3
 800a7e2:	1aff      	subgt	r7, r7, r3
 800a7e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	dd16      	ble.n	800a818 <_strtod_l+0x738>
 800a7ea:	4641      	mov	r1, r8
 800a7ec:	9805      	ldr	r0, [sp, #20]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	f7ff f9a4 	bl	8009b3c <__pow5mult>
 800a7f4:	4680      	mov	r8, r0
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d0ba      	beq.n	800a770 <_strtod_l+0x690>
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a7fe:	9805      	ldr	r0, [sp, #20]
 800a800:	f7ff f8fa 	bl	80099f8 <__multiply>
 800a804:	900a      	str	r0, [sp, #40]	@ 0x28
 800a806:	2800      	cmp	r0, #0
 800a808:	f43f ae8d 	beq.w	800a526 <_strtod_l+0x446>
 800a80c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a80e:	9805      	ldr	r0, [sp, #20]
 800a810:	f7fe ffde 	bl	80097d0 <_Bfree>
 800a814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a816:	931a      	str	r3, [sp, #104]	@ 0x68
 800a818:	2d00      	cmp	r5, #0
 800a81a:	dc1d      	bgt.n	800a858 <_strtod_l+0x778>
 800a81c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a81e:	2b00      	cmp	r3, #0
 800a820:	dd23      	ble.n	800a86a <_strtod_l+0x78a>
 800a822:	4649      	mov	r1, r9
 800a824:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a826:	9805      	ldr	r0, [sp, #20]
 800a828:	f7ff f988 	bl	8009b3c <__pow5mult>
 800a82c:	4681      	mov	r9, r0
 800a82e:	b9e0      	cbnz	r0, 800a86a <_strtod_l+0x78a>
 800a830:	f04f 0900 	mov.w	r9, #0
 800a834:	e677      	b.n	800a526 <_strtod_l+0x446>
 800a836:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a83a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a83e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a842:	35e2      	adds	r5, #226	@ 0xe2
 800a844:	fa01 f305 	lsl.w	r3, r1, r5
 800a848:	9310      	str	r3, [sp, #64]	@ 0x40
 800a84a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a84c:	e7ba      	b.n	800a7c4 <_strtod_l+0x6e4>
 800a84e:	2300      	movs	r3, #0
 800a850:	9310      	str	r3, [sp, #64]	@ 0x40
 800a852:	2301      	movs	r3, #1
 800a854:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a856:	e7b5      	b.n	800a7c4 <_strtod_l+0x6e4>
 800a858:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a85a:	9805      	ldr	r0, [sp, #20]
 800a85c:	462a      	mov	r2, r5
 800a85e:	f7ff f9c7 	bl	8009bf0 <__lshift>
 800a862:	901a      	str	r0, [sp, #104]	@ 0x68
 800a864:	2800      	cmp	r0, #0
 800a866:	d1d9      	bne.n	800a81c <_strtod_l+0x73c>
 800a868:	e65d      	b.n	800a526 <_strtod_l+0x446>
 800a86a:	2e00      	cmp	r6, #0
 800a86c:	dd07      	ble.n	800a87e <_strtod_l+0x79e>
 800a86e:	4649      	mov	r1, r9
 800a870:	9805      	ldr	r0, [sp, #20]
 800a872:	4632      	mov	r2, r6
 800a874:	f7ff f9bc 	bl	8009bf0 <__lshift>
 800a878:	4681      	mov	r9, r0
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d0d8      	beq.n	800a830 <_strtod_l+0x750>
 800a87e:	2f00      	cmp	r7, #0
 800a880:	dd08      	ble.n	800a894 <_strtod_l+0x7b4>
 800a882:	4641      	mov	r1, r8
 800a884:	9805      	ldr	r0, [sp, #20]
 800a886:	463a      	mov	r2, r7
 800a888:	f7ff f9b2 	bl	8009bf0 <__lshift>
 800a88c:	4680      	mov	r8, r0
 800a88e:	2800      	cmp	r0, #0
 800a890:	f43f ae49 	beq.w	800a526 <_strtod_l+0x446>
 800a894:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a896:	9805      	ldr	r0, [sp, #20]
 800a898:	464a      	mov	r2, r9
 800a89a:	f7ff fa31 	bl	8009d00 <__mdiff>
 800a89e:	4604      	mov	r4, r0
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	f43f ae40 	beq.w	800a526 <_strtod_l+0x446>
 800a8a6:	68c3      	ldr	r3, [r0, #12]
 800a8a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	60c3      	str	r3, [r0, #12]
 800a8ae:	4641      	mov	r1, r8
 800a8b0:	f7ff fa0a 	bl	8009cc8 <__mcmp>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	da45      	bge.n	800a944 <_strtod_l+0x864>
 800a8b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ba:	ea53 030a 	orrs.w	r3, r3, sl
 800a8be:	d16b      	bne.n	800a998 <_strtod_l+0x8b8>
 800a8c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d167      	bne.n	800a998 <_strtod_l+0x8b8>
 800a8c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8cc:	0d1b      	lsrs	r3, r3, #20
 800a8ce:	051b      	lsls	r3, r3, #20
 800a8d0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a8d4:	d960      	bls.n	800a998 <_strtod_l+0x8b8>
 800a8d6:	6963      	ldr	r3, [r4, #20]
 800a8d8:	b913      	cbnz	r3, 800a8e0 <_strtod_l+0x800>
 800a8da:	6923      	ldr	r3, [r4, #16]
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	dd5b      	ble.n	800a998 <_strtod_l+0x8b8>
 800a8e0:	4621      	mov	r1, r4
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	9805      	ldr	r0, [sp, #20]
 800a8e6:	f7ff f983 	bl	8009bf0 <__lshift>
 800a8ea:	4641      	mov	r1, r8
 800a8ec:	4604      	mov	r4, r0
 800a8ee:	f7ff f9eb 	bl	8009cc8 <__mcmp>
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	dd50      	ble.n	800a998 <_strtod_l+0x8b8>
 800a8f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8fa:	9a08      	ldr	r2, [sp, #32]
 800a8fc:	0d1b      	lsrs	r3, r3, #20
 800a8fe:	051b      	lsls	r3, r3, #20
 800a900:	2a00      	cmp	r2, #0
 800a902:	d06a      	beq.n	800a9da <_strtod_l+0x8fa>
 800a904:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a908:	d867      	bhi.n	800a9da <_strtod_l+0x8fa>
 800a90a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a90e:	f67f ae9d 	bls.w	800a64c <_strtod_l+0x56c>
 800a912:	4b0a      	ldr	r3, [pc, #40]	@ (800a93c <_strtod_l+0x85c>)
 800a914:	4650      	mov	r0, sl
 800a916:	4659      	mov	r1, fp
 800a918:	2200      	movs	r2, #0
 800a91a:	f7f5 fe75 	bl	8000608 <__aeabi_dmul>
 800a91e:	4b08      	ldr	r3, [pc, #32]	@ (800a940 <_strtod_l+0x860>)
 800a920:	400b      	ands	r3, r1
 800a922:	4682      	mov	sl, r0
 800a924:	468b      	mov	fp, r1
 800a926:	2b00      	cmp	r3, #0
 800a928:	f47f ae08 	bne.w	800a53c <_strtod_l+0x45c>
 800a92c:	9a05      	ldr	r2, [sp, #20]
 800a92e:	2322      	movs	r3, #34	@ 0x22
 800a930:	6013      	str	r3, [r2, #0]
 800a932:	e603      	b.n	800a53c <_strtod_l+0x45c>
 800a934:	0800c328 	.word	0x0800c328
 800a938:	fffffc02 	.word	0xfffffc02
 800a93c:	39500000 	.word	0x39500000
 800a940:	7ff00000 	.word	0x7ff00000
 800a944:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a948:	d165      	bne.n	800aa16 <_strtod_l+0x936>
 800a94a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a94c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a950:	b35a      	cbz	r2, 800a9aa <_strtod_l+0x8ca>
 800a952:	4a9f      	ldr	r2, [pc, #636]	@ (800abd0 <_strtod_l+0xaf0>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d12b      	bne.n	800a9b0 <_strtod_l+0x8d0>
 800a958:	9b08      	ldr	r3, [sp, #32]
 800a95a:	4651      	mov	r1, sl
 800a95c:	b303      	cbz	r3, 800a9a0 <_strtod_l+0x8c0>
 800a95e:	4b9d      	ldr	r3, [pc, #628]	@ (800abd4 <_strtod_l+0xaf4>)
 800a960:	465a      	mov	r2, fp
 800a962:	4013      	ands	r3, r2
 800a964:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a968:	f04f 32ff 	mov.w	r2, #4294967295
 800a96c:	d81b      	bhi.n	800a9a6 <_strtod_l+0x8c6>
 800a96e:	0d1b      	lsrs	r3, r3, #20
 800a970:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a974:	fa02 f303 	lsl.w	r3, r2, r3
 800a978:	4299      	cmp	r1, r3
 800a97a:	d119      	bne.n	800a9b0 <_strtod_l+0x8d0>
 800a97c:	4b96      	ldr	r3, [pc, #600]	@ (800abd8 <_strtod_l+0xaf8>)
 800a97e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a980:	429a      	cmp	r2, r3
 800a982:	d102      	bne.n	800a98a <_strtod_l+0x8aa>
 800a984:	3101      	adds	r1, #1
 800a986:	f43f adce 	beq.w	800a526 <_strtod_l+0x446>
 800a98a:	4b92      	ldr	r3, [pc, #584]	@ (800abd4 <_strtod_l+0xaf4>)
 800a98c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a98e:	401a      	ands	r2, r3
 800a990:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a994:	f04f 0a00 	mov.w	sl, #0
 800a998:	9b08      	ldr	r3, [sp, #32]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d1b9      	bne.n	800a912 <_strtod_l+0x832>
 800a99e:	e5cd      	b.n	800a53c <_strtod_l+0x45c>
 800a9a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a9a4:	e7e8      	b.n	800a978 <_strtod_l+0x898>
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	e7e6      	b.n	800a978 <_strtod_l+0x898>
 800a9aa:	ea53 030a 	orrs.w	r3, r3, sl
 800a9ae:	d0a2      	beq.n	800a8f6 <_strtod_l+0x816>
 800a9b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9b2:	b1db      	cbz	r3, 800a9ec <_strtod_l+0x90c>
 800a9b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9b6:	4213      	tst	r3, r2
 800a9b8:	d0ee      	beq.n	800a998 <_strtod_l+0x8b8>
 800a9ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9bc:	9a08      	ldr	r2, [sp, #32]
 800a9be:	4650      	mov	r0, sl
 800a9c0:	4659      	mov	r1, fp
 800a9c2:	b1bb      	cbz	r3, 800a9f4 <_strtod_l+0x914>
 800a9c4:	f7ff fb6e 	bl	800a0a4 <sulp>
 800a9c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9cc:	ec53 2b10 	vmov	r2, r3, d0
 800a9d0:	f7f5 fc64 	bl	800029c <__adddf3>
 800a9d4:	4682      	mov	sl, r0
 800a9d6:	468b      	mov	fp, r1
 800a9d8:	e7de      	b.n	800a998 <_strtod_l+0x8b8>
 800a9da:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a9de:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a9e2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a9e6:	f04f 3aff 	mov.w	sl, #4294967295
 800a9ea:	e7d5      	b.n	800a998 <_strtod_l+0x8b8>
 800a9ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a9ee:	ea13 0f0a 	tst.w	r3, sl
 800a9f2:	e7e1      	b.n	800a9b8 <_strtod_l+0x8d8>
 800a9f4:	f7ff fb56 	bl	800a0a4 <sulp>
 800a9f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9fc:	ec53 2b10 	vmov	r2, r3, d0
 800aa00:	f7f5 fc4a 	bl	8000298 <__aeabi_dsub>
 800aa04:	2200      	movs	r2, #0
 800aa06:	2300      	movs	r3, #0
 800aa08:	4682      	mov	sl, r0
 800aa0a:	468b      	mov	fp, r1
 800aa0c:	f7f6 f864 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa10:	2800      	cmp	r0, #0
 800aa12:	d0c1      	beq.n	800a998 <_strtod_l+0x8b8>
 800aa14:	e61a      	b.n	800a64c <_strtod_l+0x56c>
 800aa16:	4641      	mov	r1, r8
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f7ff facd 	bl	8009fb8 <__ratio>
 800aa1e:	ec57 6b10 	vmov	r6, r7, d0
 800aa22:	2200      	movs	r2, #0
 800aa24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800aa28:	4630      	mov	r0, r6
 800aa2a:	4639      	mov	r1, r7
 800aa2c:	f7f6 f868 	bl	8000b00 <__aeabi_dcmple>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	d06f      	beq.n	800ab14 <_strtod_l+0xa34>
 800aa34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d17a      	bne.n	800ab30 <_strtod_l+0xa50>
 800aa3a:	f1ba 0f00 	cmp.w	sl, #0
 800aa3e:	d158      	bne.n	800aaf2 <_strtod_l+0xa12>
 800aa40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d15a      	bne.n	800ab00 <_strtod_l+0xa20>
 800aa4a:	4b64      	ldr	r3, [pc, #400]	@ (800abdc <_strtod_l+0xafc>)
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	4630      	mov	r0, r6
 800aa50:	4639      	mov	r1, r7
 800aa52:	f7f6 f84b 	bl	8000aec <__aeabi_dcmplt>
 800aa56:	2800      	cmp	r0, #0
 800aa58:	d159      	bne.n	800ab0e <_strtod_l+0xa2e>
 800aa5a:	4630      	mov	r0, r6
 800aa5c:	4639      	mov	r1, r7
 800aa5e:	4b60      	ldr	r3, [pc, #384]	@ (800abe0 <_strtod_l+0xb00>)
 800aa60:	2200      	movs	r2, #0
 800aa62:	f7f5 fdd1 	bl	8000608 <__aeabi_dmul>
 800aa66:	4606      	mov	r6, r0
 800aa68:	460f      	mov	r7, r1
 800aa6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800aa6e:	9606      	str	r6, [sp, #24]
 800aa70:	9307      	str	r3, [sp, #28]
 800aa72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa76:	4d57      	ldr	r5, [pc, #348]	@ (800abd4 <_strtod_l+0xaf4>)
 800aa78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aa7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa7e:	401d      	ands	r5, r3
 800aa80:	4b58      	ldr	r3, [pc, #352]	@ (800abe4 <_strtod_l+0xb04>)
 800aa82:	429d      	cmp	r5, r3
 800aa84:	f040 80b2 	bne.w	800abec <_strtod_l+0xb0c>
 800aa88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800aa8e:	ec4b ab10 	vmov	d0, sl, fp
 800aa92:	f7ff f9c9 	bl	8009e28 <__ulp>
 800aa96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa9a:	ec51 0b10 	vmov	r0, r1, d0
 800aa9e:	f7f5 fdb3 	bl	8000608 <__aeabi_dmul>
 800aaa2:	4652      	mov	r2, sl
 800aaa4:	465b      	mov	r3, fp
 800aaa6:	f7f5 fbf9 	bl	800029c <__adddf3>
 800aaaa:	460b      	mov	r3, r1
 800aaac:	4949      	ldr	r1, [pc, #292]	@ (800abd4 <_strtod_l+0xaf4>)
 800aaae:	4a4e      	ldr	r2, [pc, #312]	@ (800abe8 <_strtod_l+0xb08>)
 800aab0:	4019      	ands	r1, r3
 800aab2:	4291      	cmp	r1, r2
 800aab4:	4682      	mov	sl, r0
 800aab6:	d942      	bls.n	800ab3e <_strtod_l+0xa5e>
 800aab8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aaba:	4b47      	ldr	r3, [pc, #284]	@ (800abd8 <_strtod_l+0xaf8>)
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d103      	bne.n	800aac8 <_strtod_l+0x9e8>
 800aac0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aac2:	3301      	adds	r3, #1
 800aac4:	f43f ad2f 	beq.w	800a526 <_strtod_l+0x446>
 800aac8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800abd8 <_strtod_l+0xaf8>
 800aacc:	f04f 3aff 	mov.w	sl, #4294967295
 800aad0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aad2:	9805      	ldr	r0, [sp, #20]
 800aad4:	f7fe fe7c 	bl	80097d0 <_Bfree>
 800aad8:	9805      	ldr	r0, [sp, #20]
 800aada:	4649      	mov	r1, r9
 800aadc:	f7fe fe78 	bl	80097d0 <_Bfree>
 800aae0:	9805      	ldr	r0, [sp, #20]
 800aae2:	4641      	mov	r1, r8
 800aae4:	f7fe fe74 	bl	80097d0 <_Bfree>
 800aae8:	9805      	ldr	r0, [sp, #20]
 800aaea:	4621      	mov	r1, r4
 800aaec:	f7fe fe70 	bl	80097d0 <_Bfree>
 800aaf0:	e619      	b.n	800a726 <_strtod_l+0x646>
 800aaf2:	f1ba 0f01 	cmp.w	sl, #1
 800aaf6:	d103      	bne.n	800ab00 <_strtod_l+0xa20>
 800aaf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f43f ada6 	beq.w	800a64c <_strtod_l+0x56c>
 800ab00:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800abb0 <_strtod_l+0xad0>
 800ab04:	4f35      	ldr	r7, [pc, #212]	@ (800abdc <_strtod_l+0xafc>)
 800ab06:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab0a:	2600      	movs	r6, #0
 800ab0c:	e7b1      	b.n	800aa72 <_strtod_l+0x992>
 800ab0e:	4f34      	ldr	r7, [pc, #208]	@ (800abe0 <_strtod_l+0xb00>)
 800ab10:	2600      	movs	r6, #0
 800ab12:	e7aa      	b.n	800aa6a <_strtod_l+0x98a>
 800ab14:	4b32      	ldr	r3, [pc, #200]	@ (800abe0 <_strtod_l+0xb00>)
 800ab16:	4630      	mov	r0, r6
 800ab18:	4639      	mov	r1, r7
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f7f5 fd74 	bl	8000608 <__aeabi_dmul>
 800ab20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab22:	4606      	mov	r6, r0
 800ab24:	460f      	mov	r7, r1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d09f      	beq.n	800aa6a <_strtod_l+0x98a>
 800ab2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ab2e:	e7a0      	b.n	800aa72 <_strtod_l+0x992>
 800ab30:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800abb8 <_strtod_l+0xad8>
 800ab34:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab38:	ec57 6b17 	vmov	r6, r7, d7
 800ab3c:	e799      	b.n	800aa72 <_strtod_l+0x992>
 800ab3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ab42:	9b08      	ldr	r3, [sp, #32]
 800ab44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d1c1      	bne.n	800aad0 <_strtod_l+0x9f0>
 800ab4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab50:	0d1b      	lsrs	r3, r3, #20
 800ab52:	051b      	lsls	r3, r3, #20
 800ab54:	429d      	cmp	r5, r3
 800ab56:	d1bb      	bne.n	800aad0 <_strtod_l+0x9f0>
 800ab58:	4630      	mov	r0, r6
 800ab5a:	4639      	mov	r1, r7
 800ab5c:	f7f6 f8b4 	bl	8000cc8 <__aeabi_d2lz>
 800ab60:	f7f5 fd24 	bl	80005ac <__aeabi_l2d>
 800ab64:	4602      	mov	r2, r0
 800ab66:	460b      	mov	r3, r1
 800ab68:	4630      	mov	r0, r6
 800ab6a:	4639      	mov	r1, r7
 800ab6c:	f7f5 fb94 	bl	8000298 <__aeabi_dsub>
 800ab70:	460b      	mov	r3, r1
 800ab72:	4602      	mov	r2, r0
 800ab74:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ab78:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ab7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab7e:	ea46 060a 	orr.w	r6, r6, sl
 800ab82:	431e      	orrs	r6, r3
 800ab84:	d06f      	beq.n	800ac66 <_strtod_l+0xb86>
 800ab86:	a30e      	add	r3, pc, #56	@ (adr r3, 800abc0 <_strtod_l+0xae0>)
 800ab88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8c:	f7f5 ffae 	bl	8000aec <__aeabi_dcmplt>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	f47f acd3 	bne.w	800a53c <_strtod_l+0x45c>
 800ab96:	a30c      	add	r3, pc, #48	@ (adr r3, 800abc8 <_strtod_l+0xae8>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aba0:	f7f5 ffc2 	bl	8000b28 <__aeabi_dcmpgt>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	d093      	beq.n	800aad0 <_strtod_l+0x9f0>
 800aba8:	e4c8      	b.n	800a53c <_strtod_l+0x45c>
 800abaa:	bf00      	nop
 800abac:	f3af 8000 	nop.w
 800abb0:	00000000 	.word	0x00000000
 800abb4:	bff00000 	.word	0xbff00000
 800abb8:	00000000 	.word	0x00000000
 800abbc:	3ff00000 	.word	0x3ff00000
 800abc0:	94a03595 	.word	0x94a03595
 800abc4:	3fdfffff 	.word	0x3fdfffff
 800abc8:	35afe535 	.word	0x35afe535
 800abcc:	3fe00000 	.word	0x3fe00000
 800abd0:	000fffff 	.word	0x000fffff
 800abd4:	7ff00000 	.word	0x7ff00000
 800abd8:	7fefffff 	.word	0x7fefffff
 800abdc:	3ff00000 	.word	0x3ff00000
 800abe0:	3fe00000 	.word	0x3fe00000
 800abe4:	7fe00000 	.word	0x7fe00000
 800abe8:	7c9fffff 	.word	0x7c9fffff
 800abec:	9b08      	ldr	r3, [sp, #32]
 800abee:	b323      	cbz	r3, 800ac3a <_strtod_l+0xb5a>
 800abf0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800abf4:	d821      	bhi.n	800ac3a <_strtod_l+0xb5a>
 800abf6:	a328      	add	r3, pc, #160	@ (adr r3, 800ac98 <_strtod_l+0xbb8>)
 800abf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abfc:	4630      	mov	r0, r6
 800abfe:	4639      	mov	r1, r7
 800ac00:	f7f5 ff7e 	bl	8000b00 <__aeabi_dcmple>
 800ac04:	b1a0      	cbz	r0, 800ac30 <_strtod_l+0xb50>
 800ac06:	4639      	mov	r1, r7
 800ac08:	4630      	mov	r0, r6
 800ac0a:	f7f5 ffd5 	bl	8000bb8 <__aeabi_d2uiz>
 800ac0e:	2801      	cmp	r0, #1
 800ac10:	bf38      	it	cc
 800ac12:	2001      	movcc	r0, #1
 800ac14:	f7f5 fc7e 	bl	8000514 <__aeabi_ui2d>
 800ac18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac1a:	4606      	mov	r6, r0
 800ac1c:	460f      	mov	r7, r1
 800ac1e:	b9fb      	cbnz	r3, 800ac60 <_strtod_l+0xb80>
 800ac20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac24:	9014      	str	r0, [sp, #80]	@ 0x50
 800ac26:	9315      	str	r3, [sp, #84]	@ 0x54
 800ac28:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ac2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ac30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac32:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ac36:	1b5b      	subs	r3, r3, r5
 800ac38:	9311      	str	r3, [sp, #68]	@ 0x44
 800ac3a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ac3e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ac42:	f7ff f8f1 	bl	8009e28 <__ulp>
 800ac46:	4650      	mov	r0, sl
 800ac48:	ec53 2b10 	vmov	r2, r3, d0
 800ac4c:	4659      	mov	r1, fp
 800ac4e:	f7f5 fcdb 	bl	8000608 <__aeabi_dmul>
 800ac52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ac56:	f7f5 fb21 	bl	800029c <__adddf3>
 800ac5a:	4682      	mov	sl, r0
 800ac5c:	468b      	mov	fp, r1
 800ac5e:	e770      	b.n	800ab42 <_strtod_l+0xa62>
 800ac60:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ac64:	e7e0      	b.n	800ac28 <_strtod_l+0xb48>
 800ac66:	a30e      	add	r3, pc, #56	@ (adr r3, 800aca0 <_strtod_l+0xbc0>)
 800ac68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6c:	f7f5 ff3e 	bl	8000aec <__aeabi_dcmplt>
 800ac70:	e798      	b.n	800aba4 <_strtod_l+0xac4>
 800ac72:	2300      	movs	r3, #0
 800ac74:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac76:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ac78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac7a:	6013      	str	r3, [r2, #0]
 800ac7c:	f7ff ba6d 	b.w	800a15a <_strtod_l+0x7a>
 800ac80:	2a65      	cmp	r2, #101	@ 0x65
 800ac82:	f43f ab68 	beq.w	800a356 <_strtod_l+0x276>
 800ac86:	2a45      	cmp	r2, #69	@ 0x45
 800ac88:	f43f ab65 	beq.w	800a356 <_strtod_l+0x276>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	f7ff bba0 	b.w	800a3d2 <_strtod_l+0x2f2>
 800ac92:	bf00      	nop
 800ac94:	f3af 8000 	nop.w
 800ac98:	ffc00000 	.word	0xffc00000
 800ac9c:	41dfffff 	.word	0x41dfffff
 800aca0:	94a03595 	.word	0x94a03595
 800aca4:	3fcfffff 	.word	0x3fcfffff

0800aca8 <_strtod_r>:
 800aca8:	4b01      	ldr	r3, [pc, #4]	@ (800acb0 <_strtod_r+0x8>)
 800acaa:	f7ff ba19 	b.w	800a0e0 <_strtod_l>
 800acae:	bf00      	nop
 800acb0:	20000074 	.word	0x20000074

0800acb4 <_strtol_l.isra.0>:
 800acb4:	2b24      	cmp	r3, #36	@ 0x24
 800acb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acba:	4686      	mov	lr, r0
 800acbc:	4690      	mov	r8, r2
 800acbe:	d801      	bhi.n	800acc4 <_strtol_l.isra.0+0x10>
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d106      	bne.n	800acd2 <_strtol_l.isra.0+0x1e>
 800acc4:	f7fd fdaa 	bl	800881c <__errno>
 800acc8:	2316      	movs	r3, #22
 800acca:	6003      	str	r3, [r0, #0]
 800accc:	2000      	movs	r0, #0
 800acce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd2:	4834      	ldr	r0, [pc, #208]	@ (800ada4 <_strtol_l.isra.0+0xf0>)
 800acd4:	460d      	mov	r5, r1
 800acd6:	462a      	mov	r2, r5
 800acd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acdc:	5d06      	ldrb	r6, [r0, r4]
 800acde:	f016 0608 	ands.w	r6, r6, #8
 800ace2:	d1f8      	bne.n	800acd6 <_strtol_l.isra.0+0x22>
 800ace4:	2c2d      	cmp	r4, #45	@ 0x2d
 800ace6:	d110      	bne.n	800ad0a <_strtol_l.isra.0+0x56>
 800ace8:	782c      	ldrb	r4, [r5, #0]
 800acea:	2601      	movs	r6, #1
 800acec:	1c95      	adds	r5, r2, #2
 800acee:	f033 0210 	bics.w	r2, r3, #16
 800acf2:	d115      	bne.n	800ad20 <_strtol_l.isra.0+0x6c>
 800acf4:	2c30      	cmp	r4, #48	@ 0x30
 800acf6:	d10d      	bne.n	800ad14 <_strtol_l.isra.0+0x60>
 800acf8:	782a      	ldrb	r2, [r5, #0]
 800acfa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800acfe:	2a58      	cmp	r2, #88	@ 0x58
 800ad00:	d108      	bne.n	800ad14 <_strtol_l.isra.0+0x60>
 800ad02:	786c      	ldrb	r4, [r5, #1]
 800ad04:	3502      	adds	r5, #2
 800ad06:	2310      	movs	r3, #16
 800ad08:	e00a      	b.n	800ad20 <_strtol_l.isra.0+0x6c>
 800ad0a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ad0c:	bf04      	itt	eq
 800ad0e:	782c      	ldrbeq	r4, [r5, #0]
 800ad10:	1c95      	addeq	r5, r2, #2
 800ad12:	e7ec      	b.n	800acee <_strtol_l.isra.0+0x3a>
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1f6      	bne.n	800ad06 <_strtol_l.isra.0+0x52>
 800ad18:	2c30      	cmp	r4, #48	@ 0x30
 800ad1a:	bf14      	ite	ne
 800ad1c:	230a      	movne	r3, #10
 800ad1e:	2308      	moveq	r3, #8
 800ad20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ad24:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ad28:	2200      	movs	r2, #0
 800ad2a:	fbbc f9f3 	udiv	r9, ip, r3
 800ad2e:	4610      	mov	r0, r2
 800ad30:	fb03 ca19 	mls	sl, r3, r9, ip
 800ad34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ad38:	2f09      	cmp	r7, #9
 800ad3a:	d80f      	bhi.n	800ad5c <_strtol_l.isra.0+0xa8>
 800ad3c:	463c      	mov	r4, r7
 800ad3e:	42a3      	cmp	r3, r4
 800ad40:	dd1b      	ble.n	800ad7a <_strtol_l.isra.0+0xc6>
 800ad42:	1c57      	adds	r7, r2, #1
 800ad44:	d007      	beq.n	800ad56 <_strtol_l.isra.0+0xa2>
 800ad46:	4581      	cmp	r9, r0
 800ad48:	d314      	bcc.n	800ad74 <_strtol_l.isra.0+0xc0>
 800ad4a:	d101      	bne.n	800ad50 <_strtol_l.isra.0+0x9c>
 800ad4c:	45a2      	cmp	sl, r4
 800ad4e:	db11      	blt.n	800ad74 <_strtol_l.isra.0+0xc0>
 800ad50:	fb00 4003 	mla	r0, r0, r3, r4
 800ad54:	2201      	movs	r2, #1
 800ad56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad5a:	e7eb      	b.n	800ad34 <_strtol_l.isra.0+0x80>
 800ad5c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ad60:	2f19      	cmp	r7, #25
 800ad62:	d801      	bhi.n	800ad68 <_strtol_l.isra.0+0xb4>
 800ad64:	3c37      	subs	r4, #55	@ 0x37
 800ad66:	e7ea      	b.n	800ad3e <_strtol_l.isra.0+0x8a>
 800ad68:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ad6c:	2f19      	cmp	r7, #25
 800ad6e:	d804      	bhi.n	800ad7a <_strtol_l.isra.0+0xc6>
 800ad70:	3c57      	subs	r4, #87	@ 0x57
 800ad72:	e7e4      	b.n	800ad3e <_strtol_l.isra.0+0x8a>
 800ad74:	f04f 32ff 	mov.w	r2, #4294967295
 800ad78:	e7ed      	b.n	800ad56 <_strtol_l.isra.0+0xa2>
 800ad7a:	1c53      	adds	r3, r2, #1
 800ad7c:	d108      	bne.n	800ad90 <_strtol_l.isra.0+0xdc>
 800ad7e:	2322      	movs	r3, #34	@ 0x22
 800ad80:	f8ce 3000 	str.w	r3, [lr]
 800ad84:	4660      	mov	r0, ip
 800ad86:	f1b8 0f00 	cmp.w	r8, #0
 800ad8a:	d0a0      	beq.n	800acce <_strtol_l.isra.0+0x1a>
 800ad8c:	1e69      	subs	r1, r5, #1
 800ad8e:	e006      	b.n	800ad9e <_strtol_l.isra.0+0xea>
 800ad90:	b106      	cbz	r6, 800ad94 <_strtol_l.isra.0+0xe0>
 800ad92:	4240      	negs	r0, r0
 800ad94:	f1b8 0f00 	cmp.w	r8, #0
 800ad98:	d099      	beq.n	800acce <_strtol_l.isra.0+0x1a>
 800ad9a:	2a00      	cmp	r2, #0
 800ad9c:	d1f6      	bne.n	800ad8c <_strtol_l.isra.0+0xd8>
 800ad9e:	f8c8 1000 	str.w	r1, [r8]
 800ada2:	e794      	b.n	800acce <_strtol_l.isra.0+0x1a>
 800ada4:	0800c351 	.word	0x0800c351

0800ada8 <_strtol_r>:
 800ada8:	f7ff bf84 	b.w	800acb4 <_strtol_l.isra.0>

0800adac <__ssputs_r>:
 800adac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adb0:	688e      	ldr	r6, [r1, #8]
 800adb2:	461f      	mov	r7, r3
 800adb4:	42be      	cmp	r6, r7
 800adb6:	680b      	ldr	r3, [r1, #0]
 800adb8:	4682      	mov	sl, r0
 800adba:	460c      	mov	r4, r1
 800adbc:	4690      	mov	r8, r2
 800adbe:	d82d      	bhi.n	800ae1c <__ssputs_r+0x70>
 800adc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800adc8:	d026      	beq.n	800ae18 <__ssputs_r+0x6c>
 800adca:	6965      	ldr	r5, [r4, #20]
 800adcc:	6909      	ldr	r1, [r1, #16]
 800adce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800add2:	eba3 0901 	sub.w	r9, r3, r1
 800add6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800adda:	1c7b      	adds	r3, r7, #1
 800addc:	444b      	add	r3, r9
 800adde:	106d      	asrs	r5, r5, #1
 800ade0:	429d      	cmp	r5, r3
 800ade2:	bf38      	it	cc
 800ade4:	461d      	movcc	r5, r3
 800ade6:	0553      	lsls	r3, r2, #21
 800ade8:	d527      	bpl.n	800ae3a <__ssputs_r+0x8e>
 800adea:	4629      	mov	r1, r5
 800adec:	f7fe fc24 	bl	8009638 <_malloc_r>
 800adf0:	4606      	mov	r6, r0
 800adf2:	b360      	cbz	r0, 800ae4e <__ssputs_r+0xa2>
 800adf4:	6921      	ldr	r1, [r4, #16]
 800adf6:	464a      	mov	r2, r9
 800adf8:	f7fd fd3d 	bl	8008876 <memcpy>
 800adfc:	89a3      	ldrh	r3, [r4, #12]
 800adfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae06:	81a3      	strh	r3, [r4, #12]
 800ae08:	6126      	str	r6, [r4, #16]
 800ae0a:	6165      	str	r5, [r4, #20]
 800ae0c:	444e      	add	r6, r9
 800ae0e:	eba5 0509 	sub.w	r5, r5, r9
 800ae12:	6026      	str	r6, [r4, #0]
 800ae14:	60a5      	str	r5, [r4, #8]
 800ae16:	463e      	mov	r6, r7
 800ae18:	42be      	cmp	r6, r7
 800ae1a:	d900      	bls.n	800ae1e <__ssputs_r+0x72>
 800ae1c:	463e      	mov	r6, r7
 800ae1e:	6820      	ldr	r0, [r4, #0]
 800ae20:	4632      	mov	r2, r6
 800ae22:	4641      	mov	r1, r8
 800ae24:	f000 f9c6 	bl	800b1b4 <memmove>
 800ae28:	68a3      	ldr	r3, [r4, #8]
 800ae2a:	1b9b      	subs	r3, r3, r6
 800ae2c:	60a3      	str	r3, [r4, #8]
 800ae2e:	6823      	ldr	r3, [r4, #0]
 800ae30:	4433      	add	r3, r6
 800ae32:	6023      	str	r3, [r4, #0]
 800ae34:	2000      	movs	r0, #0
 800ae36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae3a:	462a      	mov	r2, r5
 800ae3c:	f000 fd7d 	bl	800b93a <_realloc_r>
 800ae40:	4606      	mov	r6, r0
 800ae42:	2800      	cmp	r0, #0
 800ae44:	d1e0      	bne.n	800ae08 <__ssputs_r+0x5c>
 800ae46:	6921      	ldr	r1, [r4, #16]
 800ae48:	4650      	mov	r0, sl
 800ae4a:	f7fe fb81 	bl	8009550 <_free_r>
 800ae4e:	230c      	movs	r3, #12
 800ae50:	f8ca 3000 	str.w	r3, [sl]
 800ae54:	89a3      	ldrh	r3, [r4, #12]
 800ae56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae5a:	81a3      	strh	r3, [r4, #12]
 800ae5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae60:	e7e9      	b.n	800ae36 <__ssputs_r+0x8a>
	...

0800ae64 <_svfiprintf_r>:
 800ae64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae68:	4698      	mov	r8, r3
 800ae6a:	898b      	ldrh	r3, [r1, #12]
 800ae6c:	061b      	lsls	r3, r3, #24
 800ae6e:	b09d      	sub	sp, #116	@ 0x74
 800ae70:	4607      	mov	r7, r0
 800ae72:	460d      	mov	r5, r1
 800ae74:	4614      	mov	r4, r2
 800ae76:	d510      	bpl.n	800ae9a <_svfiprintf_r+0x36>
 800ae78:	690b      	ldr	r3, [r1, #16]
 800ae7a:	b973      	cbnz	r3, 800ae9a <_svfiprintf_r+0x36>
 800ae7c:	2140      	movs	r1, #64	@ 0x40
 800ae7e:	f7fe fbdb 	bl	8009638 <_malloc_r>
 800ae82:	6028      	str	r0, [r5, #0]
 800ae84:	6128      	str	r0, [r5, #16]
 800ae86:	b930      	cbnz	r0, 800ae96 <_svfiprintf_r+0x32>
 800ae88:	230c      	movs	r3, #12
 800ae8a:	603b      	str	r3, [r7, #0]
 800ae8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae90:	b01d      	add	sp, #116	@ 0x74
 800ae92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae96:	2340      	movs	r3, #64	@ 0x40
 800ae98:	616b      	str	r3, [r5, #20]
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae9e:	2320      	movs	r3, #32
 800aea0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aea4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aea8:	2330      	movs	r3, #48	@ 0x30
 800aeaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b048 <_svfiprintf_r+0x1e4>
 800aeae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aeb2:	f04f 0901 	mov.w	r9, #1
 800aeb6:	4623      	mov	r3, r4
 800aeb8:	469a      	mov	sl, r3
 800aeba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aebe:	b10a      	cbz	r2, 800aec4 <_svfiprintf_r+0x60>
 800aec0:	2a25      	cmp	r2, #37	@ 0x25
 800aec2:	d1f9      	bne.n	800aeb8 <_svfiprintf_r+0x54>
 800aec4:	ebba 0b04 	subs.w	fp, sl, r4
 800aec8:	d00b      	beq.n	800aee2 <_svfiprintf_r+0x7e>
 800aeca:	465b      	mov	r3, fp
 800aecc:	4622      	mov	r2, r4
 800aece:	4629      	mov	r1, r5
 800aed0:	4638      	mov	r0, r7
 800aed2:	f7ff ff6b 	bl	800adac <__ssputs_r>
 800aed6:	3001      	adds	r0, #1
 800aed8:	f000 80a7 	beq.w	800b02a <_svfiprintf_r+0x1c6>
 800aedc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aede:	445a      	add	r2, fp
 800aee0:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee2:	f89a 3000 	ldrb.w	r3, [sl]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 809f 	beq.w	800b02a <_svfiprintf_r+0x1c6>
 800aeec:	2300      	movs	r3, #0
 800aeee:	f04f 32ff 	mov.w	r2, #4294967295
 800aef2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aef6:	f10a 0a01 	add.w	sl, sl, #1
 800aefa:	9304      	str	r3, [sp, #16]
 800aefc:	9307      	str	r3, [sp, #28]
 800aefe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af02:	931a      	str	r3, [sp, #104]	@ 0x68
 800af04:	4654      	mov	r4, sl
 800af06:	2205      	movs	r2, #5
 800af08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0c:	484e      	ldr	r0, [pc, #312]	@ (800b048 <_svfiprintf_r+0x1e4>)
 800af0e:	f7f5 f967 	bl	80001e0 <memchr>
 800af12:	9a04      	ldr	r2, [sp, #16]
 800af14:	b9d8      	cbnz	r0, 800af4e <_svfiprintf_r+0xea>
 800af16:	06d0      	lsls	r0, r2, #27
 800af18:	bf44      	itt	mi
 800af1a:	2320      	movmi	r3, #32
 800af1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af20:	0711      	lsls	r1, r2, #28
 800af22:	bf44      	itt	mi
 800af24:	232b      	movmi	r3, #43	@ 0x2b
 800af26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af2a:	f89a 3000 	ldrb.w	r3, [sl]
 800af2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800af30:	d015      	beq.n	800af5e <_svfiprintf_r+0xfa>
 800af32:	9a07      	ldr	r2, [sp, #28]
 800af34:	4654      	mov	r4, sl
 800af36:	2000      	movs	r0, #0
 800af38:	f04f 0c0a 	mov.w	ip, #10
 800af3c:	4621      	mov	r1, r4
 800af3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af42:	3b30      	subs	r3, #48	@ 0x30
 800af44:	2b09      	cmp	r3, #9
 800af46:	d94b      	bls.n	800afe0 <_svfiprintf_r+0x17c>
 800af48:	b1b0      	cbz	r0, 800af78 <_svfiprintf_r+0x114>
 800af4a:	9207      	str	r2, [sp, #28]
 800af4c:	e014      	b.n	800af78 <_svfiprintf_r+0x114>
 800af4e:	eba0 0308 	sub.w	r3, r0, r8
 800af52:	fa09 f303 	lsl.w	r3, r9, r3
 800af56:	4313      	orrs	r3, r2
 800af58:	9304      	str	r3, [sp, #16]
 800af5a:	46a2      	mov	sl, r4
 800af5c:	e7d2      	b.n	800af04 <_svfiprintf_r+0xa0>
 800af5e:	9b03      	ldr	r3, [sp, #12]
 800af60:	1d19      	adds	r1, r3, #4
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	9103      	str	r1, [sp, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	bfbb      	ittet	lt
 800af6a:	425b      	neglt	r3, r3
 800af6c:	f042 0202 	orrlt.w	r2, r2, #2
 800af70:	9307      	strge	r3, [sp, #28]
 800af72:	9307      	strlt	r3, [sp, #28]
 800af74:	bfb8      	it	lt
 800af76:	9204      	strlt	r2, [sp, #16]
 800af78:	7823      	ldrb	r3, [r4, #0]
 800af7a:	2b2e      	cmp	r3, #46	@ 0x2e
 800af7c:	d10a      	bne.n	800af94 <_svfiprintf_r+0x130>
 800af7e:	7863      	ldrb	r3, [r4, #1]
 800af80:	2b2a      	cmp	r3, #42	@ 0x2a
 800af82:	d132      	bne.n	800afea <_svfiprintf_r+0x186>
 800af84:	9b03      	ldr	r3, [sp, #12]
 800af86:	1d1a      	adds	r2, r3, #4
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	9203      	str	r2, [sp, #12]
 800af8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af90:	3402      	adds	r4, #2
 800af92:	9305      	str	r3, [sp, #20]
 800af94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b058 <_svfiprintf_r+0x1f4>
 800af98:	7821      	ldrb	r1, [r4, #0]
 800af9a:	2203      	movs	r2, #3
 800af9c:	4650      	mov	r0, sl
 800af9e:	f7f5 f91f 	bl	80001e0 <memchr>
 800afa2:	b138      	cbz	r0, 800afb4 <_svfiprintf_r+0x150>
 800afa4:	9b04      	ldr	r3, [sp, #16]
 800afa6:	eba0 000a 	sub.w	r0, r0, sl
 800afaa:	2240      	movs	r2, #64	@ 0x40
 800afac:	4082      	lsls	r2, r0
 800afae:	4313      	orrs	r3, r2
 800afb0:	3401      	adds	r4, #1
 800afb2:	9304      	str	r3, [sp, #16]
 800afb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afb8:	4824      	ldr	r0, [pc, #144]	@ (800b04c <_svfiprintf_r+0x1e8>)
 800afba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afbe:	2206      	movs	r2, #6
 800afc0:	f7f5 f90e 	bl	80001e0 <memchr>
 800afc4:	2800      	cmp	r0, #0
 800afc6:	d036      	beq.n	800b036 <_svfiprintf_r+0x1d2>
 800afc8:	4b21      	ldr	r3, [pc, #132]	@ (800b050 <_svfiprintf_r+0x1ec>)
 800afca:	bb1b      	cbnz	r3, 800b014 <_svfiprintf_r+0x1b0>
 800afcc:	9b03      	ldr	r3, [sp, #12]
 800afce:	3307      	adds	r3, #7
 800afd0:	f023 0307 	bic.w	r3, r3, #7
 800afd4:	3308      	adds	r3, #8
 800afd6:	9303      	str	r3, [sp, #12]
 800afd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afda:	4433      	add	r3, r6
 800afdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afde:	e76a      	b.n	800aeb6 <_svfiprintf_r+0x52>
 800afe0:	fb0c 3202 	mla	r2, ip, r2, r3
 800afe4:	460c      	mov	r4, r1
 800afe6:	2001      	movs	r0, #1
 800afe8:	e7a8      	b.n	800af3c <_svfiprintf_r+0xd8>
 800afea:	2300      	movs	r3, #0
 800afec:	3401      	adds	r4, #1
 800afee:	9305      	str	r3, [sp, #20]
 800aff0:	4619      	mov	r1, r3
 800aff2:	f04f 0c0a 	mov.w	ip, #10
 800aff6:	4620      	mov	r0, r4
 800aff8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800affc:	3a30      	subs	r2, #48	@ 0x30
 800affe:	2a09      	cmp	r2, #9
 800b000:	d903      	bls.n	800b00a <_svfiprintf_r+0x1a6>
 800b002:	2b00      	cmp	r3, #0
 800b004:	d0c6      	beq.n	800af94 <_svfiprintf_r+0x130>
 800b006:	9105      	str	r1, [sp, #20]
 800b008:	e7c4      	b.n	800af94 <_svfiprintf_r+0x130>
 800b00a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b00e:	4604      	mov	r4, r0
 800b010:	2301      	movs	r3, #1
 800b012:	e7f0      	b.n	800aff6 <_svfiprintf_r+0x192>
 800b014:	ab03      	add	r3, sp, #12
 800b016:	9300      	str	r3, [sp, #0]
 800b018:	462a      	mov	r2, r5
 800b01a:	4b0e      	ldr	r3, [pc, #56]	@ (800b054 <_svfiprintf_r+0x1f0>)
 800b01c:	a904      	add	r1, sp, #16
 800b01e:	4638      	mov	r0, r7
 800b020:	f7fc fc88 	bl	8007934 <_printf_float>
 800b024:	1c42      	adds	r2, r0, #1
 800b026:	4606      	mov	r6, r0
 800b028:	d1d6      	bne.n	800afd8 <_svfiprintf_r+0x174>
 800b02a:	89ab      	ldrh	r3, [r5, #12]
 800b02c:	065b      	lsls	r3, r3, #25
 800b02e:	f53f af2d 	bmi.w	800ae8c <_svfiprintf_r+0x28>
 800b032:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b034:	e72c      	b.n	800ae90 <_svfiprintf_r+0x2c>
 800b036:	ab03      	add	r3, sp, #12
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	462a      	mov	r2, r5
 800b03c:	4b05      	ldr	r3, [pc, #20]	@ (800b054 <_svfiprintf_r+0x1f0>)
 800b03e:	a904      	add	r1, sp, #16
 800b040:	4638      	mov	r0, r7
 800b042:	f7fc ff0f 	bl	8007e64 <_printf_i>
 800b046:	e7ed      	b.n	800b024 <_svfiprintf_r+0x1c0>
 800b048:	0800c149 	.word	0x0800c149
 800b04c:	0800c153 	.word	0x0800c153
 800b050:	08007935 	.word	0x08007935
 800b054:	0800adad 	.word	0x0800adad
 800b058:	0800c14f 	.word	0x0800c14f

0800b05c <__sflush_r>:
 800b05c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b064:	0716      	lsls	r6, r2, #28
 800b066:	4605      	mov	r5, r0
 800b068:	460c      	mov	r4, r1
 800b06a:	d454      	bmi.n	800b116 <__sflush_r+0xba>
 800b06c:	684b      	ldr	r3, [r1, #4]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	dc02      	bgt.n	800b078 <__sflush_r+0x1c>
 800b072:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b074:	2b00      	cmp	r3, #0
 800b076:	dd48      	ble.n	800b10a <__sflush_r+0xae>
 800b078:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b07a:	2e00      	cmp	r6, #0
 800b07c:	d045      	beq.n	800b10a <__sflush_r+0xae>
 800b07e:	2300      	movs	r3, #0
 800b080:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b084:	682f      	ldr	r7, [r5, #0]
 800b086:	6a21      	ldr	r1, [r4, #32]
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	d030      	beq.n	800b0ee <__sflush_r+0x92>
 800b08c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b08e:	89a3      	ldrh	r3, [r4, #12]
 800b090:	0759      	lsls	r1, r3, #29
 800b092:	d505      	bpl.n	800b0a0 <__sflush_r+0x44>
 800b094:	6863      	ldr	r3, [r4, #4]
 800b096:	1ad2      	subs	r2, r2, r3
 800b098:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b09a:	b10b      	cbz	r3, 800b0a0 <__sflush_r+0x44>
 800b09c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b09e:	1ad2      	subs	r2, r2, r3
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b0a4:	6a21      	ldr	r1, [r4, #32]
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	47b0      	blx	r6
 800b0aa:	1c43      	adds	r3, r0, #1
 800b0ac:	89a3      	ldrh	r3, [r4, #12]
 800b0ae:	d106      	bne.n	800b0be <__sflush_r+0x62>
 800b0b0:	6829      	ldr	r1, [r5, #0]
 800b0b2:	291d      	cmp	r1, #29
 800b0b4:	d82b      	bhi.n	800b10e <__sflush_r+0xb2>
 800b0b6:	4a2a      	ldr	r2, [pc, #168]	@ (800b160 <__sflush_r+0x104>)
 800b0b8:	40ca      	lsrs	r2, r1
 800b0ba:	07d6      	lsls	r6, r2, #31
 800b0bc:	d527      	bpl.n	800b10e <__sflush_r+0xb2>
 800b0be:	2200      	movs	r2, #0
 800b0c0:	6062      	str	r2, [r4, #4]
 800b0c2:	04d9      	lsls	r1, r3, #19
 800b0c4:	6922      	ldr	r2, [r4, #16]
 800b0c6:	6022      	str	r2, [r4, #0]
 800b0c8:	d504      	bpl.n	800b0d4 <__sflush_r+0x78>
 800b0ca:	1c42      	adds	r2, r0, #1
 800b0cc:	d101      	bne.n	800b0d2 <__sflush_r+0x76>
 800b0ce:	682b      	ldr	r3, [r5, #0]
 800b0d0:	b903      	cbnz	r3, 800b0d4 <__sflush_r+0x78>
 800b0d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b0d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0d6:	602f      	str	r7, [r5, #0]
 800b0d8:	b1b9      	cbz	r1, 800b10a <__sflush_r+0xae>
 800b0da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b0de:	4299      	cmp	r1, r3
 800b0e0:	d002      	beq.n	800b0e8 <__sflush_r+0x8c>
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	f7fe fa34 	bl	8009550 <_free_r>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0ec:	e00d      	b.n	800b10a <__sflush_r+0xae>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	4628      	mov	r0, r5
 800b0f2:	47b0      	blx	r6
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	1c50      	adds	r0, r2, #1
 800b0f8:	d1c9      	bne.n	800b08e <__sflush_r+0x32>
 800b0fa:	682b      	ldr	r3, [r5, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d0c6      	beq.n	800b08e <__sflush_r+0x32>
 800b100:	2b1d      	cmp	r3, #29
 800b102:	d001      	beq.n	800b108 <__sflush_r+0xac>
 800b104:	2b16      	cmp	r3, #22
 800b106:	d11e      	bne.n	800b146 <__sflush_r+0xea>
 800b108:	602f      	str	r7, [r5, #0]
 800b10a:	2000      	movs	r0, #0
 800b10c:	e022      	b.n	800b154 <__sflush_r+0xf8>
 800b10e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b112:	b21b      	sxth	r3, r3
 800b114:	e01b      	b.n	800b14e <__sflush_r+0xf2>
 800b116:	690f      	ldr	r7, [r1, #16]
 800b118:	2f00      	cmp	r7, #0
 800b11a:	d0f6      	beq.n	800b10a <__sflush_r+0xae>
 800b11c:	0793      	lsls	r3, r2, #30
 800b11e:	680e      	ldr	r6, [r1, #0]
 800b120:	bf08      	it	eq
 800b122:	694b      	ldreq	r3, [r1, #20]
 800b124:	600f      	str	r7, [r1, #0]
 800b126:	bf18      	it	ne
 800b128:	2300      	movne	r3, #0
 800b12a:	eba6 0807 	sub.w	r8, r6, r7
 800b12e:	608b      	str	r3, [r1, #8]
 800b130:	f1b8 0f00 	cmp.w	r8, #0
 800b134:	dde9      	ble.n	800b10a <__sflush_r+0xae>
 800b136:	6a21      	ldr	r1, [r4, #32]
 800b138:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b13a:	4643      	mov	r3, r8
 800b13c:	463a      	mov	r2, r7
 800b13e:	4628      	mov	r0, r5
 800b140:	47b0      	blx	r6
 800b142:	2800      	cmp	r0, #0
 800b144:	dc08      	bgt.n	800b158 <__sflush_r+0xfc>
 800b146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b14a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b14e:	81a3      	strh	r3, [r4, #12]
 800b150:	f04f 30ff 	mov.w	r0, #4294967295
 800b154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b158:	4407      	add	r7, r0
 800b15a:	eba8 0800 	sub.w	r8, r8, r0
 800b15e:	e7e7      	b.n	800b130 <__sflush_r+0xd4>
 800b160:	20400001 	.word	0x20400001

0800b164 <_fflush_r>:
 800b164:	b538      	push	{r3, r4, r5, lr}
 800b166:	690b      	ldr	r3, [r1, #16]
 800b168:	4605      	mov	r5, r0
 800b16a:	460c      	mov	r4, r1
 800b16c:	b913      	cbnz	r3, 800b174 <_fflush_r+0x10>
 800b16e:	2500      	movs	r5, #0
 800b170:	4628      	mov	r0, r5
 800b172:	bd38      	pop	{r3, r4, r5, pc}
 800b174:	b118      	cbz	r0, 800b17e <_fflush_r+0x1a>
 800b176:	6a03      	ldr	r3, [r0, #32]
 800b178:	b90b      	cbnz	r3, 800b17e <_fflush_r+0x1a>
 800b17a:	f7fd fa2b 	bl	80085d4 <__sinit>
 800b17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0f3      	beq.n	800b16e <_fflush_r+0xa>
 800b186:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b188:	07d0      	lsls	r0, r2, #31
 800b18a:	d404      	bmi.n	800b196 <_fflush_r+0x32>
 800b18c:	0599      	lsls	r1, r3, #22
 800b18e:	d402      	bmi.n	800b196 <_fflush_r+0x32>
 800b190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b192:	f7fd fb6e 	bl	8008872 <__retarget_lock_acquire_recursive>
 800b196:	4628      	mov	r0, r5
 800b198:	4621      	mov	r1, r4
 800b19a:	f7ff ff5f 	bl	800b05c <__sflush_r>
 800b19e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1a0:	07da      	lsls	r2, r3, #31
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	d4e4      	bmi.n	800b170 <_fflush_r+0xc>
 800b1a6:	89a3      	ldrh	r3, [r4, #12]
 800b1a8:	059b      	lsls	r3, r3, #22
 800b1aa:	d4e1      	bmi.n	800b170 <_fflush_r+0xc>
 800b1ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1ae:	f7fd fb61 	bl	8008874 <__retarget_lock_release_recursive>
 800b1b2:	e7dd      	b.n	800b170 <_fflush_r+0xc>

0800b1b4 <memmove>:
 800b1b4:	4288      	cmp	r0, r1
 800b1b6:	b510      	push	{r4, lr}
 800b1b8:	eb01 0402 	add.w	r4, r1, r2
 800b1bc:	d902      	bls.n	800b1c4 <memmove+0x10>
 800b1be:	4284      	cmp	r4, r0
 800b1c0:	4623      	mov	r3, r4
 800b1c2:	d807      	bhi.n	800b1d4 <memmove+0x20>
 800b1c4:	1e43      	subs	r3, r0, #1
 800b1c6:	42a1      	cmp	r1, r4
 800b1c8:	d008      	beq.n	800b1dc <memmove+0x28>
 800b1ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1d2:	e7f8      	b.n	800b1c6 <memmove+0x12>
 800b1d4:	4402      	add	r2, r0
 800b1d6:	4601      	mov	r1, r0
 800b1d8:	428a      	cmp	r2, r1
 800b1da:	d100      	bne.n	800b1de <memmove+0x2a>
 800b1dc:	bd10      	pop	{r4, pc}
 800b1de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1e6:	e7f7      	b.n	800b1d8 <memmove+0x24>

0800b1e8 <strncmp>:
 800b1e8:	b510      	push	{r4, lr}
 800b1ea:	b16a      	cbz	r2, 800b208 <strncmp+0x20>
 800b1ec:	3901      	subs	r1, #1
 800b1ee:	1884      	adds	r4, r0, r2
 800b1f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d103      	bne.n	800b204 <strncmp+0x1c>
 800b1fc:	42a0      	cmp	r0, r4
 800b1fe:	d001      	beq.n	800b204 <strncmp+0x1c>
 800b200:	2a00      	cmp	r2, #0
 800b202:	d1f5      	bne.n	800b1f0 <strncmp+0x8>
 800b204:	1ad0      	subs	r0, r2, r3
 800b206:	bd10      	pop	{r4, pc}
 800b208:	4610      	mov	r0, r2
 800b20a:	e7fc      	b.n	800b206 <strncmp+0x1e>

0800b20c <_sbrk_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	4d06      	ldr	r5, [pc, #24]	@ (800b228 <_sbrk_r+0x1c>)
 800b210:	2300      	movs	r3, #0
 800b212:	4604      	mov	r4, r0
 800b214:	4608      	mov	r0, r1
 800b216:	602b      	str	r3, [r5, #0]
 800b218:	f7f7 fc9e 	bl	8002b58 <_sbrk>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	d102      	bne.n	800b226 <_sbrk_r+0x1a>
 800b220:	682b      	ldr	r3, [r5, #0]
 800b222:	b103      	cbz	r3, 800b226 <_sbrk_r+0x1a>
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	bd38      	pop	{r3, r4, r5, pc}
 800b228:	2000454c 	.word	0x2000454c
 800b22c:	00000000 	.word	0x00000000

0800b230 <nan>:
 800b230:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b238 <nan+0x8>
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop
 800b238:	00000000 	.word	0x00000000
 800b23c:	7ff80000 	.word	0x7ff80000

0800b240 <__assert_func>:
 800b240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b242:	4614      	mov	r4, r2
 800b244:	461a      	mov	r2, r3
 800b246:	4b09      	ldr	r3, [pc, #36]	@ (800b26c <__assert_func+0x2c>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4605      	mov	r5, r0
 800b24c:	68d8      	ldr	r0, [r3, #12]
 800b24e:	b14c      	cbz	r4, 800b264 <__assert_func+0x24>
 800b250:	4b07      	ldr	r3, [pc, #28]	@ (800b270 <__assert_func+0x30>)
 800b252:	9100      	str	r1, [sp, #0]
 800b254:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b258:	4906      	ldr	r1, [pc, #24]	@ (800b274 <__assert_func+0x34>)
 800b25a:	462b      	mov	r3, r5
 800b25c:	f000 fba8 	bl	800b9b0 <fiprintf>
 800b260:	f000 fbb8 	bl	800b9d4 <abort>
 800b264:	4b04      	ldr	r3, [pc, #16]	@ (800b278 <__assert_func+0x38>)
 800b266:	461c      	mov	r4, r3
 800b268:	e7f3      	b.n	800b252 <__assert_func+0x12>
 800b26a:	bf00      	nop
 800b26c:	20000024 	.word	0x20000024
 800b270:	0800c162 	.word	0x0800c162
 800b274:	0800c16f 	.word	0x0800c16f
 800b278:	0800c19d 	.word	0x0800c19d

0800b27c <_calloc_r>:
 800b27c:	b570      	push	{r4, r5, r6, lr}
 800b27e:	fba1 5402 	umull	r5, r4, r1, r2
 800b282:	b934      	cbnz	r4, 800b292 <_calloc_r+0x16>
 800b284:	4629      	mov	r1, r5
 800b286:	f7fe f9d7 	bl	8009638 <_malloc_r>
 800b28a:	4606      	mov	r6, r0
 800b28c:	b928      	cbnz	r0, 800b29a <_calloc_r+0x1e>
 800b28e:	4630      	mov	r0, r6
 800b290:	bd70      	pop	{r4, r5, r6, pc}
 800b292:	220c      	movs	r2, #12
 800b294:	6002      	str	r2, [r0, #0]
 800b296:	2600      	movs	r6, #0
 800b298:	e7f9      	b.n	800b28e <_calloc_r+0x12>
 800b29a:	462a      	mov	r2, r5
 800b29c:	4621      	mov	r1, r4
 800b29e:	f7fd fa6a 	bl	8008776 <memset>
 800b2a2:	e7f4      	b.n	800b28e <_calloc_r+0x12>

0800b2a4 <rshift>:
 800b2a4:	6903      	ldr	r3, [r0, #16]
 800b2a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2b2:	f100 0414 	add.w	r4, r0, #20
 800b2b6:	dd45      	ble.n	800b344 <rshift+0xa0>
 800b2b8:	f011 011f 	ands.w	r1, r1, #31
 800b2bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b2c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b2c4:	d10c      	bne.n	800b2e0 <rshift+0x3c>
 800b2c6:	f100 0710 	add.w	r7, r0, #16
 800b2ca:	4629      	mov	r1, r5
 800b2cc:	42b1      	cmp	r1, r6
 800b2ce:	d334      	bcc.n	800b33a <rshift+0x96>
 800b2d0:	1a9b      	subs	r3, r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	1eea      	subs	r2, r5, #3
 800b2d6:	4296      	cmp	r6, r2
 800b2d8:	bf38      	it	cc
 800b2da:	2300      	movcc	r3, #0
 800b2dc:	4423      	add	r3, r4
 800b2de:	e015      	b.n	800b30c <rshift+0x68>
 800b2e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b2e4:	f1c1 0820 	rsb	r8, r1, #32
 800b2e8:	40cf      	lsrs	r7, r1
 800b2ea:	f105 0e04 	add.w	lr, r5, #4
 800b2ee:	46a1      	mov	r9, r4
 800b2f0:	4576      	cmp	r6, lr
 800b2f2:	46f4      	mov	ip, lr
 800b2f4:	d815      	bhi.n	800b322 <rshift+0x7e>
 800b2f6:	1a9a      	subs	r2, r3, r2
 800b2f8:	0092      	lsls	r2, r2, #2
 800b2fa:	3a04      	subs	r2, #4
 800b2fc:	3501      	adds	r5, #1
 800b2fe:	42ae      	cmp	r6, r5
 800b300:	bf38      	it	cc
 800b302:	2200      	movcc	r2, #0
 800b304:	18a3      	adds	r3, r4, r2
 800b306:	50a7      	str	r7, [r4, r2]
 800b308:	b107      	cbz	r7, 800b30c <rshift+0x68>
 800b30a:	3304      	adds	r3, #4
 800b30c:	1b1a      	subs	r2, r3, r4
 800b30e:	42a3      	cmp	r3, r4
 800b310:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b314:	bf08      	it	eq
 800b316:	2300      	moveq	r3, #0
 800b318:	6102      	str	r2, [r0, #16]
 800b31a:	bf08      	it	eq
 800b31c:	6143      	streq	r3, [r0, #20]
 800b31e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b322:	f8dc c000 	ldr.w	ip, [ip]
 800b326:	fa0c fc08 	lsl.w	ip, ip, r8
 800b32a:	ea4c 0707 	orr.w	r7, ip, r7
 800b32e:	f849 7b04 	str.w	r7, [r9], #4
 800b332:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b336:	40cf      	lsrs	r7, r1
 800b338:	e7da      	b.n	800b2f0 <rshift+0x4c>
 800b33a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b33e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b342:	e7c3      	b.n	800b2cc <rshift+0x28>
 800b344:	4623      	mov	r3, r4
 800b346:	e7e1      	b.n	800b30c <rshift+0x68>

0800b348 <__hexdig_fun>:
 800b348:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b34c:	2b09      	cmp	r3, #9
 800b34e:	d802      	bhi.n	800b356 <__hexdig_fun+0xe>
 800b350:	3820      	subs	r0, #32
 800b352:	b2c0      	uxtb	r0, r0
 800b354:	4770      	bx	lr
 800b356:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b35a:	2b05      	cmp	r3, #5
 800b35c:	d801      	bhi.n	800b362 <__hexdig_fun+0x1a>
 800b35e:	3847      	subs	r0, #71	@ 0x47
 800b360:	e7f7      	b.n	800b352 <__hexdig_fun+0xa>
 800b362:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b366:	2b05      	cmp	r3, #5
 800b368:	d801      	bhi.n	800b36e <__hexdig_fun+0x26>
 800b36a:	3827      	subs	r0, #39	@ 0x27
 800b36c:	e7f1      	b.n	800b352 <__hexdig_fun+0xa>
 800b36e:	2000      	movs	r0, #0
 800b370:	4770      	bx	lr
	...

0800b374 <__gethex>:
 800b374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b378:	b085      	sub	sp, #20
 800b37a:	468a      	mov	sl, r1
 800b37c:	9302      	str	r3, [sp, #8]
 800b37e:	680b      	ldr	r3, [r1, #0]
 800b380:	9001      	str	r0, [sp, #4]
 800b382:	4690      	mov	r8, r2
 800b384:	1c9c      	adds	r4, r3, #2
 800b386:	46a1      	mov	r9, r4
 800b388:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b38c:	2830      	cmp	r0, #48	@ 0x30
 800b38e:	d0fa      	beq.n	800b386 <__gethex+0x12>
 800b390:	eba9 0303 	sub.w	r3, r9, r3
 800b394:	f1a3 0b02 	sub.w	fp, r3, #2
 800b398:	f7ff ffd6 	bl	800b348 <__hexdig_fun>
 800b39c:	4605      	mov	r5, r0
 800b39e:	2800      	cmp	r0, #0
 800b3a0:	d168      	bne.n	800b474 <__gethex+0x100>
 800b3a2:	49a0      	ldr	r1, [pc, #640]	@ (800b624 <__gethex+0x2b0>)
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	4648      	mov	r0, r9
 800b3a8:	f7ff ff1e 	bl	800b1e8 <strncmp>
 800b3ac:	4607      	mov	r7, r0
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	d167      	bne.n	800b482 <__gethex+0x10e>
 800b3b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b3b6:	4626      	mov	r6, r4
 800b3b8:	f7ff ffc6 	bl	800b348 <__hexdig_fun>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	d062      	beq.n	800b486 <__gethex+0x112>
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	7818      	ldrb	r0, [r3, #0]
 800b3c4:	2830      	cmp	r0, #48	@ 0x30
 800b3c6:	4699      	mov	r9, r3
 800b3c8:	f103 0301 	add.w	r3, r3, #1
 800b3cc:	d0f9      	beq.n	800b3c2 <__gethex+0x4e>
 800b3ce:	f7ff ffbb 	bl	800b348 <__hexdig_fun>
 800b3d2:	fab0 f580 	clz	r5, r0
 800b3d6:	096d      	lsrs	r5, r5, #5
 800b3d8:	f04f 0b01 	mov.w	fp, #1
 800b3dc:	464a      	mov	r2, r9
 800b3de:	4616      	mov	r6, r2
 800b3e0:	3201      	adds	r2, #1
 800b3e2:	7830      	ldrb	r0, [r6, #0]
 800b3e4:	f7ff ffb0 	bl	800b348 <__hexdig_fun>
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d1f8      	bne.n	800b3de <__gethex+0x6a>
 800b3ec:	498d      	ldr	r1, [pc, #564]	@ (800b624 <__gethex+0x2b0>)
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	f7ff fef9 	bl	800b1e8 <strncmp>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d13f      	bne.n	800b47a <__gethex+0x106>
 800b3fa:	b944      	cbnz	r4, 800b40e <__gethex+0x9a>
 800b3fc:	1c74      	adds	r4, r6, #1
 800b3fe:	4622      	mov	r2, r4
 800b400:	4616      	mov	r6, r2
 800b402:	3201      	adds	r2, #1
 800b404:	7830      	ldrb	r0, [r6, #0]
 800b406:	f7ff ff9f 	bl	800b348 <__hexdig_fun>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d1f8      	bne.n	800b400 <__gethex+0x8c>
 800b40e:	1ba4      	subs	r4, r4, r6
 800b410:	00a7      	lsls	r7, r4, #2
 800b412:	7833      	ldrb	r3, [r6, #0]
 800b414:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b418:	2b50      	cmp	r3, #80	@ 0x50
 800b41a:	d13e      	bne.n	800b49a <__gethex+0x126>
 800b41c:	7873      	ldrb	r3, [r6, #1]
 800b41e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b420:	d033      	beq.n	800b48a <__gethex+0x116>
 800b422:	2b2d      	cmp	r3, #45	@ 0x2d
 800b424:	d034      	beq.n	800b490 <__gethex+0x11c>
 800b426:	1c71      	adds	r1, r6, #1
 800b428:	2400      	movs	r4, #0
 800b42a:	7808      	ldrb	r0, [r1, #0]
 800b42c:	f7ff ff8c 	bl	800b348 <__hexdig_fun>
 800b430:	1e43      	subs	r3, r0, #1
 800b432:	b2db      	uxtb	r3, r3
 800b434:	2b18      	cmp	r3, #24
 800b436:	d830      	bhi.n	800b49a <__gethex+0x126>
 800b438:	f1a0 0210 	sub.w	r2, r0, #16
 800b43c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b440:	f7ff ff82 	bl	800b348 <__hexdig_fun>
 800b444:	f100 3cff 	add.w	ip, r0, #4294967295
 800b448:	fa5f fc8c 	uxtb.w	ip, ip
 800b44c:	f1bc 0f18 	cmp.w	ip, #24
 800b450:	f04f 030a 	mov.w	r3, #10
 800b454:	d91e      	bls.n	800b494 <__gethex+0x120>
 800b456:	b104      	cbz	r4, 800b45a <__gethex+0xe6>
 800b458:	4252      	negs	r2, r2
 800b45a:	4417      	add	r7, r2
 800b45c:	f8ca 1000 	str.w	r1, [sl]
 800b460:	b1ed      	cbz	r5, 800b49e <__gethex+0x12a>
 800b462:	f1bb 0f00 	cmp.w	fp, #0
 800b466:	bf0c      	ite	eq
 800b468:	2506      	moveq	r5, #6
 800b46a:	2500      	movne	r5, #0
 800b46c:	4628      	mov	r0, r5
 800b46e:	b005      	add	sp, #20
 800b470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b474:	2500      	movs	r5, #0
 800b476:	462c      	mov	r4, r5
 800b478:	e7b0      	b.n	800b3dc <__gethex+0x68>
 800b47a:	2c00      	cmp	r4, #0
 800b47c:	d1c7      	bne.n	800b40e <__gethex+0x9a>
 800b47e:	4627      	mov	r7, r4
 800b480:	e7c7      	b.n	800b412 <__gethex+0x9e>
 800b482:	464e      	mov	r6, r9
 800b484:	462f      	mov	r7, r5
 800b486:	2501      	movs	r5, #1
 800b488:	e7c3      	b.n	800b412 <__gethex+0x9e>
 800b48a:	2400      	movs	r4, #0
 800b48c:	1cb1      	adds	r1, r6, #2
 800b48e:	e7cc      	b.n	800b42a <__gethex+0xb6>
 800b490:	2401      	movs	r4, #1
 800b492:	e7fb      	b.n	800b48c <__gethex+0x118>
 800b494:	fb03 0002 	mla	r0, r3, r2, r0
 800b498:	e7ce      	b.n	800b438 <__gethex+0xc4>
 800b49a:	4631      	mov	r1, r6
 800b49c:	e7de      	b.n	800b45c <__gethex+0xe8>
 800b49e:	eba6 0309 	sub.w	r3, r6, r9
 800b4a2:	3b01      	subs	r3, #1
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	2b07      	cmp	r3, #7
 800b4a8:	dc0a      	bgt.n	800b4c0 <__gethex+0x14c>
 800b4aa:	9801      	ldr	r0, [sp, #4]
 800b4ac:	f7fe f950 	bl	8009750 <_Balloc>
 800b4b0:	4604      	mov	r4, r0
 800b4b2:	b940      	cbnz	r0, 800b4c6 <__gethex+0x152>
 800b4b4:	4b5c      	ldr	r3, [pc, #368]	@ (800b628 <__gethex+0x2b4>)
 800b4b6:	4602      	mov	r2, r0
 800b4b8:	21e4      	movs	r1, #228	@ 0xe4
 800b4ba:	485c      	ldr	r0, [pc, #368]	@ (800b62c <__gethex+0x2b8>)
 800b4bc:	f7ff fec0 	bl	800b240 <__assert_func>
 800b4c0:	3101      	adds	r1, #1
 800b4c2:	105b      	asrs	r3, r3, #1
 800b4c4:	e7ef      	b.n	800b4a6 <__gethex+0x132>
 800b4c6:	f100 0a14 	add.w	sl, r0, #20
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	4655      	mov	r5, sl
 800b4ce:	469b      	mov	fp, r3
 800b4d0:	45b1      	cmp	r9, r6
 800b4d2:	d337      	bcc.n	800b544 <__gethex+0x1d0>
 800b4d4:	f845 bb04 	str.w	fp, [r5], #4
 800b4d8:	eba5 050a 	sub.w	r5, r5, sl
 800b4dc:	10ad      	asrs	r5, r5, #2
 800b4de:	6125      	str	r5, [r4, #16]
 800b4e0:	4658      	mov	r0, fp
 800b4e2:	f7fe fa27 	bl	8009934 <__hi0bits>
 800b4e6:	016d      	lsls	r5, r5, #5
 800b4e8:	f8d8 6000 	ldr.w	r6, [r8]
 800b4ec:	1a2d      	subs	r5, r5, r0
 800b4ee:	42b5      	cmp	r5, r6
 800b4f0:	dd54      	ble.n	800b59c <__gethex+0x228>
 800b4f2:	1bad      	subs	r5, r5, r6
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	f7fe fdb3 	bl	800a062 <__any_on>
 800b4fc:	4681      	mov	r9, r0
 800b4fe:	b178      	cbz	r0, 800b520 <__gethex+0x1ac>
 800b500:	1e6b      	subs	r3, r5, #1
 800b502:	1159      	asrs	r1, r3, #5
 800b504:	f003 021f 	and.w	r2, r3, #31
 800b508:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b50c:	f04f 0901 	mov.w	r9, #1
 800b510:	fa09 f202 	lsl.w	r2, r9, r2
 800b514:	420a      	tst	r2, r1
 800b516:	d003      	beq.n	800b520 <__gethex+0x1ac>
 800b518:	454b      	cmp	r3, r9
 800b51a:	dc36      	bgt.n	800b58a <__gethex+0x216>
 800b51c:	f04f 0902 	mov.w	r9, #2
 800b520:	4629      	mov	r1, r5
 800b522:	4620      	mov	r0, r4
 800b524:	f7ff febe 	bl	800b2a4 <rshift>
 800b528:	442f      	add	r7, r5
 800b52a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b52e:	42bb      	cmp	r3, r7
 800b530:	da42      	bge.n	800b5b8 <__gethex+0x244>
 800b532:	9801      	ldr	r0, [sp, #4]
 800b534:	4621      	mov	r1, r4
 800b536:	f7fe f94b 	bl	80097d0 <_Bfree>
 800b53a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b53c:	2300      	movs	r3, #0
 800b53e:	6013      	str	r3, [r2, #0]
 800b540:	25a3      	movs	r5, #163	@ 0xa3
 800b542:	e793      	b.n	800b46c <__gethex+0xf8>
 800b544:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b548:	2a2e      	cmp	r2, #46	@ 0x2e
 800b54a:	d012      	beq.n	800b572 <__gethex+0x1fe>
 800b54c:	2b20      	cmp	r3, #32
 800b54e:	d104      	bne.n	800b55a <__gethex+0x1e6>
 800b550:	f845 bb04 	str.w	fp, [r5], #4
 800b554:	f04f 0b00 	mov.w	fp, #0
 800b558:	465b      	mov	r3, fp
 800b55a:	7830      	ldrb	r0, [r6, #0]
 800b55c:	9303      	str	r3, [sp, #12]
 800b55e:	f7ff fef3 	bl	800b348 <__hexdig_fun>
 800b562:	9b03      	ldr	r3, [sp, #12]
 800b564:	f000 000f 	and.w	r0, r0, #15
 800b568:	4098      	lsls	r0, r3
 800b56a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b56e:	3304      	adds	r3, #4
 800b570:	e7ae      	b.n	800b4d0 <__gethex+0x15c>
 800b572:	45b1      	cmp	r9, r6
 800b574:	d8ea      	bhi.n	800b54c <__gethex+0x1d8>
 800b576:	492b      	ldr	r1, [pc, #172]	@ (800b624 <__gethex+0x2b0>)
 800b578:	9303      	str	r3, [sp, #12]
 800b57a:	2201      	movs	r2, #1
 800b57c:	4630      	mov	r0, r6
 800b57e:	f7ff fe33 	bl	800b1e8 <strncmp>
 800b582:	9b03      	ldr	r3, [sp, #12]
 800b584:	2800      	cmp	r0, #0
 800b586:	d1e1      	bne.n	800b54c <__gethex+0x1d8>
 800b588:	e7a2      	b.n	800b4d0 <__gethex+0x15c>
 800b58a:	1ea9      	subs	r1, r5, #2
 800b58c:	4620      	mov	r0, r4
 800b58e:	f7fe fd68 	bl	800a062 <__any_on>
 800b592:	2800      	cmp	r0, #0
 800b594:	d0c2      	beq.n	800b51c <__gethex+0x1a8>
 800b596:	f04f 0903 	mov.w	r9, #3
 800b59a:	e7c1      	b.n	800b520 <__gethex+0x1ac>
 800b59c:	da09      	bge.n	800b5b2 <__gethex+0x23e>
 800b59e:	1b75      	subs	r5, r6, r5
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	9801      	ldr	r0, [sp, #4]
 800b5a4:	462a      	mov	r2, r5
 800b5a6:	f7fe fb23 	bl	8009bf0 <__lshift>
 800b5aa:	1b7f      	subs	r7, r7, r5
 800b5ac:	4604      	mov	r4, r0
 800b5ae:	f100 0a14 	add.w	sl, r0, #20
 800b5b2:	f04f 0900 	mov.w	r9, #0
 800b5b6:	e7b8      	b.n	800b52a <__gethex+0x1b6>
 800b5b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b5bc:	42bd      	cmp	r5, r7
 800b5be:	dd6f      	ble.n	800b6a0 <__gethex+0x32c>
 800b5c0:	1bed      	subs	r5, r5, r7
 800b5c2:	42ae      	cmp	r6, r5
 800b5c4:	dc34      	bgt.n	800b630 <__gethex+0x2bc>
 800b5c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b5ca:	2b02      	cmp	r3, #2
 800b5cc:	d022      	beq.n	800b614 <__gethex+0x2a0>
 800b5ce:	2b03      	cmp	r3, #3
 800b5d0:	d024      	beq.n	800b61c <__gethex+0x2a8>
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d115      	bne.n	800b602 <__gethex+0x28e>
 800b5d6:	42ae      	cmp	r6, r5
 800b5d8:	d113      	bne.n	800b602 <__gethex+0x28e>
 800b5da:	2e01      	cmp	r6, #1
 800b5dc:	d10b      	bne.n	800b5f6 <__gethex+0x282>
 800b5de:	9a02      	ldr	r2, [sp, #8]
 800b5e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b5e4:	6013      	str	r3, [r2, #0]
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	6123      	str	r3, [r4, #16]
 800b5ea:	f8ca 3000 	str.w	r3, [sl]
 800b5ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5f0:	2562      	movs	r5, #98	@ 0x62
 800b5f2:	601c      	str	r4, [r3, #0]
 800b5f4:	e73a      	b.n	800b46c <__gethex+0xf8>
 800b5f6:	1e71      	subs	r1, r6, #1
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	f7fe fd32 	bl	800a062 <__any_on>
 800b5fe:	2800      	cmp	r0, #0
 800b600:	d1ed      	bne.n	800b5de <__gethex+0x26a>
 800b602:	9801      	ldr	r0, [sp, #4]
 800b604:	4621      	mov	r1, r4
 800b606:	f7fe f8e3 	bl	80097d0 <_Bfree>
 800b60a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b60c:	2300      	movs	r3, #0
 800b60e:	6013      	str	r3, [r2, #0]
 800b610:	2550      	movs	r5, #80	@ 0x50
 800b612:	e72b      	b.n	800b46c <__gethex+0xf8>
 800b614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b616:	2b00      	cmp	r3, #0
 800b618:	d1f3      	bne.n	800b602 <__gethex+0x28e>
 800b61a:	e7e0      	b.n	800b5de <__gethex+0x26a>
 800b61c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1dd      	bne.n	800b5de <__gethex+0x26a>
 800b622:	e7ee      	b.n	800b602 <__gethex+0x28e>
 800b624:	0800c147 	.word	0x0800c147
 800b628:	0800c0dd 	.word	0x0800c0dd
 800b62c:	0800c19e 	.word	0x0800c19e
 800b630:	1e6f      	subs	r7, r5, #1
 800b632:	f1b9 0f00 	cmp.w	r9, #0
 800b636:	d130      	bne.n	800b69a <__gethex+0x326>
 800b638:	b127      	cbz	r7, 800b644 <__gethex+0x2d0>
 800b63a:	4639      	mov	r1, r7
 800b63c:	4620      	mov	r0, r4
 800b63e:	f7fe fd10 	bl	800a062 <__any_on>
 800b642:	4681      	mov	r9, r0
 800b644:	117a      	asrs	r2, r7, #5
 800b646:	2301      	movs	r3, #1
 800b648:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b64c:	f007 071f 	and.w	r7, r7, #31
 800b650:	40bb      	lsls	r3, r7
 800b652:	4213      	tst	r3, r2
 800b654:	4629      	mov	r1, r5
 800b656:	4620      	mov	r0, r4
 800b658:	bf18      	it	ne
 800b65a:	f049 0902 	orrne.w	r9, r9, #2
 800b65e:	f7ff fe21 	bl	800b2a4 <rshift>
 800b662:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b666:	1b76      	subs	r6, r6, r5
 800b668:	2502      	movs	r5, #2
 800b66a:	f1b9 0f00 	cmp.w	r9, #0
 800b66e:	d047      	beq.n	800b700 <__gethex+0x38c>
 800b670:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b674:	2b02      	cmp	r3, #2
 800b676:	d015      	beq.n	800b6a4 <__gethex+0x330>
 800b678:	2b03      	cmp	r3, #3
 800b67a:	d017      	beq.n	800b6ac <__gethex+0x338>
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d109      	bne.n	800b694 <__gethex+0x320>
 800b680:	f019 0f02 	tst.w	r9, #2
 800b684:	d006      	beq.n	800b694 <__gethex+0x320>
 800b686:	f8da 3000 	ldr.w	r3, [sl]
 800b68a:	ea49 0903 	orr.w	r9, r9, r3
 800b68e:	f019 0f01 	tst.w	r9, #1
 800b692:	d10e      	bne.n	800b6b2 <__gethex+0x33e>
 800b694:	f045 0510 	orr.w	r5, r5, #16
 800b698:	e032      	b.n	800b700 <__gethex+0x38c>
 800b69a:	f04f 0901 	mov.w	r9, #1
 800b69e:	e7d1      	b.n	800b644 <__gethex+0x2d0>
 800b6a0:	2501      	movs	r5, #1
 800b6a2:	e7e2      	b.n	800b66a <__gethex+0x2f6>
 800b6a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6a6:	f1c3 0301 	rsb	r3, r3, #1
 800b6aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d0f0      	beq.n	800b694 <__gethex+0x320>
 800b6b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6b6:	f104 0314 	add.w	r3, r4, #20
 800b6ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b6be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b6c2:	f04f 0c00 	mov.w	ip, #0
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b6d0:	d01b      	beq.n	800b70a <__gethex+0x396>
 800b6d2:	3201      	adds	r2, #1
 800b6d4:	6002      	str	r2, [r0, #0]
 800b6d6:	2d02      	cmp	r5, #2
 800b6d8:	f104 0314 	add.w	r3, r4, #20
 800b6dc:	d13c      	bne.n	800b758 <__gethex+0x3e4>
 800b6de:	f8d8 2000 	ldr.w	r2, [r8]
 800b6e2:	3a01      	subs	r2, #1
 800b6e4:	42b2      	cmp	r2, r6
 800b6e6:	d109      	bne.n	800b6fc <__gethex+0x388>
 800b6e8:	1171      	asrs	r1, r6, #5
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b6f0:	f006 061f 	and.w	r6, r6, #31
 800b6f4:	fa02 f606 	lsl.w	r6, r2, r6
 800b6f8:	421e      	tst	r6, r3
 800b6fa:	d13a      	bne.n	800b772 <__gethex+0x3fe>
 800b6fc:	f045 0520 	orr.w	r5, r5, #32
 800b700:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b702:	601c      	str	r4, [r3, #0]
 800b704:	9b02      	ldr	r3, [sp, #8]
 800b706:	601f      	str	r7, [r3, #0]
 800b708:	e6b0      	b.n	800b46c <__gethex+0xf8>
 800b70a:	4299      	cmp	r1, r3
 800b70c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b710:	d8d9      	bhi.n	800b6c6 <__gethex+0x352>
 800b712:	68a3      	ldr	r3, [r4, #8]
 800b714:	459b      	cmp	fp, r3
 800b716:	db17      	blt.n	800b748 <__gethex+0x3d4>
 800b718:	6861      	ldr	r1, [r4, #4]
 800b71a:	9801      	ldr	r0, [sp, #4]
 800b71c:	3101      	adds	r1, #1
 800b71e:	f7fe f817 	bl	8009750 <_Balloc>
 800b722:	4681      	mov	r9, r0
 800b724:	b918      	cbnz	r0, 800b72e <__gethex+0x3ba>
 800b726:	4b1a      	ldr	r3, [pc, #104]	@ (800b790 <__gethex+0x41c>)
 800b728:	4602      	mov	r2, r0
 800b72a:	2184      	movs	r1, #132	@ 0x84
 800b72c:	e6c5      	b.n	800b4ba <__gethex+0x146>
 800b72e:	6922      	ldr	r2, [r4, #16]
 800b730:	3202      	adds	r2, #2
 800b732:	f104 010c 	add.w	r1, r4, #12
 800b736:	0092      	lsls	r2, r2, #2
 800b738:	300c      	adds	r0, #12
 800b73a:	f7fd f89c 	bl	8008876 <memcpy>
 800b73e:	4621      	mov	r1, r4
 800b740:	9801      	ldr	r0, [sp, #4]
 800b742:	f7fe f845 	bl	80097d0 <_Bfree>
 800b746:	464c      	mov	r4, r9
 800b748:	6923      	ldr	r3, [r4, #16]
 800b74a:	1c5a      	adds	r2, r3, #1
 800b74c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b750:	6122      	str	r2, [r4, #16]
 800b752:	2201      	movs	r2, #1
 800b754:	615a      	str	r2, [r3, #20]
 800b756:	e7be      	b.n	800b6d6 <__gethex+0x362>
 800b758:	6922      	ldr	r2, [r4, #16]
 800b75a:	455a      	cmp	r2, fp
 800b75c:	dd0b      	ble.n	800b776 <__gethex+0x402>
 800b75e:	2101      	movs	r1, #1
 800b760:	4620      	mov	r0, r4
 800b762:	f7ff fd9f 	bl	800b2a4 <rshift>
 800b766:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b76a:	3701      	adds	r7, #1
 800b76c:	42bb      	cmp	r3, r7
 800b76e:	f6ff aee0 	blt.w	800b532 <__gethex+0x1be>
 800b772:	2501      	movs	r5, #1
 800b774:	e7c2      	b.n	800b6fc <__gethex+0x388>
 800b776:	f016 061f 	ands.w	r6, r6, #31
 800b77a:	d0fa      	beq.n	800b772 <__gethex+0x3fe>
 800b77c:	4453      	add	r3, sl
 800b77e:	f1c6 0620 	rsb	r6, r6, #32
 800b782:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b786:	f7fe f8d5 	bl	8009934 <__hi0bits>
 800b78a:	42b0      	cmp	r0, r6
 800b78c:	dbe7      	blt.n	800b75e <__gethex+0x3ea>
 800b78e:	e7f0      	b.n	800b772 <__gethex+0x3fe>
 800b790:	0800c0dd 	.word	0x0800c0dd

0800b794 <L_shift>:
 800b794:	f1c2 0208 	rsb	r2, r2, #8
 800b798:	0092      	lsls	r2, r2, #2
 800b79a:	b570      	push	{r4, r5, r6, lr}
 800b79c:	f1c2 0620 	rsb	r6, r2, #32
 800b7a0:	6843      	ldr	r3, [r0, #4]
 800b7a2:	6804      	ldr	r4, [r0, #0]
 800b7a4:	fa03 f506 	lsl.w	r5, r3, r6
 800b7a8:	432c      	orrs	r4, r5
 800b7aa:	40d3      	lsrs	r3, r2
 800b7ac:	6004      	str	r4, [r0, #0]
 800b7ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7b2:	4288      	cmp	r0, r1
 800b7b4:	d3f4      	bcc.n	800b7a0 <L_shift+0xc>
 800b7b6:	bd70      	pop	{r4, r5, r6, pc}

0800b7b8 <__match>:
 800b7b8:	b530      	push	{r4, r5, lr}
 800b7ba:	6803      	ldr	r3, [r0, #0]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7c2:	b914      	cbnz	r4, 800b7ca <__match+0x12>
 800b7c4:	6003      	str	r3, [r0, #0]
 800b7c6:	2001      	movs	r0, #1
 800b7c8:	bd30      	pop	{r4, r5, pc}
 800b7ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b7d2:	2d19      	cmp	r5, #25
 800b7d4:	bf98      	it	ls
 800b7d6:	3220      	addls	r2, #32
 800b7d8:	42a2      	cmp	r2, r4
 800b7da:	d0f0      	beq.n	800b7be <__match+0x6>
 800b7dc:	2000      	movs	r0, #0
 800b7de:	e7f3      	b.n	800b7c8 <__match+0x10>

0800b7e0 <__hexnan>:
 800b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e4:	680b      	ldr	r3, [r1, #0]
 800b7e6:	6801      	ldr	r1, [r0, #0]
 800b7e8:	115e      	asrs	r6, r3, #5
 800b7ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b7ee:	f013 031f 	ands.w	r3, r3, #31
 800b7f2:	b087      	sub	sp, #28
 800b7f4:	bf18      	it	ne
 800b7f6:	3604      	addne	r6, #4
 800b7f8:	2500      	movs	r5, #0
 800b7fa:	1f37      	subs	r7, r6, #4
 800b7fc:	4682      	mov	sl, r0
 800b7fe:	4690      	mov	r8, r2
 800b800:	9301      	str	r3, [sp, #4]
 800b802:	f846 5c04 	str.w	r5, [r6, #-4]
 800b806:	46b9      	mov	r9, r7
 800b808:	463c      	mov	r4, r7
 800b80a:	9502      	str	r5, [sp, #8]
 800b80c:	46ab      	mov	fp, r5
 800b80e:	784a      	ldrb	r2, [r1, #1]
 800b810:	1c4b      	adds	r3, r1, #1
 800b812:	9303      	str	r3, [sp, #12]
 800b814:	b342      	cbz	r2, 800b868 <__hexnan+0x88>
 800b816:	4610      	mov	r0, r2
 800b818:	9105      	str	r1, [sp, #20]
 800b81a:	9204      	str	r2, [sp, #16]
 800b81c:	f7ff fd94 	bl	800b348 <__hexdig_fun>
 800b820:	2800      	cmp	r0, #0
 800b822:	d151      	bne.n	800b8c8 <__hexnan+0xe8>
 800b824:	9a04      	ldr	r2, [sp, #16]
 800b826:	9905      	ldr	r1, [sp, #20]
 800b828:	2a20      	cmp	r2, #32
 800b82a:	d818      	bhi.n	800b85e <__hexnan+0x7e>
 800b82c:	9b02      	ldr	r3, [sp, #8]
 800b82e:	459b      	cmp	fp, r3
 800b830:	dd13      	ble.n	800b85a <__hexnan+0x7a>
 800b832:	454c      	cmp	r4, r9
 800b834:	d206      	bcs.n	800b844 <__hexnan+0x64>
 800b836:	2d07      	cmp	r5, #7
 800b838:	dc04      	bgt.n	800b844 <__hexnan+0x64>
 800b83a:	462a      	mov	r2, r5
 800b83c:	4649      	mov	r1, r9
 800b83e:	4620      	mov	r0, r4
 800b840:	f7ff ffa8 	bl	800b794 <L_shift>
 800b844:	4544      	cmp	r4, r8
 800b846:	d952      	bls.n	800b8ee <__hexnan+0x10e>
 800b848:	2300      	movs	r3, #0
 800b84a:	f1a4 0904 	sub.w	r9, r4, #4
 800b84e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b852:	f8cd b008 	str.w	fp, [sp, #8]
 800b856:	464c      	mov	r4, r9
 800b858:	461d      	mov	r5, r3
 800b85a:	9903      	ldr	r1, [sp, #12]
 800b85c:	e7d7      	b.n	800b80e <__hexnan+0x2e>
 800b85e:	2a29      	cmp	r2, #41	@ 0x29
 800b860:	d157      	bne.n	800b912 <__hexnan+0x132>
 800b862:	3102      	adds	r1, #2
 800b864:	f8ca 1000 	str.w	r1, [sl]
 800b868:	f1bb 0f00 	cmp.w	fp, #0
 800b86c:	d051      	beq.n	800b912 <__hexnan+0x132>
 800b86e:	454c      	cmp	r4, r9
 800b870:	d206      	bcs.n	800b880 <__hexnan+0xa0>
 800b872:	2d07      	cmp	r5, #7
 800b874:	dc04      	bgt.n	800b880 <__hexnan+0xa0>
 800b876:	462a      	mov	r2, r5
 800b878:	4649      	mov	r1, r9
 800b87a:	4620      	mov	r0, r4
 800b87c:	f7ff ff8a 	bl	800b794 <L_shift>
 800b880:	4544      	cmp	r4, r8
 800b882:	d936      	bls.n	800b8f2 <__hexnan+0x112>
 800b884:	f1a8 0204 	sub.w	r2, r8, #4
 800b888:	4623      	mov	r3, r4
 800b88a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b88e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b892:	429f      	cmp	r7, r3
 800b894:	d2f9      	bcs.n	800b88a <__hexnan+0xaa>
 800b896:	1b3b      	subs	r3, r7, r4
 800b898:	f023 0303 	bic.w	r3, r3, #3
 800b89c:	3304      	adds	r3, #4
 800b89e:	3401      	adds	r4, #1
 800b8a0:	3e03      	subs	r6, #3
 800b8a2:	42b4      	cmp	r4, r6
 800b8a4:	bf88      	it	hi
 800b8a6:	2304      	movhi	r3, #4
 800b8a8:	4443      	add	r3, r8
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f843 2b04 	str.w	r2, [r3], #4
 800b8b0:	429f      	cmp	r7, r3
 800b8b2:	d2fb      	bcs.n	800b8ac <__hexnan+0xcc>
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	b91b      	cbnz	r3, 800b8c0 <__hexnan+0xe0>
 800b8b8:	4547      	cmp	r7, r8
 800b8ba:	d128      	bne.n	800b90e <__hexnan+0x12e>
 800b8bc:	2301      	movs	r3, #1
 800b8be:	603b      	str	r3, [r7, #0]
 800b8c0:	2005      	movs	r0, #5
 800b8c2:	b007      	add	sp, #28
 800b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c8:	3501      	adds	r5, #1
 800b8ca:	2d08      	cmp	r5, #8
 800b8cc:	f10b 0b01 	add.w	fp, fp, #1
 800b8d0:	dd06      	ble.n	800b8e0 <__hexnan+0x100>
 800b8d2:	4544      	cmp	r4, r8
 800b8d4:	d9c1      	bls.n	800b85a <__hexnan+0x7a>
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8dc:	2501      	movs	r5, #1
 800b8de:	3c04      	subs	r4, #4
 800b8e0:	6822      	ldr	r2, [r4, #0]
 800b8e2:	f000 000f 	and.w	r0, r0, #15
 800b8e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b8ea:	6020      	str	r0, [r4, #0]
 800b8ec:	e7b5      	b.n	800b85a <__hexnan+0x7a>
 800b8ee:	2508      	movs	r5, #8
 800b8f0:	e7b3      	b.n	800b85a <__hexnan+0x7a>
 800b8f2:	9b01      	ldr	r3, [sp, #4]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d0dd      	beq.n	800b8b4 <__hexnan+0xd4>
 800b8f8:	f1c3 0320 	rsb	r3, r3, #32
 800b8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b900:	40da      	lsrs	r2, r3
 800b902:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b906:	4013      	ands	r3, r2
 800b908:	f846 3c04 	str.w	r3, [r6, #-4]
 800b90c:	e7d2      	b.n	800b8b4 <__hexnan+0xd4>
 800b90e:	3f04      	subs	r7, #4
 800b910:	e7d0      	b.n	800b8b4 <__hexnan+0xd4>
 800b912:	2004      	movs	r0, #4
 800b914:	e7d5      	b.n	800b8c2 <__hexnan+0xe2>

0800b916 <__ascii_mbtowc>:
 800b916:	b082      	sub	sp, #8
 800b918:	b901      	cbnz	r1, 800b91c <__ascii_mbtowc+0x6>
 800b91a:	a901      	add	r1, sp, #4
 800b91c:	b142      	cbz	r2, 800b930 <__ascii_mbtowc+0x1a>
 800b91e:	b14b      	cbz	r3, 800b934 <__ascii_mbtowc+0x1e>
 800b920:	7813      	ldrb	r3, [r2, #0]
 800b922:	600b      	str	r3, [r1, #0]
 800b924:	7812      	ldrb	r2, [r2, #0]
 800b926:	1e10      	subs	r0, r2, #0
 800b928:	bf18      	it	ne
 800b92a:	2001      	movne	r0, #1
 800b92c:	b002      	add	sp, #8
 800b92e:	4770      	bx	lr
 800b930:	4610      	mov	r0, r2
 800b932:	e7fb      	b.n	800b92c <__ascii_mbtowc+0x16>
 800b934:	f06f 0001 	mvn.w	r0, #1
 800b938:	e7f8      	b.n	800b92c <__ascii_mbtowc+0x16>

0800b93a <_realloc_r>:
 800b93a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b93e:	4607      	mov	r7, r0
 800b940:	4614      	mov	r4, r2
 800b942:	460d      	mov	r5, r1
 800b944:	b921      	cbnz	r1, 800b950 <_realloc_r+0x16>
 800b946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b94a:	4611      	mov	r1, r2
 800b94c:	f7fd be74 	b.w	8009638 <_malloc_r>
 800b950:	b92a      	cbnz	r2, 800b95e <_realloc_r+0x24>
 800b952:	f7fd fdfd 	bl	8009550 <_free_r>
 800b956:	4625      	mov	r5, r4
 800b958:	4628      	mov	r0, r5
 800b95a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b95e:	f000 f840 	bl	800b9e2 <_malloc_usable_size_r>
 800b962:	4284      	cmp	r4, r0
 800b964:	4606      	mov	r6, r0
 800b966:	d802      	bhi.n	800b96e <_realloc_r+0x34>
 800b968:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b96c:	d8f4      	bhi.n	800b958 <_realloc_r+0x1e>
 800b96e:	4621      	mov	r1, r4
 800b970:	4638      	mov	r0, r7
 800b972:	f7fd fe61 	bl	8009638 <_malloc_r>
 800b976:	4680      	mov	r8, r0
 800b978:	b908      	cbnz	r0, 800b97e <_realloc_r+0x44>
 800b97a:	4645      	mov	r5, r8
 800b97c:	e7ec      	b.n	800b958 <_realloc_r+0x1e>
 800b97e:	42b4      	cmp	r4, r6
 800b980:	4622      	mov	r2, r4
 800b982:	4629      	mov	r1, r5
 800b984:	bf28      	it	cs
 800b986:	4632      	movcs	r2, r6
 800b988:	f7fc ff75 	bl	8008876 <memcpy>
 800b98c:	4629      	mov	r1, r5
 800b98e:	4638      	mov	r0, r7
 800b990:	f7fd fdde 	bl	8009550 <_free_r>
 800b994:	e7f1      	b.n	800b97a <_realloc_r+0x40>

0800b996 <__ascii_wctomb>:
 800b996:	4603      	mov	r3, r0
 800b998:	4608      	mov	r0, r1
 800b99a:	b141      	cbz	r1, 800b9ae <__ascii_wctomb+0x18>
 800b99c:	2aff      	cmp	r2, #255	@ 0xff
 800b99e:	d904      	bls.n	800b9aa <__ascii_wctomb+0x14>
 800b9a0:	228a      	movs	r2, #138	@ 0x8a
 800b9a2:	601a      	str	r2, [r3, #0]
 800b9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a8:	4770      	bx	lr
 800b9aa:	700a      	strb	r2, [r1, #0]
 800b9ac:	2001      	movs	r0, #1
 800b9ae:	4770      	bx	lr

0800b9b0 <fiprintf>:
 800b9b0:	b40e      	push	{r1, r2, r3}
 800b9b2:	b503      	push	{r0, r1, lr}
 800b9b4:	4601      	mov	r1, r0
 800b9b6:	ab03      	add	r3, sp, #12
 800b9b8:	4805      	ldr	r0, [pc, #20]	@ (800b9d0 <fiprintf+0x20>)
 800b9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9be:	6800      	ldr	r0, [r0, #0]
 800b9c0:	9301      	str	r3, [sp, #4]
 800b9c2:	f000 f83f 	bl	800ba44 <_vfiprintf_r>
 800b9c6:	b002      	add	sp, #8
 800b9c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9cc:	b003      	add	sp, #12
 800b9ce:	4770      	bx	lr
 800b9d0:	20000024 	.word	0x20000024

0800b9d4 <abort>:
 800b9d4:	b508      	push	{r3, lr}
 800b9d6:	2006      	movs	r0, #6
 800b9d8:	f000 fa08 	bl	800bdec <raise>
 800b9dc:	2001      	movs	r0, #1
 800b9de:	f7f7 f843 	bl	8002a68 <_exit>

0800b9e2 <_malloc_usable_size_r>:
 800b9e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9e6:	1f18      	subs	r0, r3, #4
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	bfbc      	itt	lt
 800b9ec:	580b      	ldrlt	r3, [r1, r0]
 800b9ee:	18c0      	addlt	r0, r0, r3
 800b9f0:	4770      	bx	lr

0800b9f2 <__sfputc_r>:
 800b9f2:	6893      	ldr	r3, [r2, #8]
 800b9f4:	3b01      	subs	r3, #1
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	b410      	push	{r4}
 800b9fa:	6093      	str	r3, [r2, #8]
 800b9fc:	da08      	bge.n	800ba10 <__sfputc_r+0x1e>
 800b9fe:	6994      	ldr	r4, [r2, #24]
 800ba00:	42a3      	cmp	r3, r4
 800ba02:	db01      	blt.n	800ba08 <__sfputc_r+0x16>
 800ba04:	290a      	cmp	r1, #10
 800ba06:	d103      	bne.n	800ba10 <__sfputc_r+0x1e>
 800ba08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba0c:	f000 b932 	b.w	800bc74 <__swbuf_r>
 800ba10:	6813      	ldr	r3, [r2, #0]
 800ba12:	1c58      	adds	r0, r3, #1
 800ba14:	6010      	str	r0, [r2, #0]
 800ba16:	7019      	strb	r1, [r3, #0]
 800ba18:	4608      	mov	r0, r1
 800ba1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <__sfputs_r>:
 800ba20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba22:	4606      	mov	r6, r0
 800ba24:	460f      	mov	r7, r1
 800ba26:	4614      	mov	r4, r2
 800ba28:	18d5      	adds	r5, r2, r3
 800ba2a:	42ac      	cmp	r4, r5
 800ba2c:	d101      	bne.n	800ba32 <__sfputs_r+0x12>
 800ba2e:	2000      	movs	r0, #0
 800ba30:	e007      	b.n	800ba42 <__sfputs_r+0x22>
 800ba32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba36:	463a      	mov	r2, r7
 800ba38:	4630      	mov	r0, r6
 800ba3a:	f7ff ffda 	bl	800b9f2 <__sfputc_r>
 800ba3e:	1c43      	adds	r3, r0, #1
 800ba40:	d1f3      	bne.n	800ba2a <__sfputs_r+0xa>
 800ba42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba44 <_vfiprintf_r>:
 800ba44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba48:	460d      	mov	r5, r1
 800ba4a:	b09d      	sub	sp, #116	@ 0x74
 800ba4c:	4614      	mov	r4, r2
 800ba4e:	4698      	mov	r8, r3
 800ba50:	4606      	mov	r6, r0
 800ba52:	b118      	cbz	r0, 800ba5c <_vfiprintf_r+0x18>
 800ba54:	6a03      	ldr	r3, [r0, #32]
 800ba56:	b90b      	cbnz	r3, 800ba5c <_vfiprintf_r+0x18>
 800ba58:	f7fc fdbc 	bl	80085d4 <__sinit>
 800ba5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba5e:	07d9      	lsls	r1, r3, #31
 800ba60:	d405      	bmi.n	800ba6e <_vfiprintf_r+0x2a>
 800ba62:	89ab      	ldrh	r3, [r5, #12]
 800ba64:	059a      	lsls	r2, r3, #22
 800ba66:	d402      	bmi.n	800ba6e <_vfiprintf_r+0x2a>
 800ba68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba6a:	f7fc ff02 	bl	8008872 <__retarget_lock_acquire_recursive>
 800ba6e:	89ab      	ldrh	r3, [r5, #12]
 800ba70:	071b      	lsls	r3, r3, #28
 800ba72:	d501      	bpl.n	800ba78 <_vfiprintf_r+0x34>
 800ba74:	692b      	ldr	r3, [r5, #16]
 800ba76:	b99b      	cbnz	r3, 800baa0 <_vfiprintf_r+0x5c>
 800ba78:	4629      	mov	r1, r5
 800ba7a:	4630      	mov	r0, r6
 800ba7c:	f000 f938 	bl	800bcf0 <__swsetup_r>
 800ba80:	b170      	cbz	r0, 800baa0 <_vfiprintf_r+0x5c>
 800ba82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba84:	07dc      	lsls	r4, r3, #31
 800ba86:	d504      	bpl.n	800ba92 <_vfiprintf_r+0x4e>
 800ba88:	f04f 30ff 	mov.w	r0, #4294967295
 800ba8c:	b01d      	add	sp, #116	@ 0x74
 800ba8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba92:	89ab      	ldrh	r3, [r5, #12]
 800ba94:	0598      	lsls	r0, r3, #22
 800ba96:	d4f7      	bmi.n	800ba88 <_vfiprintf_r+0x44>
 800ba98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba9a:	f7fc feeb 	bl	8008874 <__retarget_lock_release_recursive>
 800ba9e:	e7f3      	b.n	800ba88 <_vfiprintf_r+0x44>
 800baa0:	2300      	movs	r3, #0
 800baa2:	9309      	str	r3, [sp, #36]	@ 0x24
 800baa4:	2320      	movs	r3, #32
 800baa6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800baaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800baae:	2330      	movs	r3, #48	@ 0x30
 800bab0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bc60 <_vfiprintf_r+0x21c>
 800bab4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bab8:	f04f 0901 	mov.w	r9, #1
 800babc:	4623      	mov	r3, r4
 800babe:	469a      	mov	sl, r3
 800bac0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bac4:	b10a      	cbz	r2, 800baca <_vfiprintf_r+0x86>
 800bac6:	2a25      	cmp	r2, #37	@ 0x25
 800bac8:	d1f9      	bne.n	800babe <_vfiprintf_r+0x7a>
 800baca:	ebba 0b04 	subs.w	fp, sl, r4
 800bace:	d00b      	beq.n	800bae8 <_vfiprintf_r+0xa4>
 800bad0:	465b      	mov	r3, fp
 800bad2:	4622      	mov	r2, r4
 800bad4:	4629      	mov	r1, r5
 800bad6:	4630      	mov	r0, r6
 800bad8:	f7ff ffa2 	bl	800ba20 <__sfputs_r>
 800badc:	3001      	adds	r0, #1
 800bade:	f000 80a7 	beq.w	800bc30 <_vfiprintf_r+0x1ec>
 800bae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bae4:	445a      	add	r2, fp
 800bae6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bae8:	f89a 3000 	ldrb.w	r3, [sl]
 800baec:	2b00      	cmp	r3, #0
 800baee:	f000 809f 	beq.w	800bc30 <_vfiprintf_r+0x1ec>
 800baf2:	2300      	movs	r3, #0
 800baf4:	f04f 32ff 	mov.w	r2, #4294967295
 800baf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bafc:	f10a 0a01 	add.w	sl, sl, #1
 800bb00:	9304      	str	r3, [sp, #16]
 800bb02:	9307      	str	r3, [sp, #28]
 800bb04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb08:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb0a:	4654      	mov	r4, sl
 800bb0c:	2205      	movs	r2, #5
 800bb0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb12:	4853      	ldr	r0, [pc, #332]	@ (800bc60 <_vfiprintf_r+0x21c>)
 800bb14:	f7f4 fb64 	bl	80001e0 <memchr>
 800bb18:	9a04      	ldr	r2, [sp, #16]
 800bb1a:	b9d8      	cbnz	r0, 800bb54 <_vfiprintf_r+0x110>
 800bb1c:	06d1      	lsls	r1, r2, #27
 800bb1e:	bf44      	itt	mi
 800bb20:	2320      	movmi	r3, #32
 800bb22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb26:	0713      	lsls	r3, r2, #28
 800bb28:	bf44      	itt	mi
 800bb2a:	232b      	movmi	r3, #43	@ 0x2b
 800bb2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb30:	f89a 3000 	ldrb.w	r3, [sl]
 800bb34:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb36:	d015      	beq.n	800bb64 <_vfiprintf_r+0x120>
 800bb38:	9a07      	ldr	r2, [sp, #28]
 800bb3a:	4654      	mov	r4, sl
 800bb3c:	2000      	movs	r0, #0
 800bb3e:	f04f 0c0a 	mov.w	ip, #10
 800bb42:	4621      	mov	r1, r4
 800bb44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb48:	3b30      	subs	r3, #48	@ 0x30
 800bb4a:	2b09      	cmp	r3, #9
 800bb4c:	d94b      	bls.n	800bbe6 <_vfiprintf_r+0x1a2>
 800bb4e:	b1b0      	cbz	r0, 800bb7e <_vfiprintf_r+0x13a>
 800bb50:	9207      	str	r2, [sp, #28]
 800bb52:	e014      	b.n	800bb7e <_vfiprintf_r+0x13a>
 800bb54:	eba0 0308 	sub.w	r3, r0, r8
 800bb58:	fa09 f303 	lsl.w	r3, r9, r3
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	9304      	str	r3, [sp, #16]
 800bb60:	46a2      	mov	sl, r4
 800bb62:	e7d2      	b.n	800bb0a <_vfiprintf_r+0xc6>
 800bb64:	9b03      	ldr	r3, [sp, #12]
 800bb66:	1d19      	adds	r1, r3, #4
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	9103      	str	r1, [sp, #12]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	bfbb      	ittet	lt
 800bb70:	425b      	neglt	r3, r3
 800bb72:	f042 0202 	orrlt.w	r2, r2, #2
 800bb76:	9307      	strge	r3, [sp, #28]
 800bb78:	9307      	strlt	r3, [sp, #28]
 800bb7a:	bfb8      	it	lt
 800bb7c:	9204      	strlt	r2, [sp, #16]
 800bb7e:	7823      	ldrb	r3, [r4, #0]
 800bb80:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb82:	d10a      	bne.n	800bb9a <_vfiprintf_r+0x156>
 800bb84:	7863      	ldrb	r3, [r4, #1]
 800bb86:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb88:	d132      	bne.n	800bbf0 <_vfiprintf_r+0x1ac>
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	1d1a      	adds	r2, r3, #4
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	9203      	str	r2, [sp, #12]
 800bb92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb96:	3402      	adds	r4, #2
 800bb98:	9305      	str	r3, [sp, #20]
 800bb9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bc70 <_vfiprintf_r+0x22c>
 800bb9e:	7821      	ldrb	r1, [r4, #0]
 800bba0:	2203      	movs	r2, #3
 800bba2:	4650      	mov	r0, sl
 800bba4:	f7f4 fb1c 	bl	80001e0 <memchr>
 800bba8:	b138      	cbz	r0, 800bbba <_vfiprintf_r+0x176>
 800bbaa:	9b04      	ldr	r3, [sp, #16]
 800bbac:	eba0 000a 	sub.w	r0, r0, sl
 800bbb0:	2240      	movs	r2, #64	@ 0x40
 800bbb2:	4082      	lsls	r2, r0
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	3401      	adds	r4, #1
 800bbb8:	9304      	str	r3, [sp, #16]
 800bbba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbbe:	4829      	ldr	r0, [pc, #164]	@ (800bc64 <_vfiprintf_r+0x220>)
 800bbc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbc4:	2206      	movs	r2, #6
 800bbc6:	f7f4 fb0b 	bl	80001e0 <memchr>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	d03f      	beq.n	800bc4e <_vfiprintf_r+0x20a>
 800bbce:	4b26      	ldr	r3, [pc, #152]	@ (800bc68 <_vfiprintf_r+0x224>)
 800bbd0:	bb1b      	cbnz	r3, 800bc1a <_vfiprintf_r+0x1d6>
 800bbd2:	9b03      	ldr	r3, [sp, #12]
 800bbd4:	3307      	adds	r3, #7
 800bbd6:	f023 0307 	bic.w	r3, r3, #7
 800bbda:	3308      	adds	r3, #8
 800bbdc:	9303      	str	r3, [sp, #12]
 800bbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe0:	443b      	add	r3, r7
 800bbe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbe4:	e76a      	b.n	800babc <_vfiprintf_r+0x78>
 800bbe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbea:	460c      	mov	r4, r1
 800bbec:	2001      	movs	r0, #1
 800bbee:	e7a8      	b.n	800bb42 <_vfiprintf_r+0xfe>
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	3401      	adds	r4, #1
 800bbf4:	9305      	str	r3, [sp, #20]
 800bbf6:	4619      	mov	r1, r3
 800bbf8:	f04f 0c0a 	mov.w	ip, #10
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc02:	3a30      	subs	r2, #48	@ 0x30
 800bc04:	2a09      	cmp	r2, #9
 800bc06:	d903      	bls.n	800bc10 <_vfiprintf_r+0x1cc>
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d0c6      	beq.n	800bb9a <_vfiprintf_r+0x156>
 800bc0c:	9105      	str	r1, [sp, #20]
 800bc0e:	e7c4      	b.n	800bb9a <_vfiprintf_r+0x156>
 800bc10:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc14:	4604      	mov	r4, r0
 800bc16:	2301      	movs	r3, #1
 800bc18:	e7f0      	b.n	800bbfc <_vfiprintf_r+0x1b8>
 800bc1a:	ab03      	add	r3, sp, #12
 800bc1c:	9300      	str	r3, [sp, #0]
 800bc1e:	462a      	mov	r2, r5
 800bc20:	4b12      	ldr	r3, [pc, #72]	@ (800bc6c <_vfiprintf_r+0x228>)
 800bc22:	a904      	add	r1, sp, #16
 800bc24:	4630      	mov	r0, r6
 800bc26:	f7fb fe85 	bl	8007934 <_printf_float>
 800bc2a:	4607      	mov	r7, r0
 800bc2c:	1c78      	adds	r0, r7, #1
 800bc2e:	d1d6      	bne.n	800bbde <_vfiprintf_r+0x19a>
 800bc30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc32:	07d9      	lsls	r1, r3, #31
 800bc34:	d405      	bmi.n	800bc42 <_vfiprintf_r+0x1fe>
 800bc36:	89ab      	ldrh	r3, [r5, #12]
 800bc38:	059a      	lsls	r2, r3, #22
 800bc3a:	d402      	bmi.n	800bc42 <_vfiprintf_r+0x1fe>
 800bc3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc3e:	f7fc fe19 	bl	8008874 <__retarget_lock_release_recursive>
 800bc42:	89ab      	ldrh	r3, [r5, #12]
 800bc44:	065b      	lsls	r3, r3, #25
 800bc46:	f53f af1f 	bmi.w	800ba88 <_vfiprintf_r+0x44>
 800bc4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc4c:	e71e      	b.n	800ba8c <_vfiprintf_r+0x48>
 800bc4e:	ab03      	add	r3, sp, #12
 800bc50:	9300      	str	r3, [sp, #0]
 800bc52:	462a      	mov	r2, r5
 800bc54:	4b05      	ldr	r3, [pc, #20]	@ (800bc6c <_vfiprintf_r+0x228>)
 800bc56:	a904      	add	r1, sp, #16
 800bc58:	4630      	mov	r0, r6
 800bc5a:	f7fc f903 	bl	8007e64 <_printf_i>
 800bc5e:	e7e4      	b.n	800bc2a <_vfiprintf_r+0x1e6>
 800bc60:	0800c149 	.word	0x0800c149
 800bc64:	0800c153 	.word	0x0800c153
 800bc68:	08007935 	.word	0x08007935
 800bc6c:	0800ba21 	.word	0x0800ba21
 800bc70:	0800c14f 	.word	0x0800c14f

0800bc74 <__swbuf_r>:
 800bc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc76:	460e      	mov	r6, r1
 800bc78:	4614      	mov	r4, r2
 800bc7a:	4605      	mov	r5, r0
 800bc7c:	b118      	cbz	r0, 800bc86 <__swbuf_r+0x12>
 800bc7e:	6a03      	ldr	r3, [r0, #32]
 800bc80:	b90b      	cbnz	r3, 800bc86 <__swbuf_r+0x12>
 800bc82:	f7fc fca7 	bl	80085d4 <__sinit>
 800bc86:	69a3      	ldr	r3, [r4, #24]
 800bc88:	60a3      	str	r3, [r4, #8]
 800bc8a:	89a3      	ldrh	r3, [r4, #12]
 800bc8c:	071a      	lsls	r2, r3, #28
 800bc8e:	d501      	bpl.n	800bc94 <__swbuf_r+0x20>
 800bc90:	6923      	ldr	r3, [r4, #16]
 800bc92:	b943      	cbnz	r3, 800bca6 <__swbuf_r+0x32>
 800bc94:	4621      	mov	r1, r4
 800bc96:	4628      	mov	r0, r5
 800bc98:	f000 f82a 	bl	800bcf0 <__swsetup_r>
 800bc9c:	b118      	cbz	r0, 800bca6 <__swbuf_r+0x32>
 800bc9e:	f04f 37ff 	mov.w	r7, #4294967295
 800bca2:	4638      	mov	r0, r7
 800bca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bca6:	6823      	ldr	r3, [r4, #0]
 800bca8:	6922      	ldr	r2, [r4, #16]
 800bcaa:	1a98      	subs	r0, r3, r2
 800bcac:	6963      	ldr	r3, [r4, #20]
 800bcae:	b2f6      	uxtb	r6, r6
 800bcb0:	4283      	cmp	r3, r0
 800bcb2:	4637      	mov	r7, r6
 800bcb4:	dc05      	bgt.n	800bcc2 <__swbuf_r+0x4e>
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	4628      	mov	r0, r5
 800bcba:	f7ff fa53 	bl	800b164 <_fflush_r>
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	d1ed      	bne.n	800bc9e <__swbuf_r+0x2a>
 800bcc2:	68a3      	ldr	r3, [r4, #8]
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	60a3      	str	r3, [r4, #8]
 800bcc8:	6823      	ldr	r3, [r4, #0]
 800bcca:	1c5a      	adds	r2, r3, #1
 800bccc:	6022      	str	r2, [r4, #0]
 800bcce:	701e      	strb	r6, [r3, #0]
 800bcd0:	6962      	ldr	r2, [r4, #20]
 800bcd2:	1c43      	adds	r3, r0, #1
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d004      	beq.n	800bce2 <__swbuf_r+0x6e>
 800bcd8:	89a3      	ldrh	r3, [r4, #12]
 800bcda:	07db      	lsls	r3, r3, #31
 800bcdc:	d5e1      	bpl.n	800bca2 <__swbuf_r+0x2e>
 800bcde:	2e0a      	cmp	r6, #10
 800bce0:	d1df      	bne.n	800bca2 <__swbuf_r+0x2e>
 800bce2:	4621      	mov	r1, r4
 800bce4:	4628      	mov	r0, r5
 800bce6:	f7ff fa3d 	bl	800b164 <_fflush_r>
 800bcea:	2800      	cmp	r0, #0
 800bcec:	d0d9      	beq.n	800bca2 <__swbuf_r+0x2e>
 800bcee:	e7d6      	b.n	800bc9e <__swbuf_r+0x2a>

0800bcf0 <__swsetup_r>:
 800bcf0:	b538      	push	{r3, r4, r5, lr}
 800bcf2:	4b29      	ldr	r3, [pc, #164]	@ (800bd98 <__swsetup_r+0xa8>)
 800bcf4:	4605      	mov	r5, r0
 800bcf6:	6818      	ldr	r0, [r3, #0]
 800bcf8:	460c      	mov	r4, r1
 800bcfa:	b118      	cbz	r0, 800bd04 <__swsetup_r+0x14>
 800bcfc:	6a03      	ldr	r3, [r0, #32]
 800bcfe:	b90b      	cbnz	r3, 800bd04 <__swsetup_r+0x14>
 800bd00:	f7fc fc68 	bl	80085d4 <__sinit>
 800bd04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd08:	0719      	lsls	r1, r3, #28
 800bd0a:	d422      	bmi.n	800bd52 <__swsetup_r+0x62>
 800bd0c:	06da      	lsls	r2, r3, #27
 800bd0e:	d407      	bmi.n	800bd20 <__swsetup_r+0x30>
 800bd10:	2209      	movs	r2, #9
 800bd12:	602a      	str	r2, [r5, #0]
 800bd14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd18:	81a3      	strh	r3, [r4, #12]
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	e033      	b.n	800bd88 <__swsetup_r+0x98>
 800bd20:	0758      	lsls	r0, r3, #29
 800bd22:	d512      	bpl.n	800bd4a <__swsetup_r+0x5a>
 800bd24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd26:	b141      	cbz	r1, 800bd3a <__swsetup_r+0x4a>
 800bd28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd2c:	4299      	cmp	r1, r3
 800bd2e:	d002      	beq.n	800bd36 <__swsetup_r+0x46>
 800bd30:	4628      	mov	r0, r5
 800bd32:	f7fd fc0d 	bl	8009550 <_free_r>
 800bd36:	2300      	movs	r3, #0
 800bd38:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd3a:	89a3      	ldrh	r3, [r4, #12]
 800bd3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd40:	81a3      	strh	r3, [r4, #12]
 800bd42:	2300      	movs	r3, #0
 800bd44:	6063      	str	r3, [r4, #4]
 800bd46:	6923      	ldr	r3, [r4, #16]
 800bd48:	6023      	str	r3, [r4, #0]
 800bd4a:	89a3      	ldrh	r3, [r4, #12]
 800bd4c:	f043 0308 	orr.w	r3, r3, #8
 800bd50:	81a3      	strh	r3, [r4, #12]
 800bd52:	6923      	ldr	r3, [r4, #16]
 800bd54:	b94b      	cbnz	r3, 800bd6a <__swsetup_r+0x7a>
 800bd56:	89a3      	ldrh	r3, [r4, #12]
 800bd58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd60:	d003      	beq.n	800bd6a <__swsetup_r+0x7a>
 800bd62:	4621      	mov	r1, r4
 800bd64:	4628      	mov	r0, r5
 800bd66:	f000 f883 	bl	800be70 <__smakebuf_r>
 800bd6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd6e:	f013 0201 	ands.w	r2, r3, #1
 800bd72:	d00a      	beq.n	800bd8a <__swsetup_r+0x9a>
 800bd74:	2200      	movs	r2, #0
 800bd76:	60a2      	str	r2, [r4, #8]
 800bd78:	6962      	ldr	r2, [r4, #20]
 800bd7a:	4252      	negs	r2, r2
 800bd7c:	61a2      	str	r2, [r4, #24]
 800bd7e:	6922      	ldr	r2, [r4, #16]
 800bd80:	b942      	cbnz	r2, 800bd94 <__swsetup_r+0xa4>
 800bd82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd86:	d1c5      	bne.n	800bd14 <__swsetup_r+0x24>
 800bd88:	bd38      	pop	{r3, r4, r5, pc}
 800bd8a:	0799      	lsls	r1, r3, #30
 800bd8c:	bf58      	it	pl
 800bd8e:	6962      	ldrpl	r2, [r4, #20]
 800bd90:	60a2      	str	r2, [r4, #8]
 800bd92:	e7f4      	b.n	800bd7e <__swsetup_r+0x8e>
 800bd94:	2000      	movs	r0, #0
 800bd96:	e7f7      	b.n	800bd88 <__swsetup_r+0x98>
 800bd98:	20000024 	.word	0x20000024

0800bd9c <_raise_r>:
 800bd9c:	291f      	cmp	r1, #31
 800bd9e:	b538      	push	{r3, r4, r5, lr}
 800bda0:	4605      	mov	r5, r0
 800bda2:	460c      	mov	r4, r1
 800bda4:	d904      	bls.n	800bdb0 <_raise_r+0x14>
 800bda6:	2316      	movs	r3, #22
 800bda8:	6003      	str	r3, [r0, #0]
 800bdaa:	f04f 30ff 	mov.w	r0, #4294967295
 800bdae:	bd38      	pop	{r3, r4, r5, pc}
 800bdb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bdb2:	b112      	cbz	r2, 800bdba <_raise_r+0x1e>
 800bdb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdb8:	b94b      	cbnz	r3, 800bdce <_raise_r+0x32>
 800bdba:	4628      	mov	r0, r5
 800bdbc:	f000 f830 	bl	800be20 <_getpid_r>
 800bdc0:	4622      	mov	r2, r4
 800bdc2:	4601      	mov	r1, r0
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdca:	f000 b817 	b.w	800bdfc <_kill_r>
 800bdce:	2b01      	cmp	r3, #1
 800bdd0:	d00a      	beq.n	800bde8 <_raise_r+0x4c>
 800bdd2:	1c59      	adds	r1, r3, #1
 800bdd4:	d103      	bne.n	800bdde <_raise_r+0x42>
 800bdd6:	2316      	movs	r3, #22
 800bdd8:	6003      	str	r3, [r0, #0]
 800bdda:	2001      	movs	r0, #1
 800bddc:	e7e7      	b.n	800bdae <_raise_r+0x12>
 800bdde:	2100      	movs	r1, #0
 800bde0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bde4:	4620      	mov	r0, r4
 800bde6:	4798      	blx	r3
 800bde8:	2000      	movs	r0, #0
 800bdea:	e7e0      	b.n	800bdae <_raise_r+0x12>

0800bdec <raise>:
 800bdec:	4b02      	ldr	r3, [pc, #8]	@ (800bdf8 <raise+0xc>)
 800bdee:	4601      	mov	r1, r0
 800bdf0:	6818      	ldr	r0, [r3, #0]
 800bdf2:	f7ff bfd3 	b.w	800bd9c <_raise_r>
 800bdf6:	bf00      	nop
 800bdf8:	20000024 	.word	0x20000024

0800bdfc <_kill_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d07      	ldr	r5, [pc, #28]	@ (800be1c <_kill_r+0x20>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	4611      	mov	r1, r2
 800be08:	602b      	str	r3, [r5, #0]
 800be0a:	f7f6 fe1d 	bl	8002a48 <_kill>
 800be0e:	1c43      	adds	r3, r0, #1
 800be10:	d102      	bne.n	800be18 <_kill_r+0x1c>
 800be12:	682b      	ldr	r3, [r5, #0]
 800be14:	b103      	cbz	r3, 800be18 <_kill_r+0x1c>
 800be16:	6023      	str	r3, [r4, #0]
 800be18:	bd38      	pop	{r3, r4, r5, pc}
 800be1a:	bf00      	nop
 800be1c:	2000454c 	.word	0x2000454c

0800be20 <_getpid_r>:
 800be20:	f7f6 be0a 	b.w	8002a38 <_getpid>

0800be24 <__swhatbuf_r>:
 800be24:	b570      	push	{r4, r5, r6, lr}
 800be26:	460c      	mov	r4, r1
 800be28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be2c:	2900      	cmp	r1, #0
 800be2e:	b096      	sub	sp, #88	@ 0x58
 800be30:	4615      	mov	r5, r2
 800be32:	461e      	mov	r6, r3
 800be34:	da0d      	bge.n	800be52 <__swhatbuf_r+0x2e>
 800be36:	89a3      	ldrh	r3, [r4, #12]
 800be38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be3c:	f04f 0100 	mov.w	r1, #0
 800be40:	bf14      	ite	ne
 800be42:	2340      	movne	r3, #64	@ 0x40
 800be44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be48:	2000      	movs	r0, #0
 800be4a:	6031      	str	r1, [r6, #0]
 800be4c:	602b      	str	r3, [r5, #0]
 800be4e:	b016      	add	sp, #88	@ 0x58
 800be50:	bd70      	pop	{r4, r5, r6, pc}
 800be52:	466a      	mov	r2, sp
 800be54:	f000 f848 	bl	800bee8 <_fstat_r>
 800be58:	2800      	cmp	r0, #0
 800be5a:	dbec      	blt.n	800be36 <__swhatbuf_r+0x12>
 800be5c:	9901      	ldr	r1, [sp, #4]
 800be5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be66:	4259      	negs	r1, r3
 800be68:	4159      	adcs	r1, r3
 800be6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be6e:	e7eb      	b.n	800be48 <__swhatbuf_r+0x24>

0800be70 <__smakebuf_r>:
 800be70:	898b      	ldrh	r3, [r1, #12]
 800be72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be74:	079d      	lsls	r5, r3, #30
 800be76:	4606      	mov	r6, r0
 800be78:	460c      	mov	r4, r1
 800be7a:	d507      	bpl.n	800be8c <__smakebuf_r+0x1c>
 800be7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	6123      	str	r3, [r4, #16]
 800be84:	2301      	movs	r3, #1
 800be86:	6163      	str	r3, [r4, #20]
 800be88:	b003      	add	sp, #12
 800be8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be8c:	ab01      	add	r3, sp, #4
 800be8e:	466a      	mov	r2, sp
 800be90:	f7ff ffc8 	bl	800be24 <__swhatbuf_r>
 800be94:	9f00      	ldr	r7, [sp, #0]
 800be96:	4605      	mov	r5, r0
 800be98:	4639      	mov	r1, r7
 800be9a:	4630      	mov	r0, r6
 800be9c:	f7fd fbcc 	bl	8009638 <_malloc_r>
 800bea0:	b948      	cbnz	r0, 800beb6 <__smakebuf_r+0x46>
 800bea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bea6:	059a      	lsls	r2, r3, #22
 800bea8:	d4ee      	bmi.n	800be88 <__smakebuf_r+0x18>
 800beaa:	f023 0303 	bic.w	r3, r3, #3
 800beae:	f043 0302 	orr.w	r3, r3, #2
 800beb2:	81a3      	strh	r3, [r4, #12]
 800beb4:	e7e2      	b.n	800be7c <__smakebuf_r+0xc>
 800beb6:	89a3      	ldrh	r3, [r4, #12]
 800beb8:	6020      	str	r0, [r4, #0]
 800beba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bebe:	81a3      	strh	r3, [r4, #12]
 800bec0:	9b01      	ldr	r3, [sp, #4]
 800bec2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bec6:	b15b      	cbz	r3, 800bee0 <__smakebuf_r+0x70>
 800bec8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800becc:	4630      	mov	r0, r6
 800bece:	f000 f81d 	bl	800bf0c <_isatty_r>
 800bed2:	b128      	cbz	r0, 800bee0 <__smakebuf_r+0x70>
 800bed4:	89a3      	ldrh	r3, [r4, #12]
 800bed6:	f023 0303 	bic.w	r3, r3, #3
 800beda:	f043 0301 	orr.w	r3, r3, #1
 800bede:	81a3      	strh	r3, [r4, #12]
 800bee0:	89a3      	ldrh	r3, [r4, #12]
 800bee2:	431d      	orrs	r5, r3
 800bee4:	81a5      	strh	r5, [r4, #12]
 800bee6:	e7cf      	b.n	800be88 <__smakebuf_r+0x18>

0800bee8 <_fstat_r>:
 800bee8:	b538      	push	{r3, r4, r5, lr}
 800beea:	4d07      	ldr	r5, [pc, #28]	@ (800bf08 <_fstat_r+0x20>)
 800beec:	2300      	movs	r3, #0
 800beee:	4604      	mov	r4, r0
 800bef0:	4608      	mov	r0, r1
 800bef2:	4611      	mov	r1, r2
 800bef4:	602b      	str	r3, [r5, #0]
 800bef6:	f7f6 fe07 	bl	8002b08 <_fstat>
 800befa:	1c43      	adds	r3, r0, #1
 800befc:	d102      	bne.n	800bf04 <_fstat_r+0x1c>
 800befe:	682b      	ldr	r3, [r5, #0]
 800bf00:	b103      	cbz	r3, 800bf04 <_fstat_r+0x1c>
 800bf02:	6023      	str	r3, [r4, #0]
 800bf04:	bd38      	pop	{r3, r4, r5, pc}
 800bf06:	bf00      	nop
 800bf08:	2000454c 	.word	0x2000454c

0800bf0c <_isatty_r>:
 800bf0c:	b538      	push	{r3, r4, r5, lr}
 800bf0e:	4d06      	ldr	r5, [pc, #24]	@ (800bf28 <_isatty_r+0x1c>)
 800bf10:	2300      	movs	r3, #0
 800bf12:	4604      	mov	r4, r0
 800bf14:	4608      	mov	r0, r1
 800bf16:	602b      	str	r3, [r5, #0]
 800bf18:	f7f6 fe06 	bl	8002b28 <_isatty>
 800bf1c:	1c43      	adds	r3, r0, #1
 800bf1e:	d102      	bne.n	800bf26 <_isatty_r+0x1a>
 800bf20:	682b      	ldr	r3, [r5, #0]
 800bf22:	b103      	cbz	r3, 800bf26 <_isatty_r+0x1a>
 800bf24:	6023      	str	r3, [r4, #0]
 800bf26:	bd38      	pop	{r3, r4, r5, pc}
 800bf28:	2000454c 	.word	0x2000454c

0800bf2c <_init>:
 800bf2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf2e:	bf00      	nop
 800bf30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf32:	bc08      	pop	{r3}
 800bf34:	469e      	mov	lr, r3
 800bf36:	4770      	bx	lr

0800bf38 <_fini>:
 800bf38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf3a:	bf00      	nop
 800bf3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf3e:	bc08      	pop	{r3}
 800bf40:	469e      	mov	lr, r3
 800bf42:	4770      	bx	lr
