## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyA7
## FPGA:          Xilinx Artix 7
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## PMOD JB
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:						15
##	VCCO:						3.3V (VCC3V3)
##	Location:				JB
## -----------------------------------------------------------------------------

## {IN}			JB.1
set_property PACKAGE_PIN  E15        [ get_ports ArtyA7_PMOD_PortB[1] ] 
## {IN}			JB.2
set_property PACKAGE_PIN  E16        [ get_ports ArtyA7_PMOD_PortB[2] ] 
## {IN}			JB.3
set_property PACKAGE_PIN  D15        [ get_ports ArtyA7_PMOD_PortB[3] ] 
## {IN}			JB.4
set_property PACKAGE_PIN  C15        [ get_ports ArtyA7_PMOD_PortB[4] ] 
## {IN}			JB3.7
set_property PACKAGE_PIN  J17        [ get_ports ArtyA7_PMOD_PortB[5] ] 
## {IN}			JB3.8
set_property PACKAGE_PIN  J18        [ get_ports ArtyA7_PMOD_PortB[6] ] 
## {IN}			JB4.9
set_property PACKAGE_PIN  K15        [ get_ports ArtyA7_PMOD_PortB[7] ] 
## {IN}			JB4.10
set_property PACKAGE_PIN  J15        [ get_ports ArtyA7_PMOD_PortB[8] ] 
