# frozen_string_literal: true

module RgGen
  module Verilog
    VERSION = '0.2.0'
  end
end
