============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Sep 26 16:03:48 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: 'switch' is not declared in src/OnePWM.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(62)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: 'switch' is not declared in src/OnePWM.v(19)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(62)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.493381s wall, 3.510022s user + 0.156001s system = 3.666024s CPU (104.9%)

RUN-1004 : used memory is 181 MB, reserved memory is 145 MB, peak memory is 183 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 522
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.481771s wall, 1.482009s user + 0.031200s system = 1.513210s CPU (102.1%)

RUN-1004 : used memory is 227 MB, reserved memory is 191 MB, peak memory is 227 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.434026s wall, 1.372809s user + 0.093601s system = 1.466409s CPU (102.3%)

RUN-1004 : used memory is 359 MB, reserved memory is 322 MB, peak memory is 359 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.669341s wall, 15.381699s user + 0.312002s system = 15.693701s CPU (100.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 282 MB, peak memory is 428 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.990042s wall, 2.854818s user + 0.078001s system = 2.932819s CPU (98.1%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 428 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.256566s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (101.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 543750, overlap = 188.25
PHY-3002 : Step(2): len = 367949, overlap = 249.5
PHY-3002 : Step(3): len = 280904, overlap = 279.75
PHY-3002 : Step(4): len = 228064, overlap = 307
PHY-3002 : Step(5): len = 188477, overlap = 318.25
PHY-3002 : Step(6): len = 156748, overlap = 337.25
PHY-3002 : Step(7): len = 131545, overlap = 355.25
PHY-3002 : Step(8): len = 103805, overlap = 373.25
PHY-3002 : Step(9): len = 93261.6, overlap = 381.25
PHY-3002 : Step(10): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(11): len = 81322.2, overlap = 388.5
PHY-3002 : Step(12): len = 83574.1, overlap = 387.25
PHY-3002 : Step(13): len = 93084.1, overlap = 366
PHY-3002 : Step(14): len = 91833.7, overlap = 358
PHY-3002 : Step(15): len = 93749.3, overlap = 353.75
PHY-3002 : Step(16): len = 96018.5, overlap = 352
PHY-3002 : Step(17): len = 98889.7, overlap = 348
PHY-3002 : Step(18): len = 100562, overlap = 342.75
PHY-3002 : Step(19): len = 101953, overlap = 340.75
PHY-3002 : Step(20): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(21): len = 103864, overlap = 338.25
PHY-3002 : Step(22): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(23): len = 107439, overlap = 330.75
PHY-3002 : Step(24): len = 121332, overlap = 288
PHY-3002 : Step(25): len = 121537, overlap = 274
PHY-3002 : Step(26): len = 121372, overlap = 272.75
PHY-3002 : Step(27): len = 124033, overlap = 266.25
PHY-3002 : Step(28): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(29): len = 129274, overlap = 259
PHY-3002 : Step(30): len = 136490, overlap = 252.25
PHY-3002 : Step(31): len = 138270, overlap = 239.5
PHY-3002 : Step(32): len = 140577, overlap = 222
PHY-3002 : Step(33): len = 141689, overlap = 210.75
PHY-3002 : Step(34): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(35): len = 145762, overlap = 203.75
PHY-3002 : Step(36): len = 155295, overlap = 191
PHY-3002 : Step(37): len = 158323, overlap = 190
PHY-3002 : Step(38): len = 157756, overlap = 189
PHY-3002 : Step(39): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(40): len = 164177, overlap = 178
PHY-3002 : Step(41): len = 172495, overlap = 162
PHY-3002 : Step(42): len = 170170, overlap = 159.25
PHY-3002 : Step(43): len = 169581, overlap = 162.75
PHY-3002 : Step(44): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(45): len = 176220, overlap = 154.25
PHY-3002 : Step(46): len = 181880, overlap = 146
PHY-3002 : Step(47): len = 182081, overlap = 137.25
PHY-3002 : Step(48): len = 181264, overlap = 135
PHY-3002 : Step(49): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(50): len = 185141, overlap = 133.5
PHY-3002 : Step(51): len = 189007, overlap = 132.25
PHY-3002 : Step(52): len = 191261, overlap = 126.25
PHY-3002 : Step(53): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.200120s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752012s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(54): len = 192111, overlap = 127
PHY-3002 : Step(55): len = 189223, overlap = 138.5
PHY-3002 : Step(56): len = 185934, overlap = 146.25
PHY-3002 : Step(57): len = 183471, overlap = 152.25
PHY-3002 : Step(58): len = 180531, overlap = 147.5
PHY-3002 : Step(59): len = 177636, overlap = 149.75
PHY-3002 : Step(60): len = 174899, overlap = 155.75
PHY-3002 : Step(61): len = 173232, overlap = 161.5
PHY-3002 : Step(62): len = 172315, overlap = 165.75
PHY-3002 : Step(63): len = 171848, overlap = 168
PHY-3002 : Step(64): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(65): len = 180470, overlap = 157.25
PHY-3002 : Step(66): len = 189528, overlap = 144.75
PHY-3002 : Step(67): len = 188904, overlap = 142.5
PHY-3002 : Step(68): len = 189283, overlap = 142
PHY-3002 : Step(69): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(70): len = 196670, overlap = 127.5
PHY-3002 : Step(71): len = 200731, overlap = 120
PHY-3002 : Step(72): len = 203179, overlap = 117.75
PHY-3002 : Step(73): len = 204926, overlap = 115
PHY-3002 : Step(74): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(75): len = 211368, overlap = 106.25
PHY-3002 : Step(76): len = 214659, overlap = 101.25
PHY-3002 : Step(77): len = 218522, overlap = 98.75
PHY-3002 : Step(78): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(79): len = 223309, overlap = 101
PHY-3002 : Step(80): len = 226665, overlap = 99.5
PHY-3002 : Step(81): len = 227199, overlap = 100.75
PHY-3002 : Step(82): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.255408s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753375s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(83): len = 231044, overlap = 174
PHY-3002 : Step(84): len = 226847, overlap = 168
PHY-3002 : Step(85): len = 220813, overlap = 167.5
PHY-3002 : Step(86): len = 212915, overlap = 172
PHY-3002 : Step(87): len = 205697, overlap = 187.75
PHY-3002 : Step(88): len = 200171, overlap = 189.25
PHY-3002 : Step(89): len = 195000, overlap = 192
PHY-3002 : Step(90): len = 191245, overlap = 195
PHY-3002 : Step(91): len = 188170, overlap = 201.5
PHY-3002 : Step(92): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(93): len = 195352, overlap = 191.75
PHY-3002 : Step(94): len = 200732, overlap = 181.25
PHY-3002 : Step(95): len = 203343, overlap = 175.5
PHY-3002 : Step(96): len = 204183, overlap = 175
PHY-3002 : Step(97): len = 204890, overlap = 176
PHY-3002 : Step(98): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(99): len = 212182, overlap = 165
PHY-3002 : Step(100): len = 215357, overlap = 156.25
PHY-3002 : Step(101): len = 218330, overlap = 154
PHY-3002 : Step(102): len = 220242, overlap = 150.75
PHY-3002 : Step(103): len = 221289, overlap = 148
PHY-3002 : Step(104): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(105): len = 227082, overlap = 149.25
PHY-3002 : Step(106): len = 228526, overlap = 152.25
PHY-3002 : Step(107): len = 232294, overlap = 148.75
PHY-3002 : Step(108): len = 234187, overlap = 143.25
PHY-3002 : Step(109): len = 234531, overlap = 139.75
PHY-3002 : Step(110): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(111): len = 237963, overlap = 135
PHY-3002 : Step(112): len = 238801, overlap = 135
PHY-3002 : Step(113): len = 240575, overlap = 136
PHY-3002 : Step(114): len = 242123, overlap = 135
PHY-3002 : Step(115): len = 242433, overlap = 136.5
PHY-3002 : Step(116): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(117): len = 243901, overlap = 134.75
PHY-3002 : Step(118): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.307177s wall, 0.140401s user + 0.202801s system = 0.343202s CPU (111.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.151977s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758664s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(119): len = 241879, overlap = 108.25
PHY-3002 : Step(120): len = 240454, overlap = 112
PHY-3002 : Step(121): len = 236047, overlap = 126.5
PHY-3002 : Step(122): len = 233809, overlap = 136
PHY-3002 : Step(123): len = 232385, overlap = 137.25
PHY-3002 : Step(124): len = 230759, overlap = 145
PHY-3002 : Step(125): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(126): len = 234259, overlap = 137.75
PHY-3002 : Step(127): len = 234839, overlap = 134.75
PHY-3002 : Step(128): len = 236742, overlap = 128.75
PHY-3002 : Step(129): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(130): len = 239608, overlap = 126
PHY-3002 : Step(131): len = 240896, overlap = 126
PHY-3002 : Step(132): len = 242219, overlap = 123.5
PHY-3002 : Step(133): len = 242581, overlap = 122
PHY-3002 : Step(134): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049194s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.1%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  23.584007s wall, 31.668203s user + 1.747211s system = 33.415414s CPU (141.7%)

RUN-1004 : used memory is 393 MB, reserved memory is 355 MB, peak memory is 428 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.904611s wall, 3.510022s user + 0.015600s system = 3.525623s CPU (90.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.398191s wall, 7.987251s user + 0.249602s system = 8.236853s CPU (111.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124458s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.147437s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (116.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008994s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (346.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 31.246329s wall, 36.566634s user + 0.592804s system = 37.159438s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 24.861691s wall, 24.414157s user + 0.062400s system = 24.476557s CPU (98.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 11.067745s wall, 10.623668s user + 0.062400s system = 10.686068s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.805768s wall, 2.730018s user + 0.015600s system = 2.745618s CPU (97.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.147854s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (98.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.785763s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (100.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.096072s wall, 2.995219s user + 0.031200s system = 3.026419s CPU (97.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.356132s wall, 3.244821s user + 0.000000s system = 3.244821s CPU (96.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.154903s wall, 2.137214s user + 0.015600s system = 2.152814s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.225426s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (99.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.335537s wall, 2.215214s user + 0.031200s system = 2.246414s CPU (96.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.260772s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (100.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.265296s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (98.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.238310s wall, 2.184014s user + 0.015600s system = 2.199614s CPU (98.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.246775s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (101.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.382024s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (100.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.998571s wall, 3.946825s user + 0.000000s system = 3.946825s CPU (98.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.534875s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (97.6%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.486288s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (100.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.114356s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (109.1%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  116.421046s wall, 120.354771s user + 1.060807s system = 121.415578s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  127.892114s wall, 132.008046s user + 1.341609s system = 133.349655s CPU (104.3%)

RUN-1004 : used memory is 410 MB, reserved memory is 483 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.019060s wall, 2.823618s user + 0.187201s system = 3.010819s CPU (99.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 483 MB, peak memory is 521 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.374577s wall, 4.149627s user + 0.093601s system = 4.243227s CPU (97.0%)

RUN-1004 : used memory is 480 MB, reserved memory is 538 MB, peak memory is 521 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158275 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.088406s wall, 24.757359s user + 0.156001s system = 24.913360s CPU (176.8%)

RUN-1004 : used memory is 520 MB, reserved memory is 563 MB, peak memory is 529 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.441120s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (96.3%)

RUN-1004 : used memory is 640 MB, reserved memory is 668 MB, peak memory is 643 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.528373s wall, 2.074813s user + 0.327602s system = 2.402415s CPU (9.1%)

RUN-1004 : used memory is 642 MB, reserved memory is 670 MB, peak memory is 643 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.831137s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (6.2%)

RUN-1004 : used memory is 618 MB, reserved memory is 647 MB, peak memory is 643 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.581978s wall, 4.243227s user + 0.514803s system = 4.758031s CPU (13.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 636 MB, peak memory is 643 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.310707s wall, 3.385222s user + 0.046800s system = 3.432022s CPU (103.7%)

RUN-1004 : used memory is 288 MB, reserved memory is 341 MB, peak memory is 643 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                 16
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.532365s wall, 1.450809s user + 0.140401s system = 1.591210s CPU (103.8%)

RUN-1004 : used memory is 319 MB, reserved memory is 367 MB, peak memory is 643 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.504337s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (95.4%)

RUN-1004 : used memory is 420 MB, reserved memory is 445 MB, peak memory is 643 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.791375s wall, 16.130503s user + 0.374402s system = 16.504906s CPU (98.3%)

RUN-1004 : used memory is 410 MB, reserved memory is 447 MB, peak memory is 643 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.808313s wall, 2.620817s user + 0.156001s system = 2.776818s CPU (98.9%)

RUN-1004 : used memory is 417 MB, reserved memory is 453 MB, peak memory is 643 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.235323s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(135): len = 543750, overlap = 188.25
PHY-3002 : Step(136): len = 367949, overlap = 249.5
PHY-3002 : Step(137): len = 280904, overlap = 279.75
PHY-3002 : Step(138): len = 228064, overlap = 307
PHY-3002 : Step(139): len = 188477, overlap = 318.25
PHY-3002 : Step(140): len = 156748, overlap = 337.25
PHY-3002 : Step(141): len = 131545, overlap = 355.25
PHY-3002 : Step(142): len = 103805, overlap = 373.25
PHY-3002 : Step(143): len = 93261.6, overlap = 381.25
PHY-3002 : Step(144): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(145): len = 81322.2, overlap = 388.5
PHY-3002 : Step(146): len = 83574.1, overlap = 387.25
PHY-3002 : Step(147): len = 93084.1, overlap = 366
PHY-3002 : Step(148): len = 91833.7, overlap = 358
PHY-3002 : Step(149): len = 93749.3, overlap = 353.75
PHY-3002 : Step(150): len = 96018.5, overlap = 352
PHY-3002 : Step(151): len = 98889.7, overlap = 348
PHY-3002 : Step(152): len = 100562, overlap = 342.75
PHY-3002 : Step(153): len = 101953, overlap = 340.75
PHY-3002 : Step(154): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(155): len = 103864, overlap = 338.25
PHY-3002 : Step(156): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(157): len = 107439, overlap = 330.75
PHY-3002 : Step(158): len = 121332, overlap = 288
PHY-3002 : Step(159): len = 121537, overlap = 274
PHY-3002 : Step(160): len = 121372, overlap = 272.75
PHY-3002 : Step(161): len = 124033, overlap = 266.25
PHY-3002 : Step(162): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(163): len = 129274, overlap = 259
PHY-3002 : Step(164): len = 136490, overlap = 252.25
PHY-3002 : Step(165): len = 138270, overlap = 239.5
PHY-3002 : Step(166): len = 140577, overlap = 222
PHY-3002 : Step(167): len = 141689, overlap = 210.75
PHY-3002 : Step(168): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(169): len = 145762, overlap = 203.75
PHY-3002 : Step(170): len = 155295, overlap = 191
PHY-3002 : Step(171): len = 158323, overlap = 190
PHY-3002 : Step(172): len = 157756, overlap = 189
PHY-3002 : Step(173): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(174): len = 164177, overlap = 178
PHY-3002 : Step(175): len = 172495, overlap = 162
PHY-3002 : Step(176): len = 170170, overlap = 159.25
PHY-3002 : Step(177): len = 169581, overlap = 162.75
PHY-3002 : Step(178): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(179): len = 176220, overlap = 154.25
PHY-3002 : Step(180): len = 181880, overlap = 146
PHY-3002 : Step(181): len = 182081, overlap = 137.25
PHY-3002 : Step(182): len = 181264, overlap = 135
PHY-3002 : Step(183): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(184): len = 185141, overlap = 133.5
PHY-3002 : Step(185): len = 189007, overlap = 132.25
PHY-3002 : Step(186): len = 191261, overlap = 126.25
PHY-3002 : Step(187): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002705s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.324359s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.795028s wall, 0.811205s user + 0.015600s system = 0.826805s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(188): len = 192111, overlap = 127
PHY-3002 : Step(189): len = 189223, overlap = 138.5
PHY-3002 : Step(190): len = 185934, overlap = 146.25
PHY-3002 : Step(191): len = 183471, overlap = 152.25
PHY-3002 : Step(192): len = 180531, overlap = 147.5
PHY-3002 : Step(193): len = 177636, overlap = 149.75
PHY-3002 : Step(194): len = 174899, overlap = 155.75
PHY-3002 : Step(195): len = 173232, overlap = 161.5
PHY-3002 : Step(196): len = 172315, overlap = 165.75
PHY-3002 : Step(197): len = 171848, overlap = 168
PHY-3002 : Step(198): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(199): len = 180470, overlap = 157.25
PHY-3002 : Step(200): len = 189528, overlap = 144.75
PHY-3002 : Step(201): len = 188904, overlap = 142.5
PHY-3002 : Step(202): len = 189283, overlap = 142
PHY-3002 : Step(203): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(204): len = 196670, overlap = 127.5
PHY-3002 : Step(205): len = 200731, overlap = 120
PHY-3002 : Step(206): len = 203179, overlap = 117.75
PHY-3002 : Step(207): len = 204926, overlap = 115
PHY-3002 : Step(208): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(209): len = 211368, overlap = 106.25
PHY-3002 : Step(210): len = 214659, overlap = 101.25
PHY-3002 : Step(211): len = 218522, overlap = 98.75
PHY-3002 : Step(212): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(213): len = 223309, overlap = 101
PHY-3002 : Step(214): len = 226665, overlap = 99.5
PHY-3002 : Step(215): len = 227199, overlap = 100.75
PHY-3002 : Step(216): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.389994s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (93.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.756936s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(217): len = 231044, overlap = 174
PHY-3002 : Step(218): len = 226847, overlap = 168
PHY-3002 : Step(219): len = 220813, overlap = 167.5
PHY-3002 : Step(220): len = 212915, overlap = 172
PHY-3002 : Step(221): len = 205697, overlap = 187.75
PHY-3002 : Step(222): len = 200171, overlap = 189.25
PHY-3002 : Step(223): len = 195000, overlap = 192
PHY-3002 : Step(224): len = 191245, overlap = 195
PHY-3002 : Step(225): len = 188170, overlap = 201.5
PHY-3002 : Step(226): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(227): len = 195352, overlap = 191.75
PHY-3002 : Step(228): len = 200732, overlap = 181.25
PHY-3002 : Step(229): len = 203343, overlap = 175.5
PHY-3002 : Step(230): len = 204183, overlap = 175
PHY-3002 : Step(231): len = 204890, overlap = 176
PHY-3002 : Step(232): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(233): len = 212182, overlap = 165
PHY-3002 : Step(234): len = 215357, overlap = 156.25
PHY-3002 : Step(235): len = 218330, overlap = 154
PHY-3002 : Step(236): len = 220242, overlap = 150.75
PHY-3002 : Step(237): len = 221289, overlap = 148
PHY-3002 : Step(238): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(239): len = 227082, overlap = 149.25
PHY-3002 : Step(240): len = 228526, overlap = 152.25
PHY-3002 : Step(241): len = 232294, overlap = 148.75
PHY-3002 : Step(242): len = 234187, overlap = 143.25
PHY-3002 : Step(243): len = 234531, overlap = 139.75
PHY-3002 : Step(244): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(245): len = 237963, overlap = 135
PHY-3002 : Step(246): len = 238801, overlap = 135
PHY-3002 : Step(247): len = 240575, overlap = 136
PHY-3002 : Step(248): len = 242123, overlap = 135
PHY-3002 : Step(249): len = 242433, overlap = 136.5
PHY-3002 : Step(250): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(251): len = 243901, overlap = 134.75
PHY-3002 : Step(252): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.297054s wall, 0.202801s user + 0.156001s system = 0.358802s CPU (120.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.268845s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (97.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.773942s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(253): len = 241879, overlap = 108.25
PHY-3002 : Step(254): len = 240454, overlap = 112
PHY-3002 : Step(255): len = 236047, overlap = 126.5
PHY-3002 : Step(256): len = 233809, overlap = 136
PHY-3002 : Step(257): len = 232385, overlap = 137.25
PHY-3002 : Step(258): len = 230759, overlap = 145
PHY-3002 : Step(259): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(260): len = 234259, overlap = 137.75
PHY-3002 : Step(261): len = 234839, overlap = 134.75
PHY-3002 : Step(262): len = 236742, overlap = 128.75
PHY-3002 : Step(263): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(264): len = 239608, overlap = 126
PHY-3002 : Step(265): len = 240896, overlap = 126
PHY-3002 : Step(266): len = 242219, overlap = 123.5
PHY-3002 : Step(267): len = 242581, overlap = 122
PHY-3002 : Step(268): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047609s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.3%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  24.006322s wall, 30.841398s user + 1.435209s system = 32.276607s CPU (134.5%)

RUN-1004 : used memory is 470 MB, reserved memory is 484 MB, peak memory is 643 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.780962s wall, 3.728424s user + 0.000000s system = 3.728424s CPU (98.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.597209s wall, 5.740837s user + 0.031200s system = 5.772037s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.125548s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.143320s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.009169s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (340.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 31.095934s wall, 35.833430s user + 0.561604s system = 36.395033s CPU (117.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 27.387231s wall, 25.974166s user + 0.015600s system = 25.989767s CPU (94.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 10.570443s wall, 10.249266s user + 0.156001s system = 10.405267s CPU (98.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.750984s wall, 2.714417s user + 0.031200s system = 2.745618s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.212951s wall, 2.433616s user + 0.093601s system = 2.527216s CPU (114.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.783794s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (100.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.050521s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (99.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.270251s wall, 3.213621s user + 0.015600s system = 3.229221s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.155686s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (98.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.160747s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (98.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.147327s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.187894s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (102.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.230908s wall, 2.262014s user + 0.015600s system = 2.277615s CPU (102.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.230876s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (99.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.206845s wall, 2.184014s user + 0.046800s system = 2.230814s CPU (101.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.228674s wall, 2.199614s user + 0.000000s system = 2.199614s CPU (98.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.821370s wall, 3.806424s user + 0.000000s system = 3.806424s CPU (99.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.329190s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.304909s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (102.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.079158s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (118.2%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  114.327326s wall, 117.016350s user + 1.107607s system = 118.123957s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  123.845091s wall, 126.672812s user + 1.170008s system = 127.842820s CPU (103.2%)

RUN-1004 : used memory is 512 MB, reserved memory is 555 MB, peak memory is 643 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.032721s wall, 2.808018s user + 0.187201s system = 2.995219s CPU (98.8%)

RUN-1004 : used memory is 512 MB, reserved memory is 555 MB, peak memory is 643 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.112149s wall, 3.993626s user + 0.171601s system = 4.165227s CPU (101.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 609 MB, peak memory is 643 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158229 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.046792s wall, 25.225362s user + 0.171601s system = 25.396963s CPU (180.8%)

RUN-1004 : used memory is 596 MB, reserved memory is 634 MB, peak memory is 643 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  4.027823s wall, 1.294808s user + 0.093601s system = 1.388409s CPU (34.5%)

RUN-1004 : used memory is 685 MB, reserved memory is 739 MB, peak memory is 688 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.444624s wall, 2.215214s user + 0.436803s system = 2.652017s CPU (10.0%)

RUN-1004 : used memory is 657 MB, reserved memory is 741 MB, peak memory is 688 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.818078s wall, 0.218401s user + 0.062400s system = 0.280802s CPU (4.1%)

RUN-1004 : used memory is 644 MB, reserved memory is 727 MB, peak memory is 688 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.291082s wall, 4.274427s user + 0.624004s system = 4.898431s CPU (12.8%)

RUN-1004 : used memory is 634 MB, reserved memory is 717 MB, peak memory is 688 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.734443s wall, 3.603623s user + 0.171601s system = 3.775224s CPU (101.1%)

RUN-1004 : used memory is 218 MB, reserved memory is 357 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                 16
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.965157s wall, 1.606810s user + 0.218401s system = 1.825212s CPU (92.9%)

RUN-1004 : used memory is 274 MB, reserved memory is 372 MB, peak memory is 688 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.543519s wall, 1.419609s user + 0.093601s system = 1.513210s CPU (98.0%)

RUN-1004 : used memory is 389 MB, reserved memory is 481 MB, peak memory is 688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.77 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.291621s wall, 16.614106s user + 0.608404s system = 17.222510s CPU (94.2%)

RUN-1004 : used memory is 377 MB, reserved memory is 476 MB, peak memory is 688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.974528s wall, 2.776818s user + 0.078001s system = 2.854818s CPU (96.0%)

RUN-1004 : used memory is 384 MB, reserved memory is 481 MB, peak memory is 688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.265456s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 543750, overlap = 188.25
PHY-3002 : Step(270): len = 367949, overlap = 249.5
PHY-3002 : Step(271): len = 280904, overlap = 279.75
PHY-3002 : Step(272): len = 228064, overlap = 307
PHY-3002 : Step(273): len = 188477, overlap = 318.25
PHY-3002 : Step(274): len = 156748, overlap = 337.25
PHY-3002 : Step(275): len = 131545, overlap = 355.25
PHY-3002 : Step(276): len = 103805, overlap = 373.25
PHY-3002 : Step(277): len = 93261.6, overlap = 381.25
PHY-3002 : Step(278): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(279): len = 81322.2, overlap = 388.5
PHY-3002 : Step(280): len = 83574.1, overlap = 387.25
PHY-3002 : Step(281): len = 93084.1, overlap = 366
PHY-3002 : Step(282): len = 91833.7, overlap = 358
PHY-3002 : Step(283): len = 93749.3, overlap = 353.75
PHY-3002 : Step(284): len = 96018.5, overlap = 352
PHY-3002 : Step(285): len = 98889.7, overlap = 348
PHY-3002 : Step(286): len = 100562, overlap = 342.75
PHY-3002 : Step(287): len = 101953, overlap = 340.75
PHY-3002 : Step(288): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(289): len = 103864, overlap = 338.25
PHY-3002 : Step(290): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(291): len = 107439, overlap = 330.75
PHY-3002 : Step(292): len = 121332, overlap = 288
PHY-3002 : Step(293): len = 121537, overlap = 274
PHY-3002 : Step(294): len = 121372, overlap = 272.75
PHY-3002 : Step(295): len = 124033, overlap = 266.25
PHY-3002 : Step(296): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(297): len = 129274, overlap = 259
PHY-3002 : Step(298): len = 136490, overlap = 252.25
PHY-3002 : Step(299): len = 138270, overlap = 239.5
PHY-3002 : Step(300): len = 140577, overlap = 222
PHY-3002 : Step(301): len = 141689, overlap = 210.75
PHY-3002 : Step(302): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(303): len = 145762, overlap = 203.75
PHY-3002 : Step(304): len = 155295, overlap = 191
PHY-3002 : Step(305): len = 158323, overlap = 190
PHY-3002 : Step(306): len = 157756, overlap = 189
PHY-3002 : Step(307): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(308): len = 164177, overlap = 178
PHY-3002 : Step(309): len = 172495, overlap = 162
PHY-3002 : Step(310): len = 170170, overlap = 159.25
PHY-3002 : Step(311): len = 169581, overlap = 162.75
PHY-3002 : Step(312): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(313): len = 176220, overlap = 154.25
PHY-3002 : Step(314): len = 181880, overlap = 146
PHY-3002 : Step(315): len = 182081, overlap = 137.25
PHY-3002 : Step(316): len = 181264, overlap = 135
PHY-3002 : Step(317): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(318): len = 185141, overlap = 133.5
PHY-3002 : Step(319): len = 189007, overlap = 132.25
PHY-3002 : Step(320): len = 191261, overlap = 126.25
PHY-3002 : Step(321): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.578318s wall, 1.653611s user + 0.046800s system = 1.700411s CPU (107.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.948341s wall, 0.795605s user + 0.046800s system = 0.842405s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(322): len = 192111, overlap = 127
PHY-3002 : Step(323): len = 189223, overlap = 138.5
PHY-3002 : Step(324): len = 185934, overlap = 146.25
PHY-3002 : Step(325): len = 183471, overlap = 152.25
PHY-3002 : Step(326): len = 180531, overlap = 147.5
PHY-3002 : Step(327): len = 177636, overlap = 149.75
PHY-3002 : Step(328): len = 174899, overlap = 155.75
PHY-3002 : Step(329): len = 173232, overlap = 161.5
PHY-3002 : Step(330): len = 172315, overlap = 165.75
PHY-3002 : Step(331): len = 171848, overlap = 168
PHY-3002 : Step(332): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(333): len = 180470, overlap = 157.25
PHY-3002 : Step(334): len = 189528, overlap = 144.75
PHY-3002 : Step(335): len = 188904, overlap = 142.5
PHY-3002 : Step(336): len = 189283, overlap = 142
PHY-3002 : Step(337): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(338): len = 196670, overlap = 127.5
PHY-3002 : Step(339): len = 200731, overlap = 120
PHY-3002 : Step(340): len = 203179, overlap = 117.75
PHY-3002 : Step(341): len = 204926, overlap = 115
PHY-3002 : Step(342): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(343): len = 211368, overlap = 106.25
PHY-3002 : Step(344): len = 214659, overlap = 101.25
PHY-3002 : Step(345): len = 218522, overlap = 98.75
PHY-3002 : Step(346): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(347): len = 223309, overlap = 101
PHY-3002 : Step(348): len = 226665, overlap = 99.5
PHY-3002 : Step(349): len = 227199, overlap = 100.75
PHY-3002 : Step(350): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.648823s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.839932s wall, 0.967206s user + 0.093601s system = 1.060807s CPU (126.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(351): len = 231044, overlap = 174
PHY-3002 : Step(352): len = 226847, overlap = 168
PHY-3002 : Step(353): len = 220813, overlap = 167.5
PHY-3002 : Step(354): len = 212915, overlap = 172
PHY-3002 : Step(355): len = 205697, overlap = 187.75
PHY-3002 : Step(356): len = 200171, overlap = 189.25
PHY-3002 : Step(357): len = 195000, overlap = 192
PHY-3002 : Step(358): len = 191245, overlap = 195
PHY-3002 : Step(359): len = 188170, overlap = 201.5
PHY-3002 : Step(360): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(361): len = 195352, overlap = 191.75
PHY-3002 : Step(362): len = 200732, overlap = 181.25
PHY-3002 : Step(363): len = 203343, overlap = 175.5
PHY-3002 : Step(364): len = 204183, overlap = 175
PHY-3002 : Step(365): len = 204890, overlap = 176
PHY-3002 : Step(366): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(367): len = 212182, overlap = 165
PHY-3002 : Step(368): len = 215357, overlap = 156.25
PHY-3002 : Step(369): len = 218330, overlap = 154
PHY-3002 : Step(370): len = 220242, overlap = 150.75
PHY-3002 : Step(371): len = 221289, overlap = 148
PHY-3002 : Step(372): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(373): len = 227082, overlap = 149.25
PHY-3002 : Step(374): len = 228526, overlap = 152.25
PHY-3002 : Step(375): len = 232294, overlap = 148.75
PHY-3002 : Step(376): len = 234187, overlap = 143.25
PHY-3002 : Step(377): len = 234531, overlap = 139.75
PHY-3002 : Step(378): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(379): len = 237963, overlap = 135
PHY-3002 : Step(380): len = 238801, overlap = 135
PHY-3002 : Step(381): len = 240575, overlap = 136
PHY-3002 : Step(382): len = 242123, overlap = 135
PHY-3002 : Step(383): len = 242433, overlap = 136.5
PHY-3002 : Step(384): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(385): len = 243901, overlap = 134.75
PHY-3002 : Step(386): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.467441s wall, 0.421203s user + 0.171601s system = 0.592804s CPU (126.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.449109s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (95.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.820902s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(387): len = 241879, overlap = 108.25
PHY-3002 : Step(388): len = 240454, overlap = 112
PHY-3002 : Step(389): len = 236047, overlap = 126.5
PHY-3002 : Step(390): len = 233809, overlap = 136
PHY-3002 : Step(391): len = 232385, overlap = 137.25
PHY-3002 : Step(392): len = 230759, overlap = 145
PHY-3002 : Step(393): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(394): len = 234259, overlap = 137.75
PHY-3002 : Step(395): len = 234839, overlap = 134.75
PHY-3002 : Step(396): len = 236742, overlap = 128.75
PHY-3002 : Step(397): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(398): len = 239608, overlap = 126
PHY-3002 : Step(399): len = 240896, overlap = 126
PHY-3002 : Step(400): len = 242219, overlap = 123.5
PHY-3002 : Step(401): len = 242581, overlap = 122
PHY-3002 : Step(402): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049569s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.4%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  26.522711s wall, 34.881824s user + 2.059213s system = 36.941037s CPU (139.3%)

RUN-1004 : used memory is 444 MB, reserved memory is 516 MB, peak memory is 688 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.396320s wall, 3.354021s user + 0.015600s system = 3.369622s CPU (99.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.033704s wall, 6.645643s user + 0.093601s system = 6.739243s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.183028s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (93.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.144008s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.010514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 30.508864s wall, 36.597835s user + 0.873606s system = 37.471440s CPU (122.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 26.065926s wall, 25.443763s user + 0.374402s system = 25.818165s CPU (99.0%)

PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  71.197073s wall, 76.050488s user + 1.560010s system = 77.610497s CPU (109.0%)

RUN-1004 : used memory is 540 MB, reserved memory is 621 MB, peak memory is 688 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.438581s wall, 3.463222s user + 0.109201s system = 3.572423s CPU (103.9%)

RUN-1004 : used memory is 351 MB, reserved memory is 430 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 522
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.683461s wall, 2.137214s user + 0.202801s system = 2.340015s CPU (139.0%)

RUN-1004 : used memory is 364 MB, reserved memory is 440 MB, peak memory is 688 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.399076s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (101.5%)

RUN-1004 : used memory is 479 MB, reserved memory is 543 MB, peak memory is 688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.60 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.116592s wall, 15.709301s user + 0.358802s system = 16.068103s CPU (99.7%)

RUN-1004 : used memory is 471 MB, reserved memory is 527 MB, peak memory is 688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.826723s wall, 2.683217s user + 0.124801s system = 2.808018s CPU (99.3%)

RUN-1004 : used memory is 478 MB, reserved memory is 533 MB, peak memory is 688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.259834s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(403): len = 543750, overlap = 188.25
PHY-3002 : Step(404): len = 367949, overlap = 249.5
PHY-3002 : Step(405): len = 280904, overlap = 279.75
PHY-3002 : Step(406): len = 228064, overlap = 307
PHY-3002 : Step(407): len = 188477, overlap = 318.25
PHY-3002 : Step(408): len = 156748, overlap = 337.25
PHY-3002 : Step(409): len = 131545, overlap = 355.25
PHY-3002 : Step(410): len = 103805, overlap = 373.25
PHY-3002 : Step(411): len = 93261.6, overlap = 381.25
PHY-3002 : Step(412): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(413): len = 81322.2, overlap = 388.5
PHY-3002 : Step(414): len = 83574.1, overlap = 387.25
PHY-3002 : Step(415): len = 93084.1, overlap = 366
PHY-3002 : Step(416): len = 91833.7, overlap = 358
PHY-3002 : Step(417): len = 93749.3, overlap = 353.75
PHY-3002 : Step(418): len = 96018.5, overlap = 352
PHY-3002 : Step(419): len = 98889.7, overlap = 348
PHY-3002 : Step(420): len = 100562, overlap = 342.75
PHY-3002 : Step(421): len = 101953, overlap = 340.75
PHY-3002 : Step(422): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(423): len = 103864, overlap = 338.25
PHY-3002 : Step(424): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(425): len = 107439, overlap = 330.75
PHY-3002 : Step(426): len = 121332, overlap = 288
PHY-3002 : Step(427): len = 121537, overlap = 274
PHY-3002 : Step(428): len = 121372, overlap = 272.75
PHY-3002 : Step(429): len = 124033, overlap = 266.25
PHY-3002 : Step(430): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(431): len = 129274, overlap = 259
PHY-3002 : Step(432): len = 136490, overlap = 252.25
PHY-3002 : Step(433): len = 138270, overlap = 239.5
PHY-3002 : Step(434): len = 140577, overlap = 222
PHY-3002 : Step(435): len = 141689, overlap = 210.75
PHY-3002 : Step(436): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(437): len = 145762, overlap = 203.75
PHY-3002 : Step(438): len = 155295, overlap = 191
PHY-3002 : Step(439): len = 158323, overlap = 190
PHY-3002 : Step(440): len = 157756, overlap = 189
PHY-3002 : Step(441): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(442): len = 164177, overlap = 178
PHY-3002 : Step(443): len = 172495, overlap = 162
PHY-3002 : Step(444): len = 170170, overlap = 159.25
PHY-3002 : Step(445): len = 169581, overlap = 162.75
PHY-3002 : Step(446): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(447): len = 176220, overlap = 154.25
PHY-3002 : Step(448): len = 181880, overlap = 146
PHY-3002 : Step(449): len = 182081, overlap = 137.25
PHY-3002 : Step(450): len = 181264, overlap = 135
PHY-3002 : Step(451): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(452): len = 185141, overlap = 133.5
PHY-3002 : Step(453): len = 189007, overlap = 132.25
PHY-3002 : Step(454): len = 191261, overlap = 126.25
PHY-3002 : Step(455): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.557349s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.781435s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(456): len = 192111, overlap = 127
PHY-3002 : Step(457): len = 189223, overlap = 138.5
PHY-3002 : Step(458): len = 185934, overlap = 146.25
PHY-3002 : Step(459): len = 183471, overlap = 152.25
PHY-3002 : Step(460): len = 180531, overlap = 147.5
PHY-3002 : Step(461): len = 177636, overlap = 149.75
PHY-3002 : Step(462): len = 174899, overlap = 155.75
PHY-3002 : Step(463): len = 173232, overlap = 161.5
PHY-3002 : Step(464): len = 172315, overlap = 165.75
PHY-3002 : Step(465): len = 171848, overlap = 168
PHY-3002 : Step(466): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(467): len = 180470, overlap = 157.25
PHY-3002 : Step(468): len = 189528, overlap = 144.75
PHY-3002 : Step(469): len = 188904, overlap = 142.5
PHY-3002 : Step(470): len = 189283, overlap = 142
PHY-3002 : Step(471): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(472): len = 196670, overlap = 127.5
PHY-3002 : Step(473): len = 200731, overlap = 120
PHY-3002 : Step(474): len = 203179, overlap = 117.75
PHY-3002 : Step(475): len = 204926, overlap = 115
PHY-3002 : Step(476): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(477): len = 211368, overlap = 106.25
PHY-3002 : Step(478): len = 214659, overlap = 101.25
PHY-3002 : Step(479): len = 218522, overlap = 98.75
PHY-3002 : Step(480): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(481): len = 223309, overlap = 101
PHY-3002 : Step(482): len = 226665, overlap = 99.5
PHY-3002 : Step(483): len = 227199, overlap = 100.75
PHY-3002 : Step(484): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.739004s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (94.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.996593s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (73.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(485): len = 231044, overlap = 174
PHY-3002 : Step(486): len = 226847, overlap = 168
PHY-3002 : Step(487): len = 220813, overlap = 167.5
PHY-3002 : Step(488): len = 212915, overlap = 172
PHY-3002 : Step(489): len = 205697, overlap = 187.75
PHY-3002 : Step(490): len = 200171, overlap = 189.25
PHY-3002 : Step(491): len = 195000, overlap = 192
PHY-3002 : Step(492): len = 191245, overlap = 195
PHY-3002 : Step(493): len = 188170, overlap = 201.5
PHY-3002 : Step(494): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(495): len = 195352, overlap = 191.75
PHY-3002 : Step(496): len = 200732, overlap = 181.25
PHY-3002 : Step(497): len = 203343, overlap = 175.5
PHY-3002 : Step(498): len = 204183, overlap = 175
PHY-3002 : Step(499): len = 204890, overlap = 176
PHY-3002 : Step(500): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(501): len = 212182, overlap = 165
PHY-3002 : Step(502): len = 215357, overlap = 156.25
PHY-3002 : Step(503): len = 218330, overlap = 154
PHY-3002 : Step(504): len = 220242, overlap = 150.75
PHY-3002 : Step(505): len = 221289, overlap = 148
PHY-3002 : Step(506): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(507): len = 227082, overlap = 149.25
PHY-3002 : Step(508): len = 228526, overlap = 152.25
PHY-3002 : Step(509): len = 232294, overlap = 148.75
PHY-3002 : Step(510): len = 234187, overlap = 143.25
PHY-3002 : Step(511): len = 234531, overlap = 139.75
PHY-3002 : Step(512): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(513): len = 237963, overlap = 135
PHY-3002 : Step(514): len = 238801, overlap = 135
PHY-3002 : Step(515): len = 240575, overlap = 136
PHY-3002 : Step(516): len = 242123, overlap = 135
PHY-3002 : Step(517): len = 242433, overlap = 136.5
PHY-3002 : Step(518): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(519): len = 243901, overlap = 134.75
PHY-3002 : Step(520): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.411279s wall, 0.312002s user + 0.140401s system = 0.452403s CPU (110.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.336922s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.813747s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(521): len = 241879, overlap = 108.25
PHY-3002 : Step(522): len = 240454, overlap = 112
PHY-3002 : Step(523): len = 236047, overlap = 126.5
PHY-3002 : Step(524): len = 233809, overlap = 136
PHY-3002 : Step(525): len = 232385, overlap = 137.25
PHY-3002 : Step(526): len = 230759, overlap = 145
PHY-3002 : Step(527): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(528): len = 234259, overlap = 137.75
PHY-3002 : Step(529): len = 234839, overlap = 134.75
PHY-3002 : Step(530): len = 236742, overlap = 128.75
PHY-3002 : Step(531): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(532): len = 239608, overlap = 126
PHY-3002 : Step(533): len = 240896, overlap = 126
PHY-3002 : Step(534): len = 242219, overlap = 123.5
PHY-3002 : Step(535): len = 242581, overlap = 122
PHY-3002 : Step(536): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046971s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.6%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  29.272061s wall, 35.069025s user + 1.981213s system = 37.050238s CPU (126.6%)

RUN-1004 : used memory is 506 MB, reserved memory is 562 MB, peak memory is 688 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.679271s wall, 3.525623s user + 0.000000s system = 3.525623s CPU (95.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.285943s wall, 6.240040s user + 0.000000s system = 6.240040s CPU (99.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.133598s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (105.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.140814s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007205s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (216.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 33.662230s wall, 37.627441s user + 0.327602s system = 37.955043s CPU (112.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 25.352136s wall, 24.960160s user + 0.000000s system = 24.960160s CPU (98.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 10.025907s wall, 9.890463s user + 0.031200s system = 9.921664s CPU (99.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.724362s wall, 2.636417s user + 0.000000s system = 2.636417s CPU (96.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.111932s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.735623s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (96.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.058906s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (97.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.305607s wall, 3.291621s user + 0.000000s system = 3.291621s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.057627s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (100.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.291588s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (97.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.148574s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.291687s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (99.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.414722s wall, 2.199614s user + 0.015600s system = 2.215214s CPU (91.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.286904s wall, 2.230814s user + 0.015600s system = 2.246414s CPU (98.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.368675s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (97.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.383986s wall, 2.340015s user + 0.015600s system = 2.355615s CPU (98.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 4.130258s wall, 3.993626s user + 0.015600s system = 4.009226s CPU (97.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.395104s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (98.4%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.338546s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (97.9%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.081965s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (76.1%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  115.555993s wall, 117.609154s user + 0.514803s system = 118.123957s CPU (102.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  125.679216s wall, 127.562018s user + 0.530403s system = 128.092421s CPU (101.9%)

RUN-1004 : used memory is 592 MB, reserved memory is 633 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.019622s wall, 2.870418s user + 0.156001s system = 3.026419s CPU (100.2%)

RUN-1004 : used memory is 592 MB, reserved memory is 633 MB, peak memory is 688 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.025929s wall, 3.978026s user + 0.015600s system = 3.993626s CPU (99.2%)

RUN-1004 : used memory is 629 MB, reserved memory is 672 MB, peak memory is 688 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158183 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.315113s wall, 22.027341s user + 0.124801s system = 22.152142s CPU (166.4%)

RUN-1004 : used memory is 622 MB, reserved memory is 697 MB, peak memory is 688 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.530632s wall, 1.279208s user + 0.078001s system = 1.357209s CPU (88.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 800 MB, peak memory is 688 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.238145s wall, 2.184014s user + 0.312002s system = 2.496016s CPU (9.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 802 MB, peak memory is 688 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.800147s wall, 0.296402s user + 0.078001s system = 0.374402s CPU (5.5%)

RUN-1004 : used memory is 616 MB, reserved memory is 793 MB, peak memory is 688 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.374852s wall, 4.243227s user + 0.530403s system = 4.773631s CPU (13.5%)

RUN-1004 : used memory is 606 MB, reserved memory is 782 MB, peak memory is 688 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(92)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(94)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(96)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(98)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(100)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(102)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(104)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(92)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(94)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(96)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(98)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(100)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(102)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(104)
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10370/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9025/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9025/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.494025s wall, 3.790824s user + 0.062400s system = 3.853225s CPU (110.3%)

RUN-1004 : used memory is 349 MB, reserved memory is 494 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.868691s wall, 1.684811s user + 0.156001s system = 1.840812s CPU (98.5%)

RUN-1004 : used memory is 374 MB, reserved memory is 498 MB, peak memory is 688 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9174/18 useful/useless nets, 8295/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11646/0 useful/useless nets, 10767/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11644/0 useful/useless nets, 10765/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12492/0 useful/useless nets, 11613/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45648, tnet num: 12483, tinst num: 11588, tnode num: 86151, tedge num: 87051.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.838348s wall, 1.450809s user + 0.062400s system = 1.513210s CPU (82.3%)

RUN-1004 : used memory is 468 MB, reserved memory is 573 MB, peak memory is 688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.11), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.11), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.11), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8829/0 useful/useless nets, 7950/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 469 SEQ (74924 nodes)...
SYN-4004 : #2: Packed 1213 SEQ (1139107 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (139980 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 248 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4528 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4046   out of   4480   90.31%
#reg                 2894   out of   4480   64.60%
#le                  4046
  #lut only          1152   out of   4046   28.47%
  #reg only             0   out of   4046    0.00%
  #lut&reg           2894   out of   4046   71.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4046  |4046  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.398990s wall, 16.582906s user + 0.514803s system = 17.097710s CPU (98.3%)

RUN-1004 : used memory is 446 MB, reserved memory is 571 MB, peak memory is 688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.874106s wall, 2.776818s user + 0.109201s system = 2.886019s CPU (100.4%)

RUN-1004 : used memory is 455 MB, reserved memory is 577 MB, peak memory is 688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2171 instances
RUN-1001 : 1016 mslices, 1016 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5900 nets
RUN-1001 : 3078 nets have 2 pins
RUN-1001 : 2187 nets have [3 - 5] pins
RUN-1001 : 434 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2169 instances, 2032 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25421, tnet num: 5898, tinst num: 2169, tnode num: 31088, tedge num: 42574.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.220694s wall, 1.185608s user + 0.078001s system = 1.263608s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 924619
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.455714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(537): len = 528586, overlap = 186.75
PHY-3002 : Step(538): len = 355055, overlap = 254
PHY-3002 : Step(539): len = 270091, overlap = 281.5
PHY-3002 : Step(540): len = 216621, overlap = 297.75
PHY-3002 : Step(541): len = 177766, overlap = 313.25
PHY-3002 : Step(542): len = 145879, overlap = 341.5
PHY-3002 : Step(543): len = 123050, overlap = 359.5
PHY-3002 : Step(544): len = 93763.5, overlap = 378.25
PHY-3002 : Step(545): len = 85363.6, overlap = 383.75
PHY-3002 : Step(546): len = 79586.1, overlap = 388.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.63007e-07
PHY-3002 : Step(547): len = 78184.3, overlap = 387.5
PHY-3002 : Step(548): len = 79098.8, overlap = 386.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72601e-06
PHY-3002 : Step(549): len = 80636.1, overlap = 384.75
PHY-3002 : Step(550): len = 108652, overlap = 346.5
PHY-3002 : Step(551): len = 114670, overlap = 320.5
PHY-3002 : Step(552): len = 111463, overlap = 320.25
PHY-3002 : Step(553): len = 113014, overlap = 320.75
PHY-3002 : Step(554): len = 115727, overlap = 314.5
PHY-3002 : Step(555): len = 112909, overlap = 308
PHY-3002 : Step(556): len = 113362, overlap = 307
PHY-3002 : Step(557): len = 114748, overlap = 305
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.45203e-06
PHY-3002 : Step(558): len = 115607, overlap = 296.25
PHY-3002 : Step(559): len = 120377, overlap = 291
PHY-3002 : Step(560): len = 121050, overlap = 286
PHY-3002 : Step(561): len = 125183, overlap = 264.75
PHY-3002 : Step(562): len = 128939, overlap = 254.75
PHY-3002 : Step(563): len = 129945, overlap = 244.5
PHY-3002 : Step(564): len = 131482, overlap = 243.5
PHY-3002 : Step(565): len = 132814, overlap = 238
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.90406e-06
PHY-3002 : Step(566): len = 134114, overlap = 234.75
PHY-3002 : Step(567): len = 136411, overlap = 232.5
PHY-3002 : Step(568): len = 137732, overlap = 226.25
PHY-3002 : Step(569): len = 140312, overlap = 223.75
PHY-3002 : Step(570): len = 141453, overlap = 217.5
PHY-3002 : Step(571): len = 143555, overlap = 212.75
PHY-3002 : Step(572): len = 145273, overlap = 201.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.38081e-05
PHY-3002 : Step(573): len = 147691, overlap = 193.5
PHY-3002 : Step(574): len = 156113, overlap = 172.5
PHY-3002 : Step(575): len = 160191, overlap = 158.25
PHY-3002 : Step(576): len = 159183, overlap = 157.25
PHY-3002 : Step(577): len = 159216, overlap = 156
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.76162e-05
PHY-3002 : Step(578): len = 165077, overlap = 154.5
PHY-3002 : Step(579): len = 171253, overlap = 148.75
PHY-3002 : Step(580): len = 169797, overlap = 148.25
PHY-3002 : Step(581): len = 169852, overlap = 147
PHY-3002 : Step(582): len = 170166, overlap = 146.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.3218e-05
PHY-3002 : Step(583): len = 177030, overlap = 134.5
PHY-3002 : Step(584): len = 183306, overlap = 117.25
PHY-3002 : Step(585): len = 184142, overlap = 108.5
PHY-3002 : Step(586): len = 183050, overlap = 108.25
PHY-3002 : Step(587): len = 182900, overlap = 110.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.455714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.437233s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.770215s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.86408e-06
PHY-3002 : Step(588): len = 184470, overlap = 125.25
PHY-3002 : Step(589): len = 182679, overlap = 139.75
PHY-3002 : Step(590): len = 179015, overlap = 144.75
PHY-3002 : Step(591): len = 174826, overlap = 147.25
PHY-3002 : Step(592): len = 169918, overlap = 158.75
PHY-3002 : Step(593): len = 165091, overlap = 166.5
PHY-3002 : Step(594): len = 160866, overlap = 176
PHY-3002 : Step(595): len = 158005, overlap = 181
PHY-3002 : Step(596): len = 156201, overlap = 186
PHY-3002 : Step(597): len = 155381, overlap = 188.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93405e-05
PHY-3002 : Step(598): len = 163805, overlap = 168.75
PHY-3002 : Step(599): len = 174686, overlap = 149.5
PHY-3002 : Step(600): len = 173046, overlap = 151
PHY-3002 : Step(601): len = 172843, overlap = 150.5
PHY-3002 : Step(602): len = 172884, overlap = 151.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72495e-05
PHY-3002 : Step(603): len = 181671, overlap = 143.75
PHY-3002 : Step(604): len = 189335, overlap = 128.75
PHY-3002 : Step(605): len = 189204, overlap = 120.25
PHY-3002 : Step(606): len = 189886, overlap = 118.5
PHY-3002 : Step(607): len = 190105, overlap = 118
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.44991e-05
PHY-3002 : Step(608): len = 197355, overlap = 115.25
PHY-3002 : Step(609): len = 202572, overlap = 116
PHY-3002 : Step(610): len = 203963, overlap = 116.75
PHY-3002 : Step(611): len = 204859, overlap = 114.5
PHY-3002 : Step(612): len = 205655, overlap = 113
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148998
PHY-3002 : Step(613): len = 210883, overlap = 109.75
PHY-3002 : Step(614): len = 213890, overlap = 104.5
PHY-3002 : Step(615): len = 216255, overlap = 106.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.455714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.424683s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.777293s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.84595e-05
PHY-3002 : Step(616): len = 220688, overlap = 186.75
PHY-3002 : Step(617): len = 218072, overlap = 178
PHY-3002 : Step(618): len = 211958, overlap = 172.5
PHY-3002 : Step(619): len = 204502, overlap = 177.25
PHY-3002 : Step(620): len = 198344, overlap = 180
PHY-3002 : Step(621): len = 193450, overlap = 185.25
PHY-3002 : Step(622): len = 188621, overlap = 194.75
PHY-3002 : Step(623): len = 184379, overlap = 198.75
PHY-3002 : Step(624): len = 180904, overlap = 209
PHY-3002 : Step(625): len = 178880, overlap = 210.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000156441
PHY-3002 : Step(626): len = 187547, overlap = 195
PHY-3002 : Step(627): len = 192510, overlap = 186.75
PHY-3002 : Step(628): len = 195448, overlap = 184
PHY-3002 : Step(629): len = 196740, overlap = 180.75
PHY-3002 : Step(630): len = 197776, overlap = 182
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000312882
PHY-3002 : Step(631): len = 205887, overlap = 168.5
PHY-3002 : Step(632): len = 208448, overlap = 163.5
PHY-3002 : Step(633): len = 210978, overlap = 161
PHY-3002 : Step(634): len = 213800, overlap = 157
PHY-3002 : Step(635): len = 215421, overlap = 155
PHY-3002 : Step(636): len = 216212, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000593342
PHY-3002 : Step(637): len = 220902, overlap = 146.25
PHY-3002 : Step(638): len = 222805, overlap = 146.25
PHY-3002 : Step(639): len = 225585, overlap = 144.25
PHY-3002 : Step(640): len = 227797, overlap = 139.75
PHY-3002 : Step(641): len = 228326, overlap = 138.75
PHY-3002 : Step(642): len = 229150, overlap = 139.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0011013
PHY-3002 : Step(643): len = 232696, overlap = 138
PHY-3002 : Step(644): len = 233372, overlap = 136
PHY-3002 : Step(645): len = 234960, overlap = 135.5
PHY-3002 : Step(646): len = 236945, overlap = 139
PHY-3002 : Step(647): len = 237573, overlap = 139.5
PHY-3002 : Step(648): len = 238173, overlap = 140
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00206122
PHY-3002 : Step(649): len = 240033, overlap = 137.75
PHY-3002 : Step(650): len = 240707, overlap = 136
PHY-3002 : Step(651): len = 241781, overlap = 136.75
PHY-3002 : Step(652): len = 242254, overlap = 135
PHY-3002 : Step(653): len = 242959, overlap = 136.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00343
PHY-3002 : Step(654): len = 243671, overlap = 136
PHY-3002 : Step(655): len = 244739, overlap = 137.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00474538
PHY-3002 : Step(656): len = 245062, overlap = 136.75
PHY-3002 : Step(657): len = 246033, overlap = 134.25
PHY-3002 : Step(658): len = 246528, overlap = 134
PHY-3002 : Step(659): len = 246941, overlap = 133
PHY-3002 : Step(660): len = 247291, overlap = 133
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.476869s wall, 0.374402s user + 0.202801s system = 0.577204s CPU (121.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.455714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.415658s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (101.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.901030s wall, 0.780005s user + 0.046800s system = 0.826805s CPU (91.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000363662
PHY-3002 : Step(661): len = 243686, overlap = 83.5
PHY-3002 : Step(662): len = 241155, overlap = 91.25
PHY-3002 : Step(663): len = 236125, overlap = 112.25
PHY-3002 : Step(664): len = 233785, overlap = 129.25
PHY-3002 : Step(665): len = 232127, overlap = 132.75
PHY-3002 : Step(666): len = 230429, overlap = 132.25
PHY-3002 : Step(667): len = 229690, overlap = 133.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000727325
PHY-3002 : Step(668): len = 233952, overlap = 119
PHY-3002 : Step(669): len = 233888, overlap = 120.5
PHY-3002 : Step(670): len = 235827, overlap = 119
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135732
PHY-3002 : Step(671): len = 238391, overlap = 115.75
PHY-3002 : Step(672): len = 239242, overlap = 115.75
PHY-3002 : Step(673): len = 239645, overlap = 116.75
PHY-3002 : Step(674): len = 240482, overlap = 118
PHY-3002 : Step(675): len = 240846, overlap = 118
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00199214
PHY-3002 : Step(676): len = 242056, overlap = 116
PHY-3002 : Step(677): len = 242754, overlap = 118.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040071s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.8%)

PHY-3001 : Legalized: Len = 253615, Over = 0
PHY-3001 : Final: Len = 253615, Over = 0
RUN-1003 : finish command "place" in  25.412018s wall, 33.789817s user + 1.856412s system = 35.646228s CPU (140.3%)

RUN-1004 : used memory is 490 MB, reserved memory is 598 MB, peak memory is 688 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2906 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2175
PHY-1001 : Pin misalignment score is improved from 2175 to 2169
PHY-1001 : Pin misalignment score is improved from 2169 to 2168
PHY-1001 : Pin misalignment score is improved from 2168 to 2168
PHY-1001 : Pin local connectivity score is improved from 206 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2191
PHY-1001 : Pin misalignment score is improved from 2191 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2183
PHY-1001 : Pin local connectivity score is improved from 63 to 0
PHY-1001 : End pin swap;  3.444967s wall, 3.385222s user + 0.031200s system = 3.416422s CPU (99.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2171 instances
RUN-1001 : 1016 mslices, 1016 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5900 nets
RUN-1001 : 3078 nets have 2 pins
RUN-1001 : 2187 nets have [3 - 5] pins
RUN-1001 : 434 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 319512, over cnt = 1740(21%), over = 3335, worst = 8
PHY-1002 : len = 329480, over cnt = 1463(18%), over = 2263, worst = 5
PHY-1002 : len = 335624, over cnt = 1384(17%), over = 1867, worst = 4
PHY-1002 : len = 358792, over cnt = 1005(12%), over = 1098, worst = 3
PHY-1002 : len = 375208, over cnt = 803(10%), over = 826, worst = 2
PHY-1002 : len = 390976, over cnt = 685(8%), over = 698, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25421, tnet num: 5898, tinst num: 2169, tnode num: 31088, tedge num: 42574.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.020805s wall, 0.686404s user + 0.062400s system = 0.748805s CPU (73.4%)

RUN-1004 : used memory is 510 MB, reserved memory is 599 MB, peak memory is 688 MB
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 39 out of 5900 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.084553s wall, 6.396041s user + 0.124801s system = 6.520842s CPU (92.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126333s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 54360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.810378s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (94.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 699160, over cnt = 2211(1%), over = 2305, worst = 3
PHY-1001 : End Routed; 33.110890s wall, 38.111044s user + 0.873606s system = 38.984650s CPU (117.7%)

PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  48.533346s wall, 52.166734s user + 1.201208s system = 53.367942s CPU (110.0%)

RUN-1004 : used memory is 570 MB, reserved memory is 678 MB, peak memory is 688 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.760171s wall, 3.712824s user + 0.187201s system = 3.900025s CPU (103.7%)

RUN-1004 : used memory is 445 MB, reserved memory is 528 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 522
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.673945s wall, 1.575610s user + 0.124801s system = 1.700411s CPU (101.6%)

RUN-1004 : used memory is 455 MB, reserved memory is 532 MB, peak memory is 688 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.847885s wall, 4.726830s user + 0.265202s system = 4.992032s CPU (129.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 534 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 522
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.631898s wall, 1.606810s user + 0.046800s system = 1.653611s CPU (101.3%)

RUN-1004 : used memory is 457 MB, reserved memory is 534 MB, peak memory is 688 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.463301s wall, 1.450809s user + 0.015600s system = 1.466409s CPU (100.2%)

RUN-1004 : used memory is 518 MB, reserved memory is 588 MB, peak memory is 688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.500616s wall, 16.208504s user + 0.171601s system = 16.380105s CPU (99.3%)

RUN-1004 : used memory is 588 MB, reserved memory is 648 MB, peak memory is 688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.033795s wall, 3.088820s user + 0.078001s system = 3.166820s CPU (104.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 648 MB, peak memory is 688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.274165s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(678): len = 543750, overlap = 188.25
PHY-3002 : Step(679): len = 367949, overlap = 249.5
PHY-3002 : Step(680): len = 280904, overlap = 279.75
PHY-3002 : Step(681): len = 228064, overlap = 307
PHY-3002 : Step(682): len = 188477, overlap = 318.25
PHY-3002 : Step(683): len = 156748, overlap = 337.25
PHY-3002 : Step(684): len = 131545, overlap = 355.25
PHY-3002 : Step(685): len = 103805, overlap = 373.25
PHY-3002 : Step(686): len = 93261.6, overlap = 381.25
PHY-3002 : Step(687): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(688): len = 81322.2, overlap = 388.5
PHY-3002 : Step(689): len = 83574.1, overlap = 387.25
PHY-3002 : Step(690): len = 93084.1, overlap = 366
PHY-3002 : Step(691): len = 91833.7, overlap = 358
PHY-3002 : Step(692): len = 93749.3, overlap = 353.75
PHY-3002 : Step(693): len = 96018.5, overlap = 352
PHY-3002 : Step(694): len = 98889.7, overlap = 348
PHY-3002 : Step(695): len = 100562, overlap = 342.75
PHY-3002 : Step(696): len = 101953, overlap = 340.75
PHY-3002 : Step(697): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(698): len = 103864, overlap = 338.25
PHY-3002 : Step(699): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(700): len = 107439, overlap = 330.75
PHY-3002 : Step(701): len = 121332, overlap = 288
PHY-3002 : Step(702): len = 121537, overlap = 274
PHY-3002 : Step(703): len = 121372, overlap = 272.75
PHY-3002 : Step(704): len = 124033, overlap = 266.25
PHY-3002 : Step(705): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(706): len = 129274, overlap = 259
PHY-3002 : Step(707): len = 136490, overlap = 252.25
PHY-3002 : Step(708): len = 138270, overlap = 239.5
PHY-3002 : Step(709): len = 140577, overlap = 222
PHY-3002 : Step(710): len = 141689, overlap = 210.75
PHY-3002 : Step(711): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(712): len = 145762, overlap = 203.75
PHY-3002 : Step(713): len = 155295, overlap = 191
PHY-3002 : Step(714): len = 158323, overlap = 190
PHY-3002 : Step(715): len = 157756, overlap = 189
PHY-3002 : Step(716): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(717): len = 164177, overlap = 178
PHY-3002 : Step(718): len = 172495, overlap = 162
PHY-3002 : Step(719): len = 170170, overlap = 159.25
PHY-3002 : Step(720): len = 169581, overlap = 162.75
PHY-3002 : Step(721): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(722): len = 176220, overlap = 154.25
PHY-3002 : Step(723): len = 181880, overlap = 146
PHY-3002 : Step(724): len = 182081, overlap = 137.25
PHY-3002 : Step(725): len = 181264, overlap = 135
PHY-3002 : Step(726): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(727): len = 185141, overlap = 133.5
PHY-3002 : Step(728): len = 189007, overlap = 132.25
PHY-3002 : Step(729): len = 191261, overlap = 126.25
PHY-3002 : Step(730): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.238609s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740102s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(731): len = 192111, overlap = 127
PHY-3002 : Step(732): len = 189223, overlap = 138.5
PHY-3002 : Step(733): len = 185934, overlap = 146.25
PHY-3002 : Step(734): len = 183471, overlap = 152.25
PHY-3002 : Step(735): len = 180531, overlap = 147.5
PHY-3002 : Step(736): len = 177636, overlap = 149.75
PHY-3002 : Step(737): len = 174899, overlap = 155.75
PHY-3002 : Step(738): len = 173232, overlap = 161.5
PHY-3002 : Step(739): len = 172315, overlap = 165.75
PHY-3002 : Step(740): len = 171848, overlap = 168
PHY-3002 : Step(741): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(742): len = 180470, overlap = 157.25
PHY-3002 : Step(743): len = 189528, overlap = 144.75
PHY-3002 : Step(744): len = 188904, overlap = 142.5
PHY-3002 : Step(745): len = 189283, overlap = 142
PHY-3002 : Step(746): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(747): len = 196670, overlap = 127.5
PHY-3002 : Step(748): len = 200731, overlap = 120
PHY-3002 : Step(749): len = 203179, overlap = 117.75
PHY-3002 : Step(750): len = 204926, overlap = 115
PHY-3002 : Step(751): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(752): len = 211368, overlap = 106.25
PHY-3002 : Step(753): len = 214659, overlap = 101.25
PHY-3002 : Step(754): len = 218522, overlap = 98.75
PHY-3002 : Step(755): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(756): len = 223309, overlap = 101
PHY-3002 : Step(757): len = 226665, overlap = 99.5
PHY-3002 : Step(758): len = 227199, overlap = 100.75
PHY-3002 : Step(759): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.525669s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (95.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.807251s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(760): len = 231044, overlap = 174
PHY-3002 : Step(761): len = 226847, overlap = 168
PHY-3002 : Step(762): len = 220813, overlap = 167.5
PHY-3002 : Step(763): len = 212915, overlap = 172
PHY-3002 : Step(764): len = 205697, overlap = 187.75
PHY-3002 : Step(765): len = 200171, overlap = 189.25
PHY-3002 : Step(766): len = 195000, overlap = 192
PHY-3002 : Step(767): len = 191245, overlap = 195
PHY-3002 : Step(768): len = 188170, overlap = 201.5
PHY-3002 : Step(769): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(770): len = 195352, overlap = 191.75
PHY-3002 : Step(771): len = 200732, overlap = 181.25
PHY-3002 : Step(772): len = 203343, overlap = 175.5
PHY-3002 : Step(773): len = 204183, overlap = 175
PHY-3002 : Step(774): len = 204890, overlap = 176
PHY-3002 : Step(775): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(776): len = 212182, overlap = 165
PHY-3002 : Step(777): len = 215357, overlap = 156.25
PHY-3002 : Step(778): len = 218330, overlap = 154
PHY-3002 : Step(779): len = 220242, overlap = 150.75
PHY-3002 : Step(780): len = 221289, overlap = 148
PHY-3002 : Step(781): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(782): len = 227082, overlap = 149.25
PHY-3002 : Step(783): len = 228526, overlap = 152.25
PHY-3002 : Step(784): len = 232294, overlap = 148.75
PHY-3002 : Step(785): len = 234187, overlap = 143.25
PHY-3002 : Step(786): len = 234531, overlap = 139.75
PHY-3002 : Step(787): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(788): len = 237963, overlap = 135
PHY-3002 : Step(789): len = 238801, overlap = 135
PHY-3002 : Step(790): len = 240575, overlap = 136
PHY-3002 : Step(791): len = 242123, overlap = 135
PHY-3002 : Step(792): len = 242433, overlap = 136.5
PHY-3002 : Step(793): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(794): len = 243901, overlap = 134.75
PHY-3002 : Step(795): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.372306s wall, 0.296402s user + 0.156001s system = 0.452403s CPU (121.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.355943s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.802671s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(796): len = 241879, overlap = 108.25
PHY-3002 : Step(797): len = 240454, overlap = 112
PHY-3002 : Step(798): len = 236047, overlap = 126.5
PHY-3002 : Step(799): len = 233809, overlap = 136
PHY-3002 : Step(800): len = 232385, overlap = 137.25
PHY-3002 : Step(801): len = 230759, overlap = 145
PHY-3002 : Step(802): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(803): len = 234259, overlap = 137.75
PHY-3002 : Step(804): len = 234839, overlap = 134.75
PHY-3002 : Step(805): len = 236742, overlap = 128.75
PHY-3002 : Step(806): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(807): len = 239608, overlap = 126
PHY-3002 : Step(808): len = 240896, overlap = 126
PHY-3002 : Step(809): len = 242219, overlap = 123.5
PHY-3002 : Step(810): len = 242581, overlap = 122
PHY-3002 : Step(811): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049441s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.7%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  25.891238s wall, 34.320220s user + 1.716011s system = 36.036231s CPU (139.2%)

RUN-1004 : used memory is 591 MB, reserved memory is 648 MB, peak memory is 688 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.564384s wall, 3.510022s user + 0.000000s system = 3.510022s CPU (98.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.139336s wall, 6.006038s user + 0.015600s system = 6.021639s CPU (98.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126696s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.157294s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.010171s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (306.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 31.818421s wall, 38.079844s user + 1.029607s system = 39.109451s CPU (122.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 25.090960s wall, 25.646564s user + 0.280802s system = 25.927366s CPU (103.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 10.472421s wall, 10.717269s user + 0.187201s system = 10.904470s CPU (104.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.736950s wall, 2.745618s user + 0.046800s system = 2.792418s CPU (102.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.106961s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (102.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.862659s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (100.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.057524s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (99.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.259618s wall, 3.213621s user + 0.000000s system = 3.213621s CPU (98.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.074728s wall, 2.090413s user + 0.000000s system = 2.090413s CPU (100.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.148972s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.094832s wall, 2.090413s user + 0.000000s system = 2.090413s CPU (99.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.191412s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (99.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.173944s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (99.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.168945s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (99.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.177748s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (98.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.402217s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (97.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.793718s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.357209s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (100.0%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.317155s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (101.9%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.081777s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.4%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  112.750388s wall, 119.481166s user + 1.825212s system = 121.306378s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  122.607831s wall, 129.153228s user + 1.856412s system = 131.009640s CPU (106.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 669 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.133485s wall, 2.917219s user + 0.109201s system = 3.026419s CPU (96.6%)

RUN-1004 : used memory is 623 MB, reserved memory is 669 MB, peak memory is 688 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.124844s wall, 4.009226s user + 0.031200s system = 4.040426s CPU (98.0%)

RUN-1004 : used memory is 675 MB, reserved memory is 722 MB, peak memory is 688 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158275 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.704639s wall, 20.576532s user + 0.062400s system = 20.638932s CPU (176.3%)

RUN-1004 : used memory is 698 MB, reserved memory is 741 MB, peak memory is 706 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.937584s wall, 1.279208s user + 0.109201s system = 1.388409s CPU (71.7%)

RUN-1004 : used memory is 764 MB, reserved memory is 829 MB, peak memory is 776 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.373119s wall, 1.934412s user + 0.436803s system = 2.371215s CPU (9.0%)

RUN-1004 : used memory is 721 MB, reserved memory is 831 MB, peak memory is 776 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.854237s wall, 0.390002s user + 0.093601s system = 0.483603s CPU (7.1%)

RUN-1004 : used memory is 716 MB, reserved memory is 826 MB, peak memory is 776 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.005826s wall, 4.134027s user + 0.686404s system = 4.820431s CPU (13.4%)

RUN-1004 : used memory is 705 MB, reserved memory is 815 MB, peak memory is 776 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.658860s wall, 3.650423s user + 0.109201s system = 3.759624s CPU (102.8%)

RUN-1004 : used memory is 496 MB, reserved memory is 634 MB, peak memory is 776 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                 16
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.694996s wall, 1.591210s user + 0.078001s system = 1.669211s CPU (98.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 636 MB, peak memory is 776 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.508702s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (97.2%)

RUN-1004 : used memory is 525 MB, reserved memory is 645 MB, peak memory is 776 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.531710s wall, 16.380105s user + 0.171601s system = 16.551706s CPU (100.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 703 MB, peak memory is 776 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.031984s wall, 2.870418s user + 0.124801s system = 2.995219s CPU (98.8%)

RUN-1004 : used memory is 595 MB, reserved memory is 703 MB, peak memory is 776 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.214600s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(812): len = 543750, overlap = 188.25
PHY-3002 : Step(813): len = 367949, overlap = 249.5
PHY-3002 : Step(814): len = 280904, overlap = 279.75
PHY-3002 : Step(815): len = 228064, overlap = 307
PHY-3002 : Step(816): len = 188477, overlap = 318.25
PHY-3002 : Step(817): len = 156748, overlap = 337.25
PHY-3002 : Step(818): len = 131545, overlap = 355.25
PHY-3002 : Step(819): len = 103805, overlap = 373.25
PHY-3002 : Step(820): len = 93261.6, overlap = 381.25
PHY-3002 : Step(821): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(822): len = 81322.2, overlap = 388.5
PHY-3002 : Step(823): len = 83574.1, overlap = 387.25
PHY-3002 : Step(824): len = 93084.1, overlap = 366
PHY-3002 : Step(825): len = 91833.7, overlap = 358
PHY-3002 : Step(826): len = 93749.3, overlap = 353.75
PHY-3002 : Step(827): len = 96018.5, overlap = 352
PHY-3002 : Step(828): len = 98889.7, overlap = 348
PHY-3002 : Step(829): len = 100562, overlap = 342.75
PHY-3002 : Step(830): len = 101953, overlap = 340.75
PHY-3002 : Step(831): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(832): len = 103864, overlap = 338.25
PHY-3002 : Step(833): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(834): len = 107439, overlap = 330.75
PHY-3002 : Step(835): len = 121332, overlap = 288
PHY-3002 : Step(836): len = 121537, overlap = 274
PHY-3002 : Step(837): len = 121372, overlap = 272.75
PHY-3002 : Step(838): len = 124033, overlap = 266.25
PHY-3002 : Step(839): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(840): len = 129274, overlap = 259
PHY-3002 : Step(841): len = 136490, overlap = 252.25
PHY-3002 : Step(842): len = 138270, overlap = 239.5
PHY-3002 : Step(843): len = 140577, overlap = 222
PHY-3002 : Step(844): len = 141689, overlap = 210.75
PHY-3002 : Step(845): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(846): len = 145762, overlap = 203.75
PHY-3002 : Step(847): len = 155295, overlap = 191
PHY-3002 : Step(848): len = 158323, overlap = 190
PHY-3002 : Step(849): len = 157756, overlap = 189
PHY-3002 : Step(850): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(851): len = 164177, overlap = 178
PHY-3002 : Step(852): len = 172495, overlap = 162
PHY-3002 : Step(853): len = 170170, overlap = 159.25
PHY-3002 : Step(854): len = 169581, overlap = 162.75
PHY-3002 : Step(855): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(856): len = 176220, overlap = 154.25
PHY-3002 : Step(857): len = 181880, overlap = 146
PHY-3002 : Step(858): len = 182081, overlap = 137.25
PHY-3002 : Step(859): len = 181264, overlap = 135
PHY-3002 : Step(860): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(861): len = 185141, overlap = 133.5
PHY-3002 : Step(862): len = 189007, overlap = 132.25
PHY-3002 : Step(863): len = 191261, overlap = 126.25
PHY-3002 : Step(864): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.213687s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.750821s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(865): len = 192111, overlap = 127
PHY-3002 : Step(866): len = 189223, overlap = 138.5
PHY-3002 : Step(867): len = 185934, overlap = 146.25
PHY-3002 : Step(868): len = 183471, overlap = 152.25
PHY-3002 : Step(869): len = 180531, overlap = 147.5
PHY-3002 : Step(870): len = 177636, overlap = 149.75
PHY-3002 : Step(871): len = 174899, overlap = 155.75
PHY-3002 : Step(872): len = 173232, overlap = 161.5
PHY-3002 : Step(873): len = 172315, overlap = 165.75
PHY-3002 : Step(874): len = 171848, overlap = 168
PHY-3002 : Step(875): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(876): len = 180470, overlap = 157.25
PHY-3002 : Step(877): len = 189528, overlap = 144.75
PHY-3002 : Step(878): len = 188904, overlap = 142.5
PHY-3002 : Step(879): len = 189283, overlap = 142
PHY-3002 : Step(880): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(881): len = 196670, overlap = 127.5
PHY-3002 : Step(882): len = 200731, overlap = 120
PHY-3002 : Step(883): len = 203179, overlap = 117.75
PHY-3002 : Step(884): len = 204926, overlap = 115
PHY-3002 : Step(885): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(886): len = 211368, overlap = 106.25
PHY-3002 : Step(887): len = 214659, overlap = 101.25
PHY-3002 : Step(888): len = 218522, overlap = 98.75
PHY-3002 : Step(889): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(890): len = 223309, overlap = 101
PHY-3002 : Step(891): len = 226665, overlap = 99.5
PHY-3002 : Step(892): len = 227199, overlap = 100.75
PHY-3002 : Step(893): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.271762s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753876s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(894): len = 231044, overlap = 174
PHY-3002 : Step(895): len = 226847, overlap = 168
PHY-3002 : Step(896): len = 220813, overlap = 167.5
PHY-3002 : Step(897): len = 212915, overlap = 172
PHY-3002 : Step(898): len = 205697, overlap = 187.75
PHY-3002 : Step(899): len = 200171, overlap = 189.25
PHY-3002 : Step(900): len = 195000, overlap = 192
PHY-3002 : Step(901): len = 191245, overlap = 195
PHY-3002 : Step(902): len = 188170, overlap = 201.5
PHY-3002 : Step(903): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(904): len = 195352, overlap = 191.75
PHY-3002 : Step(905): len = 200732, overlap = 181.25
PHY-3002 : Step(906): len = 203343, overlap = 175.5
PHY-3002 : Step(907): len = 204183, overlap = 175
PHY-3002 : Step(908): len = 204890, overlap = 176
PHY-3002 : Step(909): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(910): len = 212182, overlap = 165
PHY-3002 : Step(911): len = 215357, overlap = 156.25
PHY-3002 : Step(912): len = 218330, overlap = 154
PHY-3002 : Step(913): len = 220242, overlap = 150.75
PHY-3002 : Step(914): len = 221289, overlap = 148
PHY-3002 : Step(915): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(916): len = 227082, overlap = 149.25
PHY-3002 : Step(917): len = 228526, overlap = 152.25
PHY-3002 : Step(918): len = 232294, overlap = 148.75
PHY-3002 : Step(919): len = 234187, overlap = 143.25
PHY-3002 : Step(920): len = 234531, overlap = 139.75
PHY-3002 : Step(921): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(922): len = 237963, overlap = 135
PHY-3002 : Step(923): len = 238801, overlap = 135
PHY-3002 : Step(924): len = 240575, overlap = 136
PHY-3002 : Step(925): len = 242123, overlap = 135
PHY-3002 : Step(926): len = 242433, overlap = 136.5
PHY-3002 : Step(927): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(928): len = 243901, overlap = 134.75
PHY-3002 : Step(929): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.407902s wall, 0.327602s user + 0.187201s system = 0.514803s CPU (126.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.152271s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.767747s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(930): len = 241879, overlap = 108.25
PHY-3002 : Step(931): len = 240454, overlap = 112
PHY-3002 : Step(932): len = 236047, overlap = 126.5
PHY-3002 : Step(933): len = 233809, overlap = 136
PHY-3002 : Step(934): len = 232385, overlap = 137.25
PHY-3002 : Step(935): len = 230759, overlap = 145
PHY-3002 : Step(936): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(937): len = 234259, overlap = 137.75
PHY-3002 : Step(938): len = 234839, overlap = 134.75
PHY-3002 : Step(939): len = 236742, overlap = 128.75
PHY-3002 : Step(940): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(941): len = 239608, overlap = 126
PHY-3002 : Step(942): len = 240896, overlap = 126
PHY-3002 : Step(943): len = 242219, overlap = 123.5
PHY-3002 : Step(944): len = 242581, overlap = 122
PHY-3002 : Step(945): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049329s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.9%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  24.359702s wall, 32.183006s user + 2.355615s system = 34.538621s CPU (141.8%)

RUN-1004 : used memory is 597 MB, reserved memory is 704 MB, peak memory is 776 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.574901s wall, 3.556823s user + 0.000000s system = 3.556823s CPU (99.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.900588s wall, 6.552042s user + 0.062400s system = 6.614442s CPU (95.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127100s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (110.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.142802s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.035208s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (132.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 30.018081s wall, 34.647822s user + 0.312002s system = 34.959824s CPU (116.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 24.529938s wall, 24.351756s user + 0.031200s system = 24.382956s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 9.789881s wall, 9.781263s user + 0.000000s system = 9.781263s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.576488s wall, 2.574016s user + 0.000000s system = 2.574016s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.033115s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (101.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.702706s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.007158s wall, 2.995219s user + 0.000000s system = 2.995219s CPU (99.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.175089s wall, 3.198021s user + 0.000000s system = 3.198021s CPU (100.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.278908s wall, 2.215214s user + 0.031200s system = 2.246414s CPU (98.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.148188s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.098350s wall, 2.059213s user + 0.015600s system = 2.074813s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.174178s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (100.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.193915s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (99.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.166996s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (98.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.213844s wall, 2.215214s user + 0.015600s system = 2.230814s CPU (100.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.650250s wall, 2.402415s user + 0.031200s system = 2.433616s CPU (91.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 4.278529s wall, 3.900025s user + 0.000000s system = 3.900025s CPU (91.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.331799s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (101.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.303317s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (98.2%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.081346s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (134.2%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  109.720695s wall, 113.256726s user + 0.514803s system = 113.771529s CPU (103.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  120.345111s wall, 123.521592s user + 0.608404s system = 124.129996s CPU (103.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 710 MB, peak memory is 776 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.082333s wall, 2.932819s user + 0.140401s system = 3.073220s CPU (99.7%)

RUN-1004 : used memory is 599 MB, reserved memory is 710 MB, peak memory is 776 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.044890s wall, 4.024826s user + 0.046800s system = 4.071626s CPU (100.7%)

RUN-1004 : used memory is 649 MB, reserved memory is 757 MB, peak memory is 776 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158229 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.012807s wall, 25.942966s user + 0.062400s system = 26.005367s CPU (185.6%)

RUN-1004 : used memory is 677 MB, reserved memory is 776 MB, peak memory is 776 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.411654s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (98.4%)

RUN-1004 : used memory is 762 MB, reserved memory is 851 MB, peak memory is 776 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.237283s wall, 1.840812s user + 0.327602s system = 2.168414s CPU (8.3%)

RUN-1004 : used memory is 762 MB, reserved memory is 853 MB, peak memory is 776 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.817093s wall, 0.358802s user + 0.124801s system = 0.483603s CPU (7.1%)

RUN-1004 : used memory is 759 MB, reserved memory is 854 MB, peak memory is 776 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.385196s wall, 4.087226s user + 0.530403s system = 4.617630s CPU (13.0%)

RUN-1004 : used memory is 748 MB, reserved memory is 843 MB, peak memory is 776 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 9041/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 9041/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.502730s wall, 3.759624s user + 0.093601s system = 3.853225s CPU (85.6%)

RUN-1004 : used memory is 341 MB, reserved memory is 640 MB, peak memory is 776 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.515280s wall, 1.669211s user + 0.156001s system = 1.825212s CPU (72.6%)

RUN-1004 : used memory is 401 MB, reserved memory is 642 MB, peak memory is 776 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9206/2 useful/useless nets, 8311/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11678/0 useful/useless nets, 10783/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11676/0 useful/useless nets, 10781/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12524/0 useful/useless nets, 11629/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45712, tnet num: 12515, tinst num: 11604, tnode num: 86215, tedge num: 87131.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  3.194713s wall, 1.544410s user + 0.156001s system = 1.700411s CPU (53.2%)

RUN-1004 : used memory is 482 MB, reserved memory is 660 MB, peak memory is 776 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12515 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3150 (4.10), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.76 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3150 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8871/0 useful/useless nets, 7976/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3150 LUT to BLE ...
SYN-4008 : Packed 3150 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74937 nodes)...
SYN-4004 : #2: Packed 1214 SEQ (1139158 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (127352 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3150/4554 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4063   out of   4480   90.69%
#reg                 2894   out of   4480   64.60%
#le                  4063
  #lut only          1169   out of   4063   28.77%
  #reg only             0   out of   4063    0.00%
  #lut&reg           2894   out of   4063   71.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4063  |4063  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  19.471915s wall, 16.660907s user + 0.530403s system = 17.191310s CPU (88.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 735 MB, peak memory is 776 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.932307s wall, 2.808018s user + 0.046800s system = 2.854818s CPU (97.4%)

RUN-1004 : used memory is 553 MB, reserved memory is 735 MB, peak memory is 776 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.195719s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (104.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 948490
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(946): len = 543750, overlap = 188.25
PHY-3002 : Step(947): len = 367949, overlap = 249.5
PHY-3002 : Step(948): len = 280904, overlap = 279.75
PHY-3002 : Step(949): len = 228064, overlap = 307
PHY-3002 : Step(950): len = 188477, overlap = 318.25
PHY-3002 : Step(951): len = 156748, overlap = 337.25
PHY-3002 : Step(952): len = 131545, overlap = 355.25
PHY-3002 : Step(953): len = 103805, overlap = 373.25
PHY-3002 : Step(954): len = 93261.6, overlap = 381.25
PHY-3002 : Step(955): len = 83075.6, overlap = 389.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.07297e-07
PHY-3002 : Step(956): len = 81322.2, overlap = 388.5
PHY-3002 : Step(957): len = 83574.1, overlap = 387.25
PHY-3002 : Step(958): len = 93084.1, overlap = 366
PHY-3002 : Step(959): len = 91833.7, overlap = 358
PHY-3002 : Step(960): len = 93749.3, overlap = 353.75
PHY-3002 : Step(961): len = 96018.5, overlap = 352
PHY-3002 : Step(962): len = 98889.7, overlap = 348
PHY-3002 : Step(963): len = 100562, overlap = 342.75
PHY-3002 : Step(964): len = 101953, overlap = 340.75
PHY-3002 : Step(965): len = 102955, overlap = 340.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81459e-06
PHY-3002 : Step(966): len = 103864, overlap = 338.25
PHY-3002 : Step(967): len = 104948, overlap = 337.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19476e-06
PHY-3002 : Step(968): len = 107439, overlap = 330.75
PHY-3002 : Step(969): len = 121332, overlap = 288
PHY-3002 : Step(970): len = 121537, overlap = 274
PHY-3002 : Step(971): len = 121372, overlap = 272.75
PHY-3002 : Step(972): len = 124033, overlap = 266.25
PHY-3002 : Step(973): len = 128500, overlap = 262.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38951e-06
PHY-3002 : Step(974): len = 129274, overlap = 259
PHY-3002 : Step(975): len = 136490, overlap = 252.25
PHY-3002 : Step(976): len = 138270, overlap = 239.5
PHY-3002 : Step(977): len = 140577, overlap = 222
PHY-3002 : Step(978): len = 141689, overlap = 210.75
PHY-3002 : Step(979): len = 143619, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2779e-05
PHY-3002 : Step(980): len = 145762, overlap = 203.75
PHY-3002 : Step(981): len = 155295, overlap = 191
PHY-3002 : Step(982): len = 158323, overlap = 190
PHY-3002 : Step(983): len = 157756, overlap = 189
PHY-3002 : Step(984): len = 158511, overlap = 187
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.55581e-05
PHY-3002 : Step(985): len = 164177, overlap = 178
PHY-3002 : Step(986): len = 172495, overlap = 162
PHY-3002 : Step(987): len = 170170, overlap = 159.25
PHY-3002 : Step(988): len = 169581, overlap = 162.75
PHY-3002 : Step(989): len = 170419, overlap = 163.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.11161e-05
PHY-3002 : Step(990): len = 176220, overlap = 154.25
PHY-3002 : Step(991): len = 181880, overlap = 146
PHY-3002 : Step(992): len = 182081, overlap = 137.25
PHY-3002 : Step(993): len = 181264, overlap = 135
PHY-3002 : Step(994): len = 181179, overlap = 134
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000102232
PHY-3002 : Step(995): len = 185141, overlap = 133.5
PHY-3002 : Step(996): len = 189007, overlap = 132.25
PHY-3002 : Step(997): len = 191261, overlap = 126.25
PHY-3002 : Step(998): len = 190410, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003337s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.327003s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (97.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.886328s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (89.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63372e-05
PHY-3002 : Step(999): len = 192111, overlap = 127
PHY-3002 : Step(1000): len = 189223, overlap = 138.5
PHY-3002 : Step(1001): len = 185934, overlap = 146.25
PHY-3002 : Step(1002): len = 183471, overlap = 152.25
PHY-3002 : Step(1003): len = 180531, overlap = 147.5
PHY-3002 : Step(1004): len = 177636, overlap = 149.75
PHY-3002 : Step(1005): len = 174899, overlap = 155.75
PHY-3002 : Step(1006): len = 173232, overlap = 161.5
PHY-3002 : Step(1007): len = 172315, overlap = 165.75
PHY-3002 : Step(1008): len = 171848, overlap = 168
PHY-3002 : Step(1009): len = 171990, overlap = 169.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20319e-05
PHY-3002 : Step(1010): len = 180470, overlap = 157.25
PHY-3002 : Step(1011): len = 189528, overlap = 144.75
PHY-3002 : Step(1012): len = 188904, overlap = 142.5
PHY-3002 : Step(1013): len = 189283, overlap = 142
PHY-3002 : Step(1014): len = 190207, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16983e-05
PHY-3002 : Step(1015): len = 196670, overlap = 127.5
PHY-3002 : Step(1016): len = 200731, overlap = 120
PHY-3002 : Step(1017): len = 203179, overlap = 117.75
PHY-3002 : Step(1018): len = 204926, overlap = 115
PHY-3002 : Step(1019): len = 206872, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123397
PHY-3002 : Step(1020): len = 211368, overlap = 106.25
PHY-3002 : Step(1021): len = 214659, overlap = 101.25
PHY-3002 : Step(1022): len = 218522, overlap = 98.75
PHY-3002 : Step(1023): len = 218816, overlap = 100.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000246793
PHY-3002 : Step(1024): len = 223309, overlap = 101
PHY-3002 : Step(1025): len = 226665, overlap = 99.5
PHY-3002 : Step(1026): len = 227199, overlap = 100.75
PHY-3002 : Step(1027): len = 227043, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.401962s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776494s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30019e-05
PHY-3002 : Step(1028): len = 231044, overlap = 174
PHY-3002 : Step(1029): len = 226847, overlap = 168
PHY-3002 : Step(1030): len = 220813, overlap = 167.5
PHY-3002 : Step(1031): len = 212915, overlap = 172
PHY-3002 : Step(1032): len = 205697, overlap = 187.75
PHY-3002 : Step(1033): len = 200171, overlap = 189.25
PHY-3002 : Step(1034): len = 195000, overlap = 192
PHY-3002 : Step(1035): len = 191245, overlap = 195
PHY-3002 : Step(1036): len = 188170, overlap = 201.5
PHY-3002 : Step(1037): len = 186478, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165751
PHY-3002 : Step(1038): len = 195352, overlap = 191.75
PHY-3002 : Step(1039): len = 200732, overlap = 181.25
PHY-3002 : Step(1040): len = 203343, overlap = 175.5
PHY-3002 : Step(1041): len = 204183, overlap = 175
PHY-3002 : Step(1042): len = 204890, overlap = 176
PHY-3002 : Step(1043): len = 205790, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318806
PHY-3002 : Step(1044): len = 212182, overlap = 165
PHY-3002 : Step(1045): len = 215357, overlap = 156.25
PHY-3002 : Step(1046): len = 218330, overlap = 154
PHY-3002 : Step(1047): len = 220242, overlap = 150.75
PHY-3002 : Step(1048): len = 221289, overlap = 148
PHY-3002 : Step(1049): len = 222543, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059215
PHY-3002 : Step(1050): len = 227082, overlap = 149.25
PHY-3002 : Step(1051): len = 228526, overlap = 152.25
PHY-3002 : Step(1052): len = 232294, overlap = 148.75
PHY-3002 : Step(1053): len = 234187, overlap = 143.25
PHY-3002 : Step(1054): len = 234531, overlap = 139.75
PHY-3002 : Step(1055): len = 234770, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00116233
PHY-3002 : Step(1056): len = 237963, overlap = 135
PHY-3002 : Step(1057): len = 238801, overlap = 135
PHY-3002 : Step(1058): len = 240575, overlap = 136
PHY-3002 : Step(1059): len = 242123, overlap = 135
PHY-3002 : Step(1060): len = 242433, overlap = 136.5
PHY-3002 : Step(1061): len = 242492, overlap = 137.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209498
PHY-3002 : Step(1062): len = 243901, overlap = 134.75
PHY-3002 : Step(1063): len = 244780, overlap = 135.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.370857s wall, 0.312002s user + 0.124801s system = 0.436803s CPU (117.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.287992s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (96.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.927150s wall, 0.826805s user + 0.046800s system = 0.873606s CPU (94.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000284338
PHY-3002 : Step(1064): len = 241879, overlap = 108.25
PHY-3002 : Step(1065): len = 240454, overlap = 112
PHY-3002 : Step(1066): len = 236047, overlap = 126.5
PHY-3002 : Step(1067): len = 233809, overlap = 136
PHY-3002 : Step(1068): len = 232385, overlap = 137.25
PHY-3002 : Step(1069): len = 230759, overlap = 145
PHY-3002 : Step(1070): len = 229936, overlap = 144.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000568677
PHY-3002 : Step(1071): len = 234259, overlap = 137.75
PHY-3002 : Step(1072): len = 234839, overlap = 134.75
PHY-3002 : Step(1073): len = 236742, overlap = 128.75
PHY-3002 : Step(1074): len = 237304, overlap = 131
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107632
PHY-3002 : Step(1075): len = 239608, overlap = 126
PHY-3002 : Step(1076): len = 240896, overlap = 126
PHY-3002 : Step(1077): len = 242219, overlap = 123.5
PHY-3002 : Step(1078): len = 242581, overlap = 122
PHY-3002 : Step(1079): len = 243136, overlap = 122
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053942s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (86.8%)

PHY-3001 : Legalized: Len = 255720, Over = 0
PHY-3001 : Final: Len = 255720, Over = 0
RUN-1003 : finish command "place" in  24.755068s wall, 32.682209s user + 1.825212s system = 34.507421s CPU (139.4%)

RUN-1004 : used memory is 567 MB, reserved memory is 737 MB, peak memory is 776 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2872 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2156
PHY-1001 : Pin misalignment score is improved from 2156 to 2156
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2257 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2187
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  3.444148s wall, 3.385222s user + 0.000000s system = 3.385222s CPU (98.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1020 mslices, 1019 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5942 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324840, over cnt = 1710(21%), over = 3395, worst = 8
PHY-1002 : len = 332928, over cnt = 1464(18%), over = 2358, worst = 6
PHY-1002 : len = 340176, over cnt = 1393(17%), over = 1923, worst = 4
PHY-1002 : len = 363712, over cnt = 1019(12%), over = 1107, worst = 3
PHY-1002 : len = 379968, over cnt = 831(10%), over = 851, worst = 2
PHY-1002 : len = 394832, over cnt = 730(9%), over = 743, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2176, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 19 out of 5942 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.393152s wall, 6.052839s user + 0.062400s system = 6.115239s CPU (95.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.120690s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.142864s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 677192, over cnt = 2128(1%), over = 2246, worst = 4
PHY-1001 : End Routed; 29.717086s wall, 34.819423s user + 0.171601s system = 34.991024s CPU (117.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607536, over cnt = 1234(0%), over = 1236, worst = 2
PHY-1001 : End DR Iter 1; 24.400702s wall, 24.304956s user + 0.015600s system = 24.320556s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590904, over cnt = 577(0%), over = 579, worst = 2
PHY-1001 : End DR Iter 2; 9.723000s wall, 9.656462s user + 0.000000s system = 9.656462s CPU (99.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 594592, over cnt = 257(0%), over = 257, worst = 1
PHY-1001 : End DR Iter 3; 2.580903s wall, 2.574016s user + 0.000000s system = 2.574016s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 599368, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.068257s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (98.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 603256, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 1.685859s wall, 1.684811s user + 0.015600s system = 1.700411s CPU (100.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 606216, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 6; 3.017303s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 3.275774s wall, 3.276021s user + 0.000000s system = 3.276021s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.118536s wall, 2.090413s user + 0.031200s system = 2.121614s CPU (100.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.197082s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (99.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.060437s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (99.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.157062s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (100.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.128619s wall, 2.137214s user + 0.015600s system = 2.152814s CPU (101.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.137453s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (99.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.133330s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (98.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.201196s wall, 2.199614s user + 0.000000s system = 2.199614s CPU (99.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 609120, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.753983s wall, 3.728424s user + 0.031200s system = 3.759624s CPU (100.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 608984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.316323s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (100.7%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 609008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.287125s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (101.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 609072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 609072
PHY-1001 : End DC Iter 5; 0.081087s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (115.4%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  108.310812s wall, 112.523521s user + 0.421203s system = 112.944724s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  118.299098s wall, 122.164383s user + 0.483603s system = 122.647986s CPU (103.7%)

RUN-1004 : used memory is 625 MB, reserved memory is 752 MB, peak memory is 776 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4065   out of   4480   90.74%
#reg                 2894   out of   4480   64.60%
#le                  4065
  #lut only          1171   out of   4065   28.81%
  #reg only             0   out of   4065    0.00%
  #lut&reg           2894   out of   4065   71.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.952428s wall, 2.761218s user + 0.140401s system = 2.901619s CPU (98.3%)

RUN-1004 : used memory is 629 MB, reserved memory is 752 MB, peak memory is 776 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25494, tnet num: 5940, tinst num: 2180, tnode num: 31170, tedge num: 42647.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5940 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.941417s wall, 3.931225s user + 0.046800s system = 3.978026s CPU (100.9%)

RUN-1004 : used memory is 676 MB, reserved memory is 803 MB, peak memory is 776 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5942, pip num: 55846
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158183 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.942665s wall, 26.379769s user + 0.078001s system = 26.457770s CPU (189.8%)

RUN-1004 : used memory is 705 MB, reserved memory is 821 MB, peak memory is 776 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.369910s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (100.2%)

RUN-1004 : used memory is 794 MB, reserved memory is 891 MB, peak memory is 797 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.575731s wall, 2.792418s user + 0.390002s system = 3.182420s CPU (12.0%)

RUN-1004 : used memory is 792 MB, reserved memory is 893 MB, peak memory is 798 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.815181s wall, 0.312002s user + 0.093601s system = 0.405603s CPU (6.0%)

RUN-1004 : used memory is 792 MB, reserved memory is 903 MB, peak memory is 816 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.548237s wall, 4.929632s user + 0.624004s system = 5.553636s CPU (15.6%)

RUN-1004 : used memory is 782 MB, reserved memory is 892 MB, peak memory is 816 MB
GUI-1001 : Download success!
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.706370s wall, 3.603623s user + 0.046800s system = 3.650423s CPU (98.5%)

RUN-1004 : used memory is 324 MB, reserved memory is 674 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  4.336724s wall, 1.638011s user + 0.109201s system = 1.747211s CPU (40.3%)

RUN-1004 : used memory is 353 MB, reserved memory is 676 MB, peak memory is 816 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  4.405794s wall, 1.528810s user + 0.140401s system = 1.669211s CPU (37.9%)

RUN-1004 : used memory is 411 MB, reserved memory is 689 MB, peak memory is 816 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.72 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  19.909648s wall, 16.224104s user + 0.358802s system = 16.582906s CPU (83.3%)

RUN-1004 : used memory is 497 MB, reserved memory is 776 MB, peak memory is 816 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.097703s wall, 2.792418s user + 0.140401s system = 2.932819s CPU (94.7%)

RUN-1004 : used memory is 500 MB, reserved memory is 776 MB, peak memory is 816 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.251225s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1080): len = 524049, overlap = 200.75
PHY-3002 : Step(1081): len = 347265, overlap = 263.25
PHY-3002 : Step(1082): len = 264839, overlap = 289.75
PHY-3002 : Step(1083): len = 213510, overlap = 307.5
PHY-3002 : Step(1084): len = 174732, overlap = 324.5
PHY-3002 : Step(1085): len = 147393, overlap = 338.75
PHY-3002 : Step(1086): len = 122813, overlap = 357.5
PHY-3002 : Step(1087): len = 98175.9, overlap = 375.5
PHY-3002 : Step(1088): len = 90622.2, overlap = 379.25
PHY-3002 : Step(1089): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(1090): len = 78424.7, overlap = 384
PHY-3002 : Step(1091): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(1092): len = 79817, overlap = 383.25
PHY-3002 : Step(1093): len = 90588, overlap = 374.5
PHY-3002 : Step(1094): len = 109525, overlap = 325.25
PHY-3002 : Step(1095): len = 106208, overlap = 321.75
PHY-3002 : Step(1096): len = 106073, overlap = 320.5
PHY-3002 : Step(1097): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(1098): len = 106220, overlap = 315
PHY-3002 : Step(1099): len = 112650, overlap = 305.25
PHY-3002 : Step(1100): len = 114225, overlap = 291.5
PHY-3002 : Step(1101): len = 118386, overlap = 285.75
PHY-3002 : Step(1102): len = 118853, overlap = 280.75
PHY-3002 : Step(1103): len = 120894, overlap = 277.5
PHY-3002 : Step(1104): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(1105): len = 123114, overlap = 267.25
PHY-3002 : Step(1106): len = 127367, overlap = 260
PHY-3002 : Step(1107): len = 135820, overlap = 239.25
PHY-3002 : Step(1108): len = 134763, overlap = 233.75
PHY-3002 : Step(1109): len = 135905, overlap = 227.25
PHY-3002 : Step(1110): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(1111): len = 139282, overlap = 204.75
PHY-3002 : Step(1112): len = 146655, overlap = 196.5
PHY-3002 : Step(1113): len = 147180, overlap = 187.75
PHY-3002 : Step(1114): len = 148502, overlap = 180.75
PHY-3002 : Step(1115): len = 149475, overlap = 179
PHY-3002 : Step(1116): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(1117): len = 152987, overlap = 182.25
PHY-3002 : Step(1118): len = 162409, overlap = 176
PHY-3002 : Step(1119): len = 163781, overlap = 165.75
PHY-3002 : Step(1120): len = 162804, overlap = 160.75
PHY-3002 : Step(1121): len = 163516, overlap = 157.5
PHY-3002 : Step(1122): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.485597s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (95.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.045771s wall, 0.780005s user + 0.140401s system = 0.920406s CPU (88.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(1123): len = 164763, overlap = 169
PHY-3002 : Step(1124): len = 164533, overlap = 169.75
PHY-3002 : Step(1125): len = 163041, overlap = 171.75
PHY-3002 : Step(1126): len = 160355, overlap = 166.25
PHY-3002 : Step(1127): len = 156781, overlap = 176.5
PHY-3002 : Step(1128): len = 152505, overlap = 177.25
PHY-3002 : Step(1129): len = 147035, overlap = 194
PHY-3002 : Step(1130): len = 143498, overlap = 198.5
PHY-3002 : Step(1131): len = 140693, overlap = 206.5
PHY-3002 : Step(1132): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(1133): len = 140470, overlap = 215.25
PHY-3002 : Step(1134): len = 146165, overlap = 203
PHY-3002 : Step(1135): len = 145708, overlap = 203.5
PHY-3002 : Step(1136): len = 146665, overlap = 197.5
PHY-3002 : Step(1137): len = 148244, overlap = 191.75
PHY-3002 : Step(1138): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(1139): len = 154138, overlap = 170.75
PHY-3002 : Step(1140): len = 162900, overlap = 155.25
PHY-3002 : Step(1141): len = 162113, overlap = 154
PHY-3002 : Step(1142): len = 162096, overlap = 155
PHY-3002 : Step(1143): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(1144): len = 169308, overlap = 147.5
PHY-3002 : Step(1145): len = 177116, overlap = 143
PHY-3002 : Step(1146): len = 176480, overlap = 137
PHY-3002 : Step(1147): len = 176938, overlap = 134.5
PHY-3002 : Step(1148): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(1149): len = 185637, overlap = 136.25
PHY-3002 : Step(1150): len = 190075, overlap = 125.25
PHY-3002 : Step(1151): len = 193212, overlap = 117.25
PHY-3002 : Step(1152): len = 194611, overlap = 115.5
PHY-3002 : Step(1153): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(1154): len = 200997, overlap = 106
PHY-3002 : Step(1155): len = 205178, overlap = 100.25
PHY-3002 : Step(1156): len = 206969, overlap = 98
PHY-3002 : Step(1157): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.384230s wall, 1.591210s user + 0.031200s system = 1.622410s CPU (117.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.825327s wall, 0.920406s user + 0.093601s system = 1.014007s CPU (122.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(1158): len = 208087, overlap = 187.75
PHY-3002 : Step(1159): len = 206000, overlap = 175.75
PHY-3002 : Step(1160): len = 202211, overlap = 178.75
PHY-3002 : Step(1161): len = 196660, overlap = 175
PHY-3002 : Step(1162): len = 190947, overlap = 182
PHY-3002 : Step(1163): len = 185645, overlap = 193.75
PHY-3002 : Step(1164): len = 181570, overlap = 198
PHY-3002 : Step(1165): len = 178422, overlap = 200
PHY-3002 : Step(1166): len = 176349, overlap = 204.75
PHY-3002 : Step(1167): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(1168): len = 182952, overlap = 193
PHY-3002 : Step(1169): len = 186715, overlap = 184.75
PHY-3002 : Step(1170): len = 189490, overlap = 179
PHY-3002 : Step(1171): len = 189498, overlap = 176
PHY-3002 : Step(1172): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(1173): len = 197729, overlap = 163.5
PHY-3002 : Step(1174): len = 200158, overlap = 160.75
PHY-3002 : Step(1175): len = 202877, overlap = 155.5
PHY-3002 : Step(1176): len = 204774, overlap = 154.75
PHY-3002 : Step(1177): len = 205797, overlap = 152
PHY-3002 : Step(1178): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(1179): len = 211140, overlap = 144.5
PHY-3002 : Step(1180): len = 212391, overlap = 144.5
PHY-3002 : Step(1181): len = 215631, overlap = 141.25
PHY-3002 : Step(1182): len = 217751, overlap = 136
PHY-3002 : Step(1183): len = 218075, overlap = 136.75
PHY-3002 : Step(1184): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(1185): len = 220754, overlap = 139
PHY-3002 : Step(1186): len = 221874, overlap = 140.25
PHY-3002 : Step(1187): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(1188): len = 224781, overlap = 138
PHY-3002 : Step(1189): len = 226290, overlap = 137.75
PHY-3002 : Step(1190): len = 227099, overlap = 135.5
PHY-3002 : Step(1191): len = 227908, overlap = 134
PHY-3002 : Step(1192): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.394774s wall, 0.358802s user + 0.156001s system = 0.514803s CPU (130.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.269676s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (94.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.810856s wall, 0.842405s user + 0.031200s system = 0.873606s CPU (107.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(1193): len = 225596, overlap = 95
PHY-3002 : Step(1194): len = 223265, overlap = 110.25
PHY-3002 : Step(1195): len = 219033, overlap = 128.25
PHY-3002 : Step(1196): len = 217407, overlap = 133
PHY-3002 : Step(1197): len = 216200, overlap = 140.5
PHY-3002 : Step(1198): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(1199): len = 219633, overlap = 135.75
PHY-3002 : Step(1200): len = 220621, overlap = 135.5
PHY-3002 : Step(1201): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(1202): len = 225770, overlap = 128.25
PHY-3002 : Step(1203): len = 226065, overlap = 129.5
PHY-3002 : Step(1204): len = 227447, overlap = 126.5
PHY-3002 : Step(1205): len = 228042, overlap = 127.75
PHY-3002 : Step(1206): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(1207): len = 230092, overlap = 127.75
PHY-3002 : Step(1208): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(1209): len = 231962, overlap = 131
PHY-3002 : Step(1210): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(1211): len = 233291, overlap = 128.75
PHY-3002 : Step(1212): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(1213): len = 234421, overlap = 127.75
PHY-3002 : Step(1214): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(1215): len = 235649, overlap = 127.75
PHY-3002 : Step(1216): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(1217): len = 236369, overlap = 125
PHY-3002 : Step(1218): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(1219): len = 237321, overlap = 124.25
PHY-3002 : Step(1220): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(1221): len = 237937, overlap = 125.5
PHY-3002 : Step(1222): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(1223): len = 239057, overlap = 125.25
PHY-3002 : Step(1224): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(1225): len = 239617, overlap = 125
PHY-3002 : Step(1226): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(1227): len = 239945, overlap = 124
PHY-3002 : Step(1228): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(1229): len = 240244, overlap = 124.75
PHY-3002 : Step(1230): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(1231): len = 240512, overlap = 123.75
PHY-3002 : Step(1232): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(1233): len = 240693, overlap = 123
PHY-3002 : Step(1234): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(1235): len = 240940, overlap = 122
PHY-3002 : Step(1236): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(1237): len = 241074, overlap = 122.25
PHY-3002 : Step(1238): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023054s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.7%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  29.075709s wall, 39.905056s user + 2.293215s system = 42.198270s CPU (145.1%)

RUN-1004 : used memory is 538 MB, reserved memory is 777 MB, peak memory is 816 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.279951s wall, 3.120020s user + 0.000000s system = 3.120020s CPU (95.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.124700s wall, 5.912438s user + 0.062400s system = 5.974838s CPU (97.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148732s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (83.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.499618s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (99.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 29.944198s wall, 34.398221s user + 0.327602s system = 34.725823s CPU (116.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 20.182221s wall, 20.233330s user + 0.000000s system = 20.233330s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 8.012998s wall, 7.846850s user + 0.000000s system = 7.846850s CPU (97.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 2.099053s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (95.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.812852s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (94.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.861898s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (97.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.895686s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (97.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.380601s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (94.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.385845s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.397800s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.403114s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (96.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.388266s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.388537s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.388429s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (96.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.390389s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (107.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.164460s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (113.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  76.432262s wall, 79.295308s user + 0.546003s system = 79.841312s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  85.985241s wall, 88.468167s user + 0.608404s system = 89.076571s CPU (103.6%)

RUN-1004 : used memory is 538 MB, reserved memory is 779 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.064246s wall, 2.854818s user + 0.140401s system = 2.995219s CPU (97.7%)

RUN-1004 : used memory is 554 MB, reserved memory is 779 MB, peak memory is 816 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.226688s wall, 4.071626s user + 0.031200s system = 4.102826s CPU (97.1%)

RUN-1004 : used memory is 606 MB, reserved memory is 827 MB, peak memory is 816 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.994146s wall, 22.183342s user + 0.109201s system = 22.292543s CPU (171.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 843 MB, peak memory is 816 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(94)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(94)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.746450s wall, 3.650423s user + 0.124801s system = 3.775224s CPU (100.8%)

RUN-1004 : used memory is 497 MB, reserved memory is 699 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.712476s wall, 1.716011s user + 0.124801s system = 1.840812s CPU (67.9%)

RUN-1004 : used memory is 497 MB, reserved memory is 703 MB, peak memory is 816 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.617686s wall, 1.606810s user + 0.015600s system = 1.622410s CPU (100.3%)

RUN-1004 : used memory is 525 MB, reserved memory is 711 MB, peak memory is 816 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.57 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.198171s wall, 16.926109s user + 0.312002s system = 17.238111s CPU (100.2%)

RUN-1004 : used memory is 618 MB, reserved memory is 798 MB, peak memory is 816 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.945850s wall, 2.870418s user + 0.062400s system = 2.932819s CPU (99.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 798 MB, peak memory is 816 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.206729s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1239): len = 524049, overlap = 200.75
PHY-3002 : Step(1240): len = 347265, overlap = 263.25
PHY-3002 : Step(1241): len = 264839, overlap = 289.75
PHY-3002 : Step(1242): len = 213510, overlap = 307.5
PHY-3002 : Step(1243): len = 174732, overlap = 324.5
PHY-3002 : Step(1244): len = 147393, overlap = 338.75
PHY-3002 : Step(1245): len = 122813, overlap = 357.5
PHY-3002 : Step(1246): len = 98175.9, overlap = 375.5
PHY-3002 : Step(1247): len = 90622.2, overlap = 379.25
PHY-3002 : Step(1248): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(1249): len = 78424.7, overlap = 384
PHY-3002 : Step(1250): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(1251): len = 79817, overlap = 383.25
PHY-3002 : Step(1252): len = 90588, overlap = 374.5
PHY-3002 : Step(1253): len = 109525, overlap = 325.25
PHY-3002 : Step(1254): len = 106208, overlap = 321.75
PHY-3002 : Step(1255): len = 106073, overlap = 320.5
PHY-3002 : Step(1256): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(1257): len = 106220, overlap = 315
PHY-3002 : Step(1258): len = 112650, overlap = 305.25
PHY-3002 : Step(1259): len = 114225, overlap = 291.5
PHY-3002 : Step(1260): len = 118386, overlap = 285.75
PHY-3002 : Step(1261): len = 118853, overlap = 280.75
PHY-3002 : Step(1262): len = 120894, overlap = 277.5
PHY-3002 : Step(1263): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(1264): len = 123114, overlap = 267.25
PHY-3002 : Step(1265): len = 127367, overlap = 260
PHY-3002 : Step(1266): len = 135820, overlap = 239.25
PHY-3002 : Step(1267): len = 134763, overlap = 233.75
PHY-3002 : Step(1268): len = 135905, overlap = 227.25
PHY-3002 : Step(1269): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(1270): len = 139282, overlap = 204.75
PHY-3002 : Step(1271): len = 146655, overlap = 196.5
PHY-3002 : Step(1272): len = 147180, overlap = 187.75
PHY-3002 : Step(1273): len = 148502, overlap = 180.75
PHY-3002 : Step(1274): len = 149475, overlap = 179
PHY-3002 : Step(1275): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(1276): len = 152987, overlap = 182.25
PHY-3002 : Step(1277): len = 162409, overlap = 176
PHY-3002 : Step(1278): len = 163781, overlap = 165.75
PHY-3002 : Step(1279): len = 162804, overlap = 160.75
PHY-3002 : Step(1280): len = 163516, overlap = 157.5
PHY-3002 : Step(1281): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.290782s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749309s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(1282): len = 164763, overlap = 169
PHY-3002 : Step(1283): len = 164533, overlap = 169.75
PHY-3002 : Step(1284): len = 163041, overlap = 171.75
PHY-3002 : Step(1285): len = 160355, overlap = 166.25
PHY-3002 : Step(1286): len = 156781, overlap = 176.5
PHY-3002 : Step(1287): len = 152505, overlap = 177.25
PHY-3002 : Step(1288): len = 147035, overlap = 194
PHY-3002 : Step(1289): len = 143498, overlap = 198.5
PHY-3002 : Step(1290): len = 140693, overlap = 206.5
PHY-3002 : Step(1291): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(1292): len = 140470, overlap = 215.25
PHY-3002 : Step(1293): len = 146165, overlap = 203
PHY-3002 : Step(1294): len = 145708, overlap = 203.5
PHY-3002 : Step(1295): len = 146665, overlap = 197.5
PHY-3002 : Step(1296): len = 148244, overlap = 191.75
PHY-3002 : Step(1297): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(1298): len = 154138, overlap = 170.75
PHY-3002 : Step(1299): len = 162900, overlap = 155.25
PHY-3002 : Step(1300): len = 162113, overlap = 154
PHY-3002 : Step(1301): len = 162096, overlap = 155
PHY-3002 : Step(1302): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(1303): len = 169308, overlap = 147.5
PHY-3002 : Step(1304): len = 177116, overlap = 143
PHY-3002 : Step(1305): len = 176480, overlap = 137
PHY-3002 : Step(1306): len = 176938, overlap = 134.5
PHY-3002 : Step(1307): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(1308): len = 185637, overlap = 136.25
PHY-3002 : Step(1309): len = 190075, overlap = 125.25
PHY-3002 : Step(1310): len = 193212, overlap = 117.25
PHY-3002 : Step(1311): len = 194611, overlap = 115.5
PHY-3002 : Step(1312): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(1313): len = 200997, overlap = 106
PHY-3002 : Step(1314): len = 205178, overlap = 100.25
PHY-3002 : Step(1315): len = 206969, overlap = 98
PHY-3002 : Step(1316): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.316218s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.790351s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(1317): len = 208087, overlap = 187.75
PHY-3002 : Step(1318): len = 206000, overlap = 175.75
PHY-3002 : Step(1319): len = 202211, overlap = 178.75
PHY-3002 : Step(1320): len = 196660, overlap = 175
PHY-3002 : Step(1321): len = 190947, overlap = 182
PHY-3002 : Step(1322): len = 185645, overlap = 193.75
PHY-3002 : Step(1323): len = 181570, overlap = 198
PHY-3002 : Step(1324): len = 178422, overlap = 200
PHY-3002 : Step(1325): len = 176349, overlap = 204.75
PHY-3002 : Step(1326): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(1327): len = 182952, overlap = 193
PHY-3002 : Step(1328): len = 186715, overlap = 184.75
PHY-3002 : Step(1329): len = 189490, overlap = 179
PHY-3002 : Step(1330): len = 189498, overlap = 176
PHY-3002 : Step(1331): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(1332): len = 197729, overlap = 163.5
PHY-3002 : Step(1333): len = 200158, overlap = 160.75
PHY-3002 : Step(1334): len = 202877, overlap = 155.5
PHY-3002 : Step(1335): len = 204774, overlap = 154.75
PHY-3002 : Step(1336): len = 205797, overlap = 152
PHY-3002 : Step(1337): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(1338): len = 211140, overlap = 144.5
PHY-3002 : Step(1339): len = 212391, overlap = 144.5
PHY-3002 : Step(1340): len = 215631, overlap = 141.25
PHY-3002 : Step(1341): len = 217751, overlap = 136
PHY-3002 : Step(1342): len = 218075, overlap = 136.75
PHY-3002 : Step(1343): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(1344): len = 220754, overlap = 139
PHY-3002 : Step(1345): len = 221874, overlap = 140.25
PHY-3002 : Step(1346): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(1347): len = 224781, overlap = 138
PHY-3002 : Step(1348): len = 226290, overlap = 137.75
PHY-3002 : Step(1349): len = 227099, overlap = 135.5
PHY-3002 : Step(1350): len = 227908, overlap = 134
PHY-3002 : Step(1351): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.374888s wall, 0.234002s user + 0.202801s system = 0.436803s CPU (116.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.242757s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.809611s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(1352): len = 225596, overlap = 95
PHY-3002 : Step(1353): len = 223265, overlap = 110.25
PHY-3002 : Step(1354): len = 219033, overlap = 128.25
PHY-3002 : Step(1355): len = 217407, overlap = 133
PHY-3002 : Step(1356): len = 216200, overlap = 140.5
PHY-3002 : Step(1357): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(1358): len = 219633, overlap = 135.75
PHY-3002 : Step(1359): len = 220621, overlap = 135.5
PHY-3002 : Step(1360): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(1361): len = 225770, overlap = 128.25
PHY-3002 : Step(1362): len = 226065, overlap = 129.5
PHY-3002 : Step(1363): len = 227447, overlap = 126.5
PHY-3002 : Step(1364): len = 228042, overlap = 127.75
PHY-3002 : Step(1365): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(1366): len = 230092, overlap = 127.75
PHY-3002 : Step(1367): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(1368): len = 231962, overlap = 131
PHY-3002 : Step(1369): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(1370): len = 233291, overlap = 128.75
PHY-3002 : Step(1371): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(1372): len = 234421, overlap = 127.75
PHY-3002 : Step(1373): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(1374): len = 235649, overlap = 127.75
PHY-3002 : Step(1375): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(1376): len = 236369, overlap = 125
PHY-3002 : Step(1377): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(1378): len = 237321, overlap = 124.25
PHY-3002 : Step(1379): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(1380): len = 237937, overlap = 125.5
PHY-3002 : Step(1381): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(1382): len = 239057, overlap = 125.25
PHY-3002 : Step(1383): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(1384): len = 239617, overlap = 125
PHY-3002 : Step(1385): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(1386): len = 239945, overlap = 124
PHY-3002 : Step(1387): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(1388): len = 240244, overlap = 124.75
PHY-3002 : Step(1389): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(1390): len = 240512, overlap = 123.75
PHY-3002 : Step(1391): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(1392): len = 240693, overlap = 123
PHY-3002 : Step(1393): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(1394): len = 240940, overlap = 122
PHY-3002 : Step(1395): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(1396): len = 241074, overlap = 122.25
PHY-3002 : Step(1397): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020519s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.0%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  26.081115s wall, 37.705442s user + 1.575610s system = 39.281052s CPU (150.6%)

RUN-1004 : used memory is 622 MB, reserved memory is 800 MB, peak memory is 816 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.024287s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (100.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.969128s wall, 6.068439s user + 0.015600s system = 6.084039s CPU (101.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126046s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.469846s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.013829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 28.720890s wall, 33.883417s user + 0.140401s system = 34.023818s CPU (118.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 19.370674s wall, 19.375324s user + 0.000000s system = 19.375324s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 7.366080s wall, 7.222846s user + 0.015600s system = 7.238446s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.825226s wall, 1.809612s user + 0.015600s system = 1.825212s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.689577s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.826795s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (96.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.883844s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (98.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.367583s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (101.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.388359s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.386797s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.388755s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (104.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.387569s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (104.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.390829s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (103.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.389114s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (104.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.386391s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (105.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.173139s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  72.432744s wall, 76.877293s user + 0.358802s system = 77.236095s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  81.572031s wall, 86.128152s user + 0.390002s system = 86.518155s CPU (106.1%)

RUN-1004 : used memory is 654 MB, reserved memory is 805 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.086685s wall, 2.995219s user + 0.062400s system = 3.057620s CPU (99.1%)

RUN-1004 : used memory is 654 MB, reserved memory is 805 MB, peak memory is 816 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.951578s wall, 3.962425s user + 0.015600s system = 3.978026s CPU (100.7%)

RUN-1004 : used memory is 695 MB, reserved memory is 844 MB, peak memory is 816 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.518041s wall, 21.933741s user + 0.062400s system = 21.996141s CPU (191.0%)

RUN-1004 : used memory is 720 MB, reserved memory is 862 MB, peak memory is 816 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.388578s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (98.9%)

RUN-1004 : used memory is 795 MB, reserved memory is 932 MB, peak memory is 816 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.692028s wall, 2.714417s user + 0.436803s system = 3.151220s CPU (11.8%)

RUN-1004 : used memory is 794 MB, reserved memory is 934 MB, peak memory is 816 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.831889s wall, 0.452403s user + 0.078001s system = 0.530403s CPU (7.8%)

RUN-1004 : used memory is 804 MB, reserved memory is 945 MB, peak memory is 818 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.764026s wall, 5.101233s user + 0.530403s system = 5.631636s CPU (15.7%)

RUN-1004 : used memory is 794 MB, reserved memory is 934 MB, peak memory is 818 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(93)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  	"
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = H12;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = G13;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = C12;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = F9;   "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = A15;  "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = B13;  "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = A12;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = A11;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = E9;   "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = D8;   "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = D7;   "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = D6;   "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = E3;   "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = L14;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = C16;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = J16;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = K16;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = L16;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = M16;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = N16;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = N15;  "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = N10;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = N9;   "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P8;   "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = N8;   "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P7;   "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = L2;  "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = R13; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = T13; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = R11; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = T12; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P9;  "
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(12)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10386/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 495 instances.
SYN-1015 : Optimize round 1, 3304 better
SYN-1014 : Optimize round 2
SYN-1032 : 9105/2969 useful/useless nets, 8207/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 545 better
SYN-1014 : Optimize round 3
SYN-1032 : 9105/0 useful/useless nets, 8207/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.909434s wall, 3.697224s user + 0.187201s system = 3.884425s CPU (79.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 706 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4407
  #and                747
  #nand                 0
  #or                 538
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1513   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.472389s wall, 1.731611s user + 0.156001s system = 1.887612s CPU (76.3%)

RUN-1004 : used memory is 491 MB, reserved memory is 709 MB, peak memory is 818 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 134 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9270/2 useful/useless nets, 8375/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11742/0 useful/useless nets, 10847/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11740/0 useful/useless nets, 10845/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12588/0 useful/useless nets, 11693/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 45904, tnet num: 12579, tinst num: 11668, tnode num: 86407, tedge num: 87387.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  4.176223s wall, 1.450809s user + 0.124801s system = 1.575610s CPU (37.7%)

RUN-1004 : used memory is 517 MB, reserved memory is 723 MB, peak memory is 818 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12579 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3158 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.72 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6835 instances into 3158 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8879/0 useful/useless nets, 7984/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3158 LUT to BLE ...
SYN-4008 : Packed 3158 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75008 nodes)...
SYN-4004 : #2: Packed 1211 SEQ (1132259 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (110229 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 284 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3158/4562 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4066  |4066  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  23.619308s wall, 16.083703s user + 0.405603s system = 16.489306s CPU (69.8%)

RUN-1004 : used memory is 491 MB, reserved memory is 827 MB, peak memory is 818 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.755970s wall, 2.776818s user + 0.202801s system = 2.979619s CPU (79.3%)

RUN-1004 : used memory is 514 MB, reserved memory is 828 MB, peak memory is 818 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2176 instances, 2039 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.189234s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (95.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 939057
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.453839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1398): len = 524049, overlap = 200.75
PHY-3002 : Step(1399): len = 347265, overlap = 263.25
PHY-3002 : Step(1400): len = 264839, overlap = 289.75
PHY-3002 : Step(1401): len = 213510, overlap = 307.5
PHY-3002 : Step(1402): len = 174732, overlap = 324.5
PHY-3002 : Step(1403): len = 147393, overlap = 338.75
PHY-3002 : Step(1404): len = 122813, overlap = 357.5
PHY-3002 : Step(1405): len = 98175.9, overlap = 375.5
PHY-3002 : Step(1406): len = 90622.2, overlap = 379.25
PHY-3002 : Step(1407): len = 79715, overlap = 384.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07043e-07
PHY-3002 : Step(1408): len = 78424.7, overlap = 384
PHY-3002 : Step(1409): len = 79171.9, overlap = 383.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26773e-06
PHY-3002 : Step(1410): len = 79817, overlap = 383.25
PHY-3002 : Step(1411): len = 90588, overlap = 374.5
PHY-3002 : Step(1412): len = 109525, overlap = 325.25
PHY-3002 : Step(1413): len = 106208, overlap = 321.75
PHY-3002 : Step(1414): len = 106073, overlap = 320.5
PHY-3002 : Step(1415): len = 107287, overlap = 318.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53546e-06
PHY-3002 : Step(1416): len = 106220, overlap = 315
PHY-3002 : Step(1417): len = 112650, overlap = 305.25
PHY-3002 : Step(1418): len = 114225, overlap = 291.5
PHY-3002 : Step(1419): len = 118386, overlap = 285.75
PHY-3002 : Step(1420): len = 118853, overlap = 280.75
PHY-3002 : Step(1421): len = 120894, overlap = 277.5
PHY-3002 : Step(1422): len = 122760, overlap = 270
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07091e-06
PHY-3002 : Step(1423): len = 123114, overlap = 267.25
PHY-3002 : Step(1424): len = 127367, overlap = 260
PHY-3002 : Step(1425): len = 135820, overlap = 239.25
PHY-3002 : Step(1426): len = 134763, overlap = 233.75
PHY-3002 : Step(1427): len = 135905, overlap = 227.25
PHY-3002 : Step(1428): len = 136913, overlap = 216.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.01418e-05
PHY-3002 : Step(1429): len = 139282, overlap = 204.75
PHY-3002 : Step(1430): len = 146655, overlap = 196.5
PHY-3002 : Step(1431): len = 147180, overlap = 187.75
PHY-3002 : Step(1432): len = 148502, overlap = 180.75
PHY-3002 : Step(1433): len = 149475, overlap = 179
PHY-3002 : Step(1434): len = 150489, overlap = 175.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.02837e-05
PHY-3002 : Step(1435): len = 152987, overlap = 182.25
PHY-3002 : Step(1436): len = 162409, overlap = 176
PHY-3002 : Step(1437): len = 163781, overlap = 165.75
PHY-3002 : Step(1438): len = 162804, overlap = 160.75
PHY-3002 : Step(1439): len = 163516, overlap = 157.5
PHY-3002 : Step(1440): len = 163108, overlap = 156.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.370378s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (96.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.884249s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (90.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.94147e-06
PHY-3002 : Step(1441): len = 164763, overlap = 169
PHY-3002 : Step(1442): len = 164533, overlap = 169.75
PHY-3002 : Step(1443): len = 163041, overlap = 171.75
PHY-3002 : Step(1444): len = 160355, overlap = 166.25
PHY-3002 : Step(1445): len = 156781, overlap = 176.5
PHY-3002 : Step(1446): len = 152505, overlap = 177.25
PHY-3002 : Step(1447): len = 147035, overlap = 194
PHY-3002 : Step(1448): len = 143498, overlap = 198.5
PHY-3002 : Step(1449): len = 140693, overlap = 206.5
PHY-3002 : Step(1450): len = 137957, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.88293e-06
PHY-3002 : Step(1451): len = 140470, overlap = 215.25
PHY-3002 : Step(1452): len = 146165, overlap = 203
PHY-3002 : Step(1453): len = 145708, overlap = 203.5
PHY-3002 : Step(1454): len = 146665, overlap = 197.5
PHY-3002 : Step(1455): len = 148244, overlap = 191.75
PHY-3002 : Step(1456): len = 150115, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97659e-05
PHY-3002 : Step(1457): len = 154138, overlap = 170.75
PHY-3002 : Step(1458): len = 162900, overlap = 155.25
PHY-3002 : Step(1459): len = 162113, overlap = 154
PHY-3002 : Step(1460): len = 162096, overlap = 155
PHY-3002 : Step(1461): len = 163282, overlap = 154
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.69883e-05
PHY-3002 : Step(1462): len = 169308, overlap = 147.5
PHY-3002 : Step(1463): len = 177116, overlap = 143
PHY-3002 : Step(1464): len = 176480, overlap = 137
PHY-3002 : Step(1465): len = 176938, overlap = 134.5
PHY-3002 : Step(1466): len = 178564, overlap = 137.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.39767e-05
PHY-3002 : Step(1467): len = 185637, overlap = 136.25
PHY-3002 : Step(1468): len = 190075, overlap = 125.25
PHY-3002 : Step(1469): len = 193212, overlap = 117.25
PHY-3002 : Step(1470): len = 194611, overlap = 115.5
PHY-3002 : Step(1471): len = 195135, overlap = 109
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147953
PHY-3002 : Step(1472): len = 200997, overlap = 106
PHY-3002 : Step(1473): len = 205178, overlap = 100.25
PHY-3002 : Step(1474): len = 206969, overlap = 98
PHY-3002 : Step(1475): len = 207280, overlap = 95.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.081742s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748862s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54982e-05
PHY-3002 : Step(1476): len = 208087, overlap = 187.75
PHY-3002 : Step(1477): len = 206000, overlap = 175.75
PHY-3002 : Step(1478): len = 202211, overlap = 178.75
PHY-3002 : Step(1479): len = 196660, overlap = 175
PHY-3002 : Step(1480): len = 190947, overlap = 182
PHY-3002 : Step(1481): len = 185645, overlap = 193.75
PHY-3002 : Step(1482): len = 181570, overlap = 198
PHY-3002 : Step(1483): len = 178422, overlap = 200
PHY-3002 : Step(1484): len = 176349, overlap = 204.75
PHY-3002 : Step(1485): len = 175028, overlap = 203
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150996
PHY-3002 : Step(1486): len = 182952, overlap = 193
PHY-3002 : Step(1487): len = 186715, overlap = 184.75
PHY-3002 : Step(1488): len = 189490, overlap = 179
PHY-3002 : Step(1489): len = 189498, overlap = 176
PHY-3002 : Step(1490): len = 189005, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301993
PHY-3002 : Step(1491): len = 197729, overlap = 163.5
PHY-3002 : Step(1492): len = 200158, overlap = 160.75
PHY-3002 : Step(1493): len = 202877, overlap = 155.5
PHY-3002 : Step(1494): len = 204774, overlap = 154.75
PHY-3002 : Step(1495): len = 205797, overlap = 152
PHY-3002 : Step(1496): len = 206190, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000590557
PHY-3002 : Step(1497): len = 211140, overlap = 144.5
PHY-3002 : Step(1498): len = 212391, overlap = 144.5
PHY-3002 : Step(1499): len = 215631, overlap = 141.25
PHY-3002 : Step(1500): len = 217751, overlap = 136
PHY-3002 : Step(1501): len = 218075, overlap = 136.75
PHY-3002 : Step(1502): len = 218249, overlap = 140
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.001133
PHY-3002 : Step(1503): len = 220754, overlap = 139
PHY-3002 : Step(1504): len = 221874, overlap = 140.25
PHY-3002 : Step(1505): len = 223580, overlap = 138.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00180271
PHY-3002 : Step(1506): len = 224781, overlap = 138
PHY-3002 : Step(1507): len = 226290, overlap = 137.75
PHY-3002 : Step(1508): len = 227099, overlap = 135.5
PHY-3002 : Step(1509): len = 227908, overlap = 134
PHY-3002 : Step(1510): len = 228504, overlap = 135.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.376344s wall, 0.280802s user + 0.171601s system = 0.452403s CPU (120.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.453839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.047829s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741808s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280324
PHY-3002 : Step(1511): len = 225596, overlap = 95
PHY-3002 : Step(1512): len = 223265, overlap = 110.25
PHY-3002 : Step(1513): len = 219033, overlap = 128.25
PHY-3002 : Step(1514): len = 217407, overlap = 133
PHY-3002 : Step(1515): len = 216200, overlap = 140.5
PHY-3002 : Step(1516): len = 215093, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000549385
PHY-3002 : Step(1517): len = 219633, overlap = 135.75
PHY-3002 : Step(1518): len = 220621, overlap = 135.5
PHY-3002 : Step(1519): len = 221998, overlap = 134.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001054
PHY-3002 : Step(1520): len = 225770, overlap = 128.25
PHY-3002 : Step(1521): len = 226065, overlap = 129.5
PHY-3002 : Step(1522): len = 227447, overlap = 126.5
PHY-3002 : Step(1523): len = 228042, overlap = 127.75
PHY-3002 : Step(1524): len = 228714, overlap = 128.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00171712
PHY-3002 : Step(1525): len = 230092, overlap = 127.75
PHY-3002 : Step(1526): len = 231166, overlap = 129.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0022734
PHY-3002 : Step(1527): len = 231962, overlap = 131
PHY-3002 : Step(1528): len = 232776, overlap = 128.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00260014
PHY-3002 : Step(1529): len = 233291, overlap = 128.75
PHY-3002 : Step(1530): len = 234082, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00288895
PHY-3002 : Step(1531): len = 234421, overlap = 127.75
PHY-3002 : Step(1532): len = 235477, overlap = 128.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00303865
PHY-3002 : Step(1533): len = 235649, overlap = 127.75
PHY-3002 : Step(1534): len = 236108, overlap = 127.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0035074
PHY-3002 : Step(1535): len = 236369, overlap = 125
PHY-3002 : Step(1536): len = 237149, overlap = 125.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00387847
PHY-3002 : Step(1537): len = 237321, overlap = 124.25
PHY-3002 : Step(1538): len = 237832, overlap = 126.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411867
PHY-3002 : Step(1539): len = 237937, overlap = 125.5
PHY-3002 : Step(1540): len = 239053, overlap = 127.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00430741
PHY-3002 : Step(1541): len = 239057, overlap = 125.25
PHY-3002 : Step(1542): len = 239342, overlap = 124.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00473209
PHY-3002 : Step(1543): len = 239617, overlap = 125
PHY-3002 : Step(1544): len = 239731, overlap = 123.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00512317
PHY-3002 : Step(1545): len = 239945, overlap = 124
PHY-3002 : Step(1546): len = 240021, overlap = 124.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00566485
PHY-3002 : Step(1547): len = 240244, overlap = 124.75
PHY-3002 : Step(1548): len = 240337, overlap = 125.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00585116
PHY-3002 : Step(1549): len = 240512, overlap = 123.75
PHY-3002 : Step(1550): len = 240594, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00597063
PHY-3002 : Step(1551): len = 240693, overlap = 123
PHY-3002 : Step(1552): len = 240787, overlap = 123.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0062035
PHY-3002 : Step(1553): len = 240940, overlap = 122
PHY-3002 : Step(1554): len = 241024, overlap = 122.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00623265
PHY-3002 : Step(1555): len = 241074, overlap = 122.25
PHY-3002 : Step(1556): len = 241638, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023126s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.5%)

PHY-3001 : Legalized: Len = 247899, Over = 0
PHY-3001 : Final: Len = 247899, Over = 0
RUN-1003 : finish command "place" in  25.973947s wall, 37.206238s user + 1.653611s system = 38.859849s CPU (149.6%)

RUN-1004 : used memory is 495 MB, reserved memory is 829 MB, peak memory is 818 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2954 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 205 to 0
PHY-1001 : Pin misalignment score is improved from 2311 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2244
PHY-1001 : Pin misalignment score is improved from 2244 to 2244
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.113642s wall, 3.088820s user + 0.015600s system = 3.104420s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2178 instances
RUN-1001 : 1019 mslices, 1020 lslices, 134 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5950 nets
RUN-1001 : 3114 nets have 2 pins
RUN-1001 : 2178 nets have [3 - 5] pins
RUN-1001 : 457 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 131 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312096, over cnt = 1687(21%), over = 3325, worst = 12
PHY-1002 : len = 319992, over cnt = 1385(17%), over = 2266, worst = 6
PHY-1002 : len = 327408, over cnt = 1364(17%), over = 1859, worst = 4
PHY-1002 : len = 352232, over cnt = 929(11%), over = 988, worst = 3
PHY-1002 : len = 368296, over cnt = 704(8%), over = 716, worst = 2
PHY-1002 : len = 384656, over cnt = 584(7%), over = 588, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 80 out of 5950 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.159671s wall, 5.834437s user + 0.046800s system = 5.881238s CPU (95.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139674s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.458207s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.021867s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 676312, over cnt = 2024(1%), over = 2096, worst = 3
PHY-1001 : End Routed; 28.154302s wall, 32.339007s user + 0.296402s system = 32.635409s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615120, over cnt = 1189(0%), over = 1191, worst = 2
PHY-1001 : End DR Iter 1; 18.998811s wall, 19.250523s user + 0.031200s system = 19.281724s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599456, over cnt = 442(0%), over = 443, worst = 2
PHY-1001 : End DR Iter 2; 7.265337s wall, 7.768850s user + 0.249602s system = 8.018451s CPU (110.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 602376, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 3; 1.854523s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (97.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 606344, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 4; 1.649990s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (100.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 609648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.796695s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (101.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 610744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.864755s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (101.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.357474s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (100.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.375061s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (104.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.374862s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.379105s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (102.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.371224s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (96.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.377189s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (103.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.372561s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 610912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.372691s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (96.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 611032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611032
PHY-1001 : End DC Iter 1; 0.161597s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  70.948653s wall, 75.395283s user + 0.702005s system = 76.097288s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  80.366825s wall, 84.458941s user + 0.780005s system = 85.238946s CPU (106.1%)

RUN-1004 : used memory is 593 MB, reserved memory is 842 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   134
  #input               67
  #output              67
  #inout                0

Utilization Statistics
#lut                 4066   out of   4480   90.76%
#reg                 2894   out of   4480   64.60%
#le                  4066
  #lut only          1172   out of   4066   28.82%
  #reg only             0   out of   4066    0.00%
  #lut&reg           2894   out of   4066   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  134   out of    202   66.34%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.972533s wall, 2.854818s user + 0.124801s system = 2.979619s CPU (100.2%)

RUN-1004 : used memory is 593 MB, reserved memory is 842 MB, peak memory is 818 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 25458, tnet num: 5948, tinst num: 2176, tnode num: 31134, tedge num: 42564.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.821620s wall, 3.837625s user + 0.015600s system = 3.853225s CPU (100.8%)

RUN-1004 : used memory is 629 MB, reserved memory is 876 MB, peak memory is 818 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2178
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 55920
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 158230 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.522532s wall, 19.749727s user + 0.078001s system = 19.827727s CPU (188.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 896 MB, peak memory is 818 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.386081s wall, 1.232408s user + 0.078001s system = 1.310408s CPU (94.5%)

RUN-1004 : used memory is 764 MB, reserved memory is 968 MB, peak memory is 818 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.550254s wall, 2.714417s user + 0.499203s system = 3.213621s CPU (12.1%)

RUN-1004 : used memory is 764 MB, reserved memory is 970 MB, peak memory is 818 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.820652s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 776 MB, reserved memory is 980 MB, peak memory is 818 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.545256s wall, 4.804831s user + 0.717605s system = 5.522435s CPU (15.5%)

RUN-1004 : used memory is 766 MB, reserved memory is 970 MB, peak memory is 818 MB
GUI-1001 : Download success!
