/*
 * Data version: 230209_212853
 *
 * Copyright (C) 2017-2023 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#ifndef SOC_AM64X_DEVICES_H
#define SOC_AM64X_DEVICES_H

#define AM64X_DEV_ADC0 0U
#define AM64X_DEV_CMP_EVENT_INTROUTER0 1U
#define AM64X_DEV_DBGSUSPENDROUTER0 2U
#define AM64X_DEV_MAIN_GPIOMUX_INTROUTER0 3U
#define AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0 5U
#define AM64X_DEV_TIMESYNC_EVENT_INTROUTER0 6U
#define AM64X_DEV_MCU_M4FSS0 7U
#define AM64X_DEV_MCU_M4FSS0_CBASS_0 8U
#define AM64X_DEV_MCU_M4FSS0_CORE0 9U
#define AM64X_DEV_CPSW0 13U
#define AM64X_DEV_CPT2_AGGR0 14U
#define AM64X_DEV_STM0 15U
#define AM64X_DEV_DCC0 16U
#define AM64X_DEV_DCC1 17U
#define AM64X_DEV_DCC2 18U
#define AM64X_DEV_DCC3 19U
#define AM64X_DEV_DCC4 20U
#define AM64X_DEV_DCC5 21U
#define AM64X_DEV_DMSC0 22U
#define AM64X_DEV_MCU_DCC0 23U
#define AM64X_DEV_DEBUGSS_WRAP0 24U
#define AM64X_DEV_DMASS0 25U
#define AM64X_DEV_DMASS0_BCDMA_0 26U
#define AM64X_DEV_DMASS0_CBASS_0 27U
#define AM64X_DEV_DMASS0_INTAGGR_0 28U
#define AM64X_DEV_DMASS0_IPCSS_0 29U
#define AM64X_DEV_DMASS0_PKTDMA_0 30U
#define AM64X_DEV_DMASS0_RINGACC_0 33U
#define AM64X_DEV_MCU_TIMER0 35U
#define AM64X_DEV_TIMER0 36U
#define AM64X_DEV_TIMER1 37U
#define AM64X_DEV_TIMER2 38U
#define AM64X_DEV_TIMER3 39U
#define AM64X_DEV_TIMER4 40U
#define AM64X_DEV_TIMER5 41U
#define AM64X_DEV_TIMER6 42U
#define AM64X_DEV_TIMER7 43U
#define AM64X_DEV_TIMER8 44U
#define AM64X_DEV_TIMER9 45U
#define AM64X_DEV_TIMER10 46U
#define AM64X_DEV_TIMER11 47U
#define AM64X_DEV_MCU_TIMER1 48U
#define AM64X_DEV_MCU_TIMER2 49U
#define AM64X_DEV_MCU_TIMER3 50U
#define AM64X_DEV_ECAP0 51U
#define AM64X_DEV_ECAP1 52U
#define AM64X_DEV_ECAP2 53U
#define AM64X_DEV_ELM0 54U
#define AM64X_DEV_EMIF_DATA_0_VD 55U
#define AM64X_DEV_MMCSD0 57U
#define AM64X_DEV_MMCSD1 58U
#define AM64X_DEV_EQEP0 59U
#define AM64X_DEV_EQEP1 60U
#define AM64X_DEV_GTC0 61U
#define AM64X_DEV_EQEP2 62U
#define AM64X_DEV_ESM0 63U
#define AM64X_DEV_MCU_ESM0 64U
#define AM64X_DEV_FSIRX0 65U
#define AM64X_DEV_FSIRX1 66U
#define AM64X_DEV_FSIRX2 67U
#define AM64X_DEV_FSIRX3 68U
#define AM64X_DEV_FSIRX4 69U
#define AM64X_DEV_FSIRX5 70U
#define AM64X_DEV_FSITX0 71U
#define AM64X_DEV_FSITX1 72U
#define AM64X_DEV_FSS0 73U
#define AM64X_DEV_FSS0_FSAS_0 74U
#define AM64X_DEV_FSS0_OSPI_0 75U
#define AM64X_DEV_GICSS0 76U
#define AM64X_DEV_GPIO0 77U
#define AM64X_DEV_GPIO1 78U
#define AM64X_DEV_MCU_GPIO0 79U
#define AM64X_DEV_GPMC0 80U
#define AM64X_DEV_PRU_ICSSG0 81U
#define AM64X_DEV_PRU_ICSSG1 82U
#define AM64X_DEV_LED0 83U
#define AM64X_DEV_CPTS0 84U
#define AM64X_DEV_DDPA0 85U
#define AM64X_DEV_EPWM0 86U
#define AM64X_DEV_EPWM1 87U
#define AM64X_DEV_EPWM2 88U
#define AM64X_DEV_EPWM3 89U
#define AM64X_DEV_EPWM4 90U
#define AM64X_DEV_EPWM5 91U
#define AM64X_DEV_EPWM6 92U
#define AM64X_DEV_EPWM7 93U
#define AM64X_DEV_EPWM8 94U
#define AM64X_DEV_VTM0 95U
#define AM64X_DEV_MAILBOX0 96U
#define AM64X_DEV_MAIN2MCU_VD 97U
#define AM64X_DEV_MCAN0 98U
#define AM64X_DEV_MCAN1 99U
#define AM64X_DEV_MCU_MCRC64_0 100U
#define AM64X_DEV_MCU2MAIN_VD 101U
#define AM64X_DEV_I2C0 102U
#define AM64X_DEV_I2C1 103U
#define AM64X_DEV_I2C2 104U
#define AM64X_DEV_I2C3 105U
#define AM64X_DEV_MCU_I2C0 106U
#define AM64X_DEV_MCU_I2C1 107U
#define AM64X_DEV_PCIE0 114U
#define AM64X_DEV_R5FSS0 119U
#define AM64X_DEV_R5FSS1 120U
#define AM64X_DEV_R5FSS0_CORE0 121U
#define AM64X_DEV_R5FSS0_CORE1 122U
#define AM64X_DEV_R5FSS1_CORE0 123U
#define AM64X_DEV_R5FSS1_CORE1 124U
#define AM64X_DEV_RTI0 125U
#define AM64X_DEV_RTI1 126U
#define AM64X_DEV_RTI8 127U
#define AM64X_DEV_RTI9 128U
#define AM64X_DEV_RTI10 130U
#define AM64X_DEV_RTI11 131U
#define AM64X_DEV_MCU_RTI0 132U
#define AM64X_DEV_SA2_UL0 133U
#define AM64X_DEV_COMPUTE_CLUSTER0 134U
#define AM64X_DEV_A53SS0_CORE_0 135U
#define AM64X_DEV_A53SS0_CORE_1 136U
#define AM64X_DEV_A53SS0 137U
#define AM64X_DEV_DDR16SS0 138U
#define AM64X_DEV_PSC0 139U
#define AM64X_DEV_MCU_PSC0 140U
#define AM64X_DEV_MCSPI0 141U
#define AM64X_DEV_MCSPI1 142U
#define AM64X_DEV_MCSPI2 143U
#define AM64X_DEV_MCSPI3 144U
#define AM64X_DEV_MCSPI4 145U
#define AM64X_DEV_UART0 146U
#define AM64X_DEV_MCU_MCSPI0 147U
#define AM64X_DEV_MCU_MCSPI1 148U
#define AM64X_DEV_MCU_UART0 149U
#define AM64X_DEV_SPINLOCK0 150U
#define AM64X_DEV_TIMERMGR0 151U
#define AM64X_DEV_UART1 152U
#define AM64X_DEV_UART2 153U
#define AM64X_DEV_UART3 154U
#define AM64X_DEV_UART4 155U
#define AM64X_DEV_UART5 156U
#define AM64X_DEV_BOARD0 157U
#define AM64X_DEV_UART6 158U
#define AM64X_DEV_MCU_UART1 160U
#define AM64X_DEV_USB0 161U
#define AM64X_DEV_SERDES_10G0 162U
#define AM64X_DEV_PBIST0 163U
#define AM64X_DEV_PBIST1 164U
#define AM64X_DEV_PBIST2 165U
#define AM64X_DEV_PBIST3 166U
#define AM64X_DEV_COMPUTE_CLUSTER0_PBIST_0 167U

#endif /* SOC_AM64X_DEVICES_H */
