\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}Theory}{1}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Physical structure of an n-channel enhancement mode MOSFET, [Sedra-Smith]\relax }}{2}{}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:structure}{{1}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces \relax }}{3}{}\protected@file@percent }
\newlabel{fig:channel}{{2}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Linear Region Drain Current Curves, increasing $V_{GS}$ at ccw.\relax }}{4}{}\protected@file@percent }
\newlabel{cclin}{{3}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Equivalent ideal circuit for an NMOS operating at saturation region. $V_{DS}<(V_{GS}-V_{th})$\relax }}{5}{}\protected@file@percent }
\newlabel{fig:equiv1}{{4}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Ideal $I_D-V_{DS}$ and $I_D-V_{GS}$ Characteristics\relax }}{5}{}\protected@file@percent }
\newlabel{inf_ro.gph}{{5}{5}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {$I_D-V_{DS}$ graph, linear-saturation regions.}}}{5}{}\protected@file@percent }
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {$I_D-V_{GS}$ graph, \textbf {on saturation region}.}}}{5}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Equivalent ideal circuit for an NMOS operating at saturation region. $V_{DS}<(V_{GS}-V_{th})$  With finite output resistance.\relax }}{6}{}\protected@file@percent }
\newlabel{fig:equiv2}{{6}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces $I_D-V_{DS}$ and $I_D-V_{GS}$ Characteristics with finite output resistance. Ideal plots shown in dashed red.\relax }}{6}{}\protected@file@percent }
\newlabel{ro.gph}{{7}{6}}
\@writefile{lof}{\contentsline {subfigure}{\numberline{(a)}{\ignorespaces {$I_D-V_{DS}$ graph, linear-saturation regions.}}}{6}{}\protected@file@percent }
\@writefile{lof}{\contentsline {subfigure}{\numberline{(b)}{\ignorespaces {$I_D-V_{GS}$ graph, \textbf {on saturation region}.}}}{6}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Equivalent circuit for an NMOS operating at saturation region $V_{DS}<(V_{GS}-V_{th})$.  With finite output resistance and gate-source capacitance. \relax }}{7}{}\protected@file@percent }
\newlabel{fig:equiv3}{{8}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Application and Results}{8}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}\textit  {V\textsubscript  {GS}--I\textsubscript  {D}} Characteristics of N-Channel MOSFET}{8}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Experiment circuit for gate characteristic\relax }}{8}{}\protected@file@percent }
\newlabel{fig:p1.sch}{{9}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces $V_{GS}-I_D$ characteristic graph\relax }}{9}{}\protected@file@percent }
\newlabel{fig:p1.gph}{{10}{9}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Comparison of calculated values and simulation results\relax }}{9}{}\protected@file@percent }
\newlabel{tab:comp_Vgs_Id}{{1}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}\textit  {V\textsubscript  {DS}--I\textsubscript  {D}} Characteristics of N-Channel MOSFET}{10}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Circuit\relax }}{10}{}\protected@file@percent }
\newlabel{fig:p2.sch}{{11}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces graph\relax }}{11}{}\protected@file@percent }
\newlabel{fig:p2.gph}{{12}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Effect of Series Gate Resistor}{12}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces Transient simulation to see effect of series gate resistor.\relax }}{12}{}\protected@file@percent }
\newlabel{fig:p2.2.sch}{{13}{12}}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces \relax }}{13}{}\protected@file@percent }
\newlabel{fig:p2.2.gph}{{14}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces \relax }}{13}{}\protected@file@percent }
\newlabel{fig:p2.2.gph2}{{15}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}Effect of Negative $V_{GS}$}{15}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces \relax }}{15}{}\protected@file@percent }
\newlabel{fig:p2.3.sch}{{16}{15}}
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces   Top: Drain current (left), applied gate voltage (right)  Bottom: Gate current (left), gate voltage (right) \relax }}{16}{}\protected@file@percent }
\newlabel{fig:p2.3.gph}{{17}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Conclusion}{17}{}\protected@file@percent }
\gdef \@abspage@last{17}
