Active-HDL 15.0.261.9132 2024-11-20 11:33:20

Elaboration top modules:
Verilog Module                Testbench_FSM


------------------------------------------------------------------------------------------------------
Verilog Module          | Library            | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
Testbench_FSM           | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
FSM                     | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
comb_Logic              | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
memory_elements         | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
d_flip_flop             | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------------------
bitcell_nand_latch      | None
------------------------------------------------------------------------------------------------------
